// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "07/23/2024 16:59:16"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TOP (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	DA1_OUTCLK,
	CLK,
	FPGA_CS_NEL,
	RST,
	FPGA_NL_NADV,
	FPGA_WR_NWE,
	FPGA_RD_NOE,
	FPGA_DB,
	AD1_INPUT_CLK,
	AD2_INPUT_CLK,
	AD1_INPUT,
	AD2_INPUT,
	DA2_OUTCLK,
	AD1_OUTCLK,
	AD2_OUTCLK,
	DA1_OUT,
	DA2_OUT);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	DA1_OUTCLK;
input 	CLK;
input 	FPGA_CS_NEL;
input 	RST;
input 	FPGA_NL_NADV;
input 	FPGA_WR_NWE;
input 	FPGA_RD_NOE;
inout 	[15:0] FPGA_DB;
input 	AD1_INPUT_CLK;
input 	AD2_INPUT_CLK;
input 	[11:0] AD1_INPUT;
input 	[11:0] AD2_INPUT;
output 	DA2_OUTCLK;
output 	AD1_OUTCLK;
output 	AD2_OUTCLK;
output 	[13:0] DA1_OUT;
output 	[13:0] DA2_OUT;

// Design Ports Information
// DA1_OUTCLK	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUTCLK	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD1_OUTCLK	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD2_OUTCLK	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA1_OUT[13]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA1_OUT[12]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA1_OUT[11]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA1_OUT[10]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA1_OUT[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA1_OUT[8]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA1_OUT[7]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA1_OUT[6]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA1_OUT[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA1_OUT[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA1_OUT[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA1_OUT[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA1_OUT[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA1_OUT[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUT[13]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUT[12]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUT[11]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUT[10]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUT[9]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUT[8]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUT[7]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUT[6]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUT[5]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUT[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUT[3]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUT[2]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUT[1]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA2_OUT[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[15]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[14]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[13]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[12]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[11]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[10]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[9]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[8]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[7]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[6]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[5]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[4]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[3]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[2]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[1]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_DB[0]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_NL_NADV	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_WR_NWE	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_CS_NEL	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_RD_NOE	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD2_INPUT_CLK	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD1_INPUT_CLK	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD2_INPUT[0]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD1_INPUT[0]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD2_INPUT[1]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD1_INPUT[1]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD2_INPUT[2]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD1_INPUT[2]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD2_INPUT[3]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD1_INPUT[3]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD2_INPUT[4]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD1_INPUT[4]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD2_INPUT[5]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD1_INPUT[5]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD2_INPUT[6]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD1_INPUT[6]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD2_INPUT[7]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD1_INPUT[7]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD2_INPUT[8]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD1_INPUT[8]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD2_INPUT[9]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD1_INPUT[9]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD2_INPUT[10]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD1_INPUT[10]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD1_INPUT[11]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD2_INPUT[11]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("JYX_FPGA_OBJECT_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLK~input_o ;
wire \inst1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \FPGA_CS_NEL~input_o ;
wire \FPGA_NL_NADV~input_o ;
wire \inst|addr~0_combout ;
wire \FPGA_DB[1]~input_o ;
wire \FPGA_DB[4]~input_o ;
wire \FPGA_DB[7]~input_o ;
wire \FPGA_DB[5]~input_o ;
wire \FPGA_DB[6]~input_o ;
wire \inst|Equal1~0_combout ;
wire \FPGA_DB[8]~input_o ;
wire \FPGA_DB[10]~input_o ;
wire \FPGA_DB[11]~input_o ;
wire \FPGA_DB[9]~input_o ;
wire \inst|Equal1~1_combout ;
wire \FPGA_DB[3]~input_o ;
wire \FPGA_DB[15]~input_o ;
wire \FPGA_DB[12]~input_o ;
wire \FPGA_DB[14]~input_o ;
wire \FPGA_DB[13]~input_o ;
wire \inst|Equal1~2_combout ;
wire \inst|Equal4~0_combout ;
wire \FPGA_DB[0]~input_o ;
wire \FPGA_DB[2]~input_o ;
wire \inst|Equal5~0_combout ;
wire \FPGA_RD_NOE~input_o ;
wire \inst|fmc_rd_en~combout ;
wire \inst|Equal4~2_combout ;
wire \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ;
wire \u_AD2_CNT32|Q1BASE[0]~93_combout ;
wire \inst|Equal1~3_combout ;
wire \FPGA_WR_NWE~input_o ;
wire \inst3|always0~2_combout ;
wire \RST~input_o ;
wire \AD2_INPUT_CLK~input_o ;
wire \inst4~feeder_combout ;
wire \inst4~q ;
wire \u_AD2_CNT32|Q1BASE[1]~31_combout ;
wire \u_AD2_CNT32|Q1BASE[1]~32 ;
wire \u_AD2_CNT32|Q1BASE[2]~33_combout ;
wire \u_AD2_CNT32|Q1BASE[2]~34 ;
wire \u_AD2_CNT32|Q1BASE[3]~35_combout ;
wire \u_AD2_CNT32|Q1BASE[3]~36 ;
wire \u_AD2_CNT32|Q1BASE[4]~37_combout ;
wire \u_AD2_CNT32|Q1BASE[4]~38 ;
wire \u_AD2_CNT32|Q1BASE[5]~39_combout ;
wire \u_AD2_CNT32|Q1BASE[5]~40 ;
wire \u_AD2_CNT32|Q1BASE[6]~41_combout ;
wire \u_AD2_CNT32|Q1BASE[6]~42 ;
wire \u_AD2_CNT32|Q1BASE[7]~43_combout ;
wire \u_AD2_CNT32|Q1BASE[7]~44 ;
wire \u_AD2_CNT32|Q1BASE[8]~45_combout ;
wire \u_AD2_CNT32|Q1BASE[8]~46 ;
wire \u_AD2_CNT32|Q1BASE[9]~47_combout ;
wire \u_AD2_CNT32|Q1BASE[9]~48 ;
wire \u_AD2_CNT32|Q1BASE[10]~49_combout ;
wire \u_AD2_CNT32|Q1BASE[10]~50 ;
wire \u_AD2_CNT32|Q1BASE[11]~51_combout ;
wire \u_AD2_CNT32|Q1BASE[11]~52 ;
wire \u_AD2_CNT32|Q1BASE[12]~53_combout ;
wire \u_AD2_CNT32|Q1BASE[12]~54 ;
wire \u_AD2_CNT32|Q1BASE[13]~55_combout ;
wire \u_AD2_CNT32|Q1BASE[13]~56 ;
wire \u_AD2_CNT32|Q1BASE[14]~57_combout ;
wire \u_AD2_CNT32|Q1BASE[14]~58 ;
wire \u_AD2_CNT32|Q1BASE[15]~59_combout ;
wire \u_AD2_CNT32|Q1BASE[15]~60 ;
wire \u_AD2_CNT32|Q1BASE[16]~61_combout ;
wire \u_AD2_CNT32|Q1BASE[16]~62 ;
wire \u_AD2_CNT32|Q1BASE[17]~63_combout ;
wire \u_AD2_CNT32|Q1BASE[17]~64 ;
wire \u_AD2_CNT32|Q1BASE[18]~65_combout ;
wire \u_AD2_CNT32|Q1BASE[18]~66 ;
wire \u_AD2_CNT32|Q1BASE[19]~67_combout ;
wire \u_AD2_CNT32|Q1BASE[19]~68 ;
wire \u_AD2_CNT32|Q1BASE[20]~69_combout ;
wire \u_AD2_CNT32|Q1BASE[20]~70 ;
wire \u_AD2_CNT32|Q1BASE[21]~71_combout ;
wire \u_AD2_CNT32|Q1BASE[21]~72 ;
wire \u_AD2_CNT32|Q1BASE[22]~73_combout ;
wire \u_AD2_CNT32|Q1BASE[22]~74 ;
wire \u_AD2_CNT32|Q1BASE[23]~75_combout ;
wire \u_AD2_CNT32|Q1BASE[23]~76 ;
wire \u_AD2_CNT32|Q1BASE[24]~77_combout ;
wire \u_AD2_CNT32|Q1BASE[24]~78 ;
wire \u_AD2_CNT32|Q1BASE[25]~79_combout ;
wire \u_AD2_CNT32|Q1BASE[25]~80 ;
wire \u_AD2_CNT32|Q1BASE[26]~81_combout ;
wire \u_AD2_CNT32|Q1BASE[26]~82 ;
wire \u_AD2_CNT32|Q1BASE[27]~83_combout ;
wire \u_AD2_CNT32|Q1BASE[27]~84 ;
wire \u_AD2_CNT32|Q1BASE[28]~85_combout ;
wire \u_AD2_CNT32|Q1BASE[28]~86 ;
wire \u_AD2_CNT32|Q1BASE[29]~87_combout ;
wire \u_AD2_CNT32|Q1BASE[29]~88 ;
wire \u_AD2_CNT32|Q1BASE[30]~89_combout ;
wire \u_AD2_CNT32|Q1BASE[30]~90 ;
wire \u_AD2_CNT32|Q1BASE[31]~91_combout ;
wire \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ;
wire \inst|Equal4~1_combout ;
wire \inst|Selector0~0_combout ;
wire \inst|WideNor0~2_combout ;
wire \inst|WideNor0~3_combout ;
wire \inst|WideNor0~0_combout ;
wire \inst|Equal8~0_combout ;
wire \inst|Equal8~1_combout ;
wire \inst|Equal10~0_combout ;
wire \inst|Equal10~1_combout ;
wire \inst|WideNor0~1_combout ;
wire \inst|WideNor0~4_combout ;
wire \inst|Selector0~1_combout ;
wire \u_AD_FREQ_MEASURE|always0~0_combout ;
wire \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ;
wire \u_AD2_CNT32|Q1[0]~93_combout ;
wire \u_AD2_CNT32|Q1[1]~31_combout ;
wire \u_AD2_CNT32|Q1[1]~32 ;
wire \u_AD2_CNT32|Q1[2]~33_combout ;
wire \u_AD2_CNT32|Q1[2]~34 ;
wire \u_AD2_CNT32|Q1[3]~35_combout ;
wire \u_AD2_CNT32|Q1[3]~36 ;
wire \u_AD2_CNT32|Q1[4]~37_combout ;
wire \u_AD2_CNT32|Q1[4]~38 ;
wire \u_AD2_CNT32|Q1[5]~39_combout ;
wire \u_AD2_CNT32|Q1[5]~40 ;
wire \u_AD2_CNT32|Q1[6]~41_combout ;
wire \u_AD2_CNT32|Q1[6]~42 ;
wire \u_AD2_CNT32|Q1[7]~43_combout ;
wire \u_AD2_CNT32|Q1[7]~44 ;
wire \u_AD2_CNT32|Q1[8]~45_combout ;
wire \u_AD2_CNT32|Q1[8]~46 ;
wire \u_AD2_CNT32|Q1[9]~47_combout ;
wire \u_AD2_CNT32|Q1[9]~48 ;
wire \u_AD2_CNT32|Q1[10]~49_combout ;
wire \u_AD2_CNT32|Q1[10]~50 ;
wire \u_AD2_CNT32|Q1[11]~51_combout ;
wire \u_AD2_CNT32|Q1[11]~52 ;
wire \u_AD2_CNT32|Q1[12]~53_combout ;
wire \u_AD2_CNT32|Q1[12]~54 ;
wire \u_AD2_CNT32|Q1[13]~55_combout ;
wire \u_AD2_CNT32|Q1[13]~56 ;
wire \u_AD2_CNT32|Q1[14]~57_combout ;
wire \u_AD2_CNT32|Q1[14]~58 ;
wire \u_AD2_CNT32|Q1[15]~59_combout ;
wire \inst|Equal13~0_combout ;
wire \inst|Equal12~0_combout ;
wire \u_AD2_CNT32|Q1[15]~60 ;
wire \u_AD2_CNT32|Q1[16]~61_combout ;
wire \u_AD2_CNT32|Q1[16]~62 ;
wire \u_AD2_CNT32|Q1[17]~63_combout ;
wire \u_AD2_CNT32|Q1[17]~64 ;
wire \u_AD2_CNT32|Q1[18]~65_combout ;
wire \u_AD2_CNT32|Q1[18]~66 ;
wire \u_AD2_CNT32|Q1[19]~67_combout ;
wire \u_AD2_CNT32|Q1[19]~68 ;
wire \u_AD2_CNT32|Q1[20]~69_combout ;
wire \u_AD2_CNT32|Q1[20]~70 ;
wire \u_AD2_CNT32|Q1[21]~71_combout ;
wire \u_AD2_CNT32|Q1[21]~72 ;
wire \u_AD2_CNT32|Q1[22]~73_combout ;
wire \u_AD2_CNT32|Q1[22]~74 ;
wire \u_AD2_CNT32|Q1[23]~75_combout ;
wire \u_AD2_CNT32|Q1[23]~76 ;
wire \u_AD2_CNT32|Q1[24]~77_combout ;
wire \u_AD2_CNT32|Q1[24]~78 ;
wire \u_AD2_CNT32|Q1[25]~79_combout ;
wire \u_AD2_CNT32|Q1[25]~80 ;
wire \u_AD2_CNT32|Q1[26]~81_combout ;
wire \u_AD2_CNT32|Q1[26]~82 ;
wire \u_AD2_CNT32|Q1[27]~83_combout ;
wire \u_AD2_CNT32|Q1[27]~84 ;
wire \u_AD2_CNT32|Q1[28]~85_combout ;
wire \u_AD2_CNT32|Q1[28]~86 ;
wire \u_AD2_CNT32|Q1[29]~87_combout ;
wire \u_AD2_CNT32|Q1[29]~88 ;
wire \u_AD2_CNT32|Q1[30]~89_combout ;
wire \u_AD2_CNT32|Q1[30]~90 ;
wire \u_AD2_CNT32|Q1[31]~91_combout ;
wire \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0_combout ;
wire \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ;
wire \inst|Selector0~2_combout ;
wire \inst|Equal2~0_combout ;
wire \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ;
wire \u_AD1_CNT32|Q1BASE[0]~93_combout ;
wire \AD1_INPUT_CLK~input_o ;
wire \inst13~feeder_combout ;
wire \inst13~q ;
wire \u_AD1_CNT32|Q1BASE[1]~31_combout ;
wire \u_AD1_CNT32|Q1BASE[1]~32 ;
wire \u_AD1_CNT32|Q1BASE[2]~33_combout ;
wire \u_AD1_CNT32|Q1BASE[2]~34 ;
wire \u_AD1_CNT32|Q1BASE[3]~35_combout ;
wire \u_AD1_CNT32|Q1BASE[3]~36 ;
wire \u_AD1_CNT32|Q1BASE[4]~37_combout ;
wire \u_AD1_CNT32|Q1BASE[4]~38 ;
wire \u_AD1_CNT32|Q1BASE[5]~39_combout ;
wire \u_AD1_CNT32|Q1BASE[5]~40 ;
wire \u_AD1_CNT32|Q1BASE[6]~41_combout ;
wire \u_AD1_CNT32|Q1BASE[6]~42 ;
wire \u_AD1_CNT32|Q1BASE[7]~43_combout ;
wire \u_AD1_CNT32|Q1BASE[7]~44 ;
wire \u_AD1_CNT32|Q1BASE[8]~45_combout ;
wire \u_AD1_CNT32|Q1BASE[8]~46 ;
wire \u_AD1_CNT32|Q1BASE[9]~47_combout ;
wire \u_AD1_CNT32|Q1BASE[9]~48 ;
wire \u_AD1_CNT32|Q1BASE[10]~49_combout ;
wire \u_AD1_CNT32|Q1BASE[10]~50 ;
wire \u_AD1_CNT32|Q1BASE[11]~51_combout ;
wire \u_AD1_CNT32|Q1BASE[11]~52 ;
wire \u_AD1_CNT32|Q1BASE[12]~53_combout ;
wire \u_AD1_CNT32|Q1BASE[12]~54 ;
wire \u_AD1_CNT32|Q1BASE[13]~55_combout ;
wire \u_AD1_CNT32|Q1BASE[13]~56 ;
wire \u_AD1_CNT32|Q1BASE[14]~57_combout ;
wire \u_AD1_CNT32|Q1BASE[14]~58 ;
wire \u_AD1_CNT32|Q1BASE[15]~59_combout ;
wire \u_AD1_CNT32|Q1BASE[15]~60 ;
wire \u_AD1_CNT32|Q1BASE[16]~61_combout ;
wire \u_AD1_CNT32|Q1BASE[16]~62 ;
wire \u_AD1_CNT32|Q1BASE[17]~63_combout ;
wire \u_AD1_CNT32|Q1BASE[17]~64 ;
wire \u_AD1_CNT32|Q1BASE[18]~65_combout ;
wire \u_AD1_CNT32|Q1BASE[18]~66 ;
wire \u_AD1_CNT32|Q1BASE[19]~67_combout ;
wire \u_AD1_CNT32|Q1BASE[19]~68 ;
wire \u_AD1_CNT32|Q1BASE[20]~69_combout ;
wire \u_AD1_CNT32|Q1BASE[20]~70 ;
wire \u_AD1_CNT32|Q1BASE[21]~71_combout ;
wire \u_AD1_CNT32|Q1BASE[21]~72 ;
wire \u_AD1_CNT32|Q1BASE[22]~73_combout ;
wire \u_AD1_CNT32|Q1BASE[22]~74 ;
wire \u_AD1_CNT32|Q1BASE[23]~75_combout ;
wire \u_AD1_CNT32|Q1BASE[23]~76 ;
wire \u_AD1_CNT32|Q1BASE[24]~77_combout ;
wire \u_AD1_CNT32|Q1BASE[24]~78 ;
wire \u_AD1_CNT32|Q1BASE[25]~79_combout ;
wire \u_AD1_CNT32|Q1BASE[25]~80 ;
wire \u_AD1_CNT32|Q1BASE[26]~81_combout ;
wire \u_AD1_CNT32|Q1BASE[26]~82 ;
wire \u_AD1_CNT32|Q1BASE[27]~83_combout ;
wire \u_AD1_CNT32|Q1BASE[27]~84 ;
wire \u_AD1_CNT32|Q1BASE[28]~85_combout ;
wire \u_AD1_CNT32|Q1BASE[28]~86 ;
wire \u_AD1_CNT32|Q1BASE[29]~87_combout ;
wire \u_AD1_CNT32|Q1BASE[29]~88 ;
wire \u_AD1_CNT32|Q1BASE[30]~89_combout ;
wire \u_AD1_CNT32|Q1BASE[30]~90 ;
wire \u_AD1_CNT32|Q1BASE[31]~91_combout ;
wire \inst|Equal3~0_combout ;
wire \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ;
wire \inst|Selector0~3_combout ;
wire \inst|Equal10~2_combout ;
wire \u_AD1_CNT32|Q1[0]~93_combout ;
wire \u_AD1_CNT32|Q1[1]~31_combout ;
wire \u_AD1_CNT32|Q1[1]~32 ;
wire \u_AD1_CNT32|Q1[2]~33_combout ;
wire \u_AD1_CNT32|Q1[2]~34 ;
wire \u_AD1_CNT32|Q1[3]~35_combout ;
wire \u_AD1_CNT32|Q1[3]~36 ;
wire \u_AD1_CNT32|Q1[4]~37_combout ;
wire \u_AD1_CNT32|Q1[4]~38 ;
wire \u_AD1_CNT32|Q1[5]~39_combout ;
wire \u_AD1_CNT32|Q1[5]~40 ;
wire \u_AD1_CNT32|Q1[6]~41_combout ;
wire \u_AD1_CNT32|Q1[6]~42 ;
wire \u_AD1_CNT32|Q1[7]~43_combout ;
wire \u_AD1_CNT32|Q1[7]~44 ;
wire \u_AD1_CNT32|Q1[8]~45_combout ;
wire \u_AD1_CNT32|Q1[8]~46 ;
wire \u_AD1_CNT32|Q1[9]~47_combout ;
wire \u_AD1_CNT32|Q1[9]~48 ;
wire \u_AD1_CNT32|Q1[10]~49_combout ;
wire \u_AD1_CNT32|Q1[10]~50 ;
wire \u_AD1_CNT32|Q1[11]~51_combout ;
wire \u_AD1_CNT32|Q1[11]~52 ;
wire \u_AD1_CNT32|Q1[12]~53_combout ;
wire \u_AD1_CNT32|Q1[12]~54 ;
wire \u_AD1_CNT32|Q1[13]~55_combout ;
wire \u_AD1_CNT32|Q1[13]~56 ;
wire \u_AD1_CNT32|Q1[14]~57_combout ;
wire \u_AD1_CNT32|Q1[14]~58 ;
wire \u_AD1_CNT32|Q1[15]~59_combout ;
wire \u_AD1_CNT32|Q1[15]~60 ;
wire \u_AD1_CNT32|Q1[16]~61_combout ;
wire \u_AD1_CNT32|Q1[16]~62 ;
wire \u_AD1_CNT32|Q1[17]~63_combout ;
wire \u_AD1_CNT32|Q1[17]~64 ;
wire \u_AD1_CNT32|Q1[18]~65_combout ;
wire \u_AD1_CNT32|Q1[18]~66 ;
wire \u_AD1_CNT32|Q1[19]~67_combout ;
wire \u_AD1_CNT32|Q1[19]~68 ;
wire \u_AD1_CNT32|Q1[20]~69_combout ;
wire \u_AD1_CNT32|Q1[20]~70 ;
wire \u_AD1_CNT32|Q1[21]~71_combout ;
wire \u_AD1_CNT32|Q1[21]~72 ;
wire \u_AD1_CNT32|Q1[22]~73_combout ;
wire \u_AD1_CNT32|Q1[22]~74 ;
wire \u_AD1_CNT32|Q1[23]~75_combout ;
wire \u_AD1_CNT32|Q1[23]~76 ;
wire \u_AD1_CNT32|Q1[24]~77_combout ;
wire \u_AD1_CNT32|Q1[24]~78 ;
wire \u_AD1_CNT32|Q1[25]~79_combout ;
wire \u_AD1_CNT32|Q1[25]~80 ;
wire \u_AD1_CNT32|Q1[26]~81_combout ;
wire \u_AD1_CNT32|Q1[26]~82 ;
wire \u_AD1_CNT32|Q1[27]~83_combout ;
wire \u_AD1_CNT32|Q1[27]~84 ;
wire \u_AD1_CNT32|Q1[28]~85_combout ;
wire \u_AD1_CNT32|Q1[28]~86 ;
wire \u_AD1_CNT32|Q1[29]~87_combout ;
wire \u_AD1_CNT32|Q1[29]~88 ;
wire \u_AD1_CNT32|Q1[30]~89_combout ;
wire \u_AD1_CNT32|Q1[30]~90 ;
wire \u_AD1_CNT32|Q1[31]~91_combout ;
wire \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0_combout ;
wire \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ;
wire \inst|Selector0~4_combout ;
wire \inst|Equal11~0_combout ;
wire \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0_combout ;
wire \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ;
wire \inst|Selector0~5_combout ;
wire \inst|Selector0~6_combout ;
wire \u_DA_FREQ_WORD|always0~0_combout ;
wire \inst|rd_data_reg[15]~0_combout ;
wire \inst|Selector1~2_combout ;
wire \inst|Selector1~0_combout ;
wire \inst|Selector1~1_combout ;
wire \inst|Selector1~3_combout ;
wire \inst|Selector1~4_combout ;
wire \inst|Selector1~5_combout ;
wire \inst|Selector1~6_combout ;
wire \inst|Selector2~4_combout ;
wire \inst|Selector2~5_combout ;
wire \inst|Selector2~2_combout ;
wire \inst|Selector2~0_combout ;
wire \inst|Selector2~1_combout ;
wire \inst|Selector2~3_combout ;
wire \inst|Selector2~6_combout ;
wire \inst|Selector3~4_combout ;
wire \inst|Selector3~5_combout ;
wire \inst|Selector3~2_combout ;
wire \inst|Selector3~0_combout ;
wire \inst|Selector3~1_combout ;
wire \inst|Selector3~3_combout ;
wire \inst|Selector3~6_combout ;
wire \inst|Selector4~5_combout ;
wire \inst|Selector4~4_combout ;
wire \inst|Selector4~3_combout ;
wire \inst|Equal6~2_combout ;
wire \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout ;
wire \inst|Equal6~0_combout ;
wire \inst|Equal6~1_combout ;
wire \u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ;
wire \inst|read_data_6__reg[15]~feeder_combout ;
wire \inst|read_data_6__reg[14]~feeder_combout ;
wire \inst|read_data_6__reg[13]~feeder_combout ;
wire \inst|read_data_6__reg[12]~feeder_combout ;
wire \inst|read_data_6__reg[11]~feeder_combout ;
wire \inst|read_data_6__reg[9]~feeder_combout ;
wire \inst|read_data_6__reg[6]~feeder_combout ;
wire \inst|read_data_6__reg[5]~feeder_combout ;
wire \inst|read_data_6__reg[3]~feeder_combout ;
wire \inst|read_data_6__reg[1]~feeder_combout ;
wire \inst|read_data_7__reg[15]~feeder_combout ;
wire \u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ;
wire \inst|read_data_7__reg[14]~feeder_combout ;
wire \inst|read_data_7__reg[13]~feeder_combout ;
wire \inst|read_data_7__reg[11]~feeder_combout ;
wire \inst|read_data_7__reg[9]~feeder_combout ;
wire \inst|read_data_7__reg[8]~feeder_combout ;
wire \inst|read_data_7__reg[6]~feeder_combout ;
wire \inst|read_data_7__reg[3]~feeder_combout ;
wire \inst|read_data_7__reg[2]~feeder_combout ;
wire \inst|read_data_7__reg[1]~feeder_combout ;
wire \u_AD1_DEV|ACC[0]~32_combout ;
wire \u_AD1_DEV|ACC[0]~33 ;
wire \u_AD1_DEV|ACC[1]~34_combout ;
wire \u_AD1_DEV|ACC[1]~35 ;
wire \u_AD1_DEV|ACC[2]~36_combout ;
wire \u_AD1_DEV|ACC[2]~37 ;
wire \u_AD1_DEV|ACC[3]~38_combout ;
wire \u_AD1_DEV|ACC[3]~39 ;
wire \u_AD1_DEV|ACC[4]~40_combout ;
wire \u_AD1_DEV|ACC[4]~41 ;
wire \u_AD1_DEV|ACC[5]~42_combout ;
wire \u_AD1_DEV|ACC[5]~43 ;
wire \u_AD1_DEV|ACC[6]~44_combout ;
wire \u_AD1_DEV|ACC[6]~45 ;
wire \u_AD1_DEV|ACC[7]~46_combout ;
wire \u_AD1_DEV|ACC[7]~47 ;
wire \u_AD1_DEV|ACC[8]~48_combout ;
wire \u_AD1_DEV|ACC[8]~49 ;
wire \u_AD1_DEV|ACC[9]~50_combout ;
wire \u_AD1_DEV|ACC[9]~51 ;
wire \u_AD1_DEV|ACC[10]~52_combout ;
wire \u_AD1_DEV|ACC[10]~53 ;
wire \u_AD1_DEV|ACC[11]~54_combout ;
wire \u_AD1_DEV|ACC[11]~55 ;
wire \u_AD1_DEV|ACC[12]~56_combout ;
wire \u_AD1_DEV|ACC[12]~57 ;
wire \u_AD1_DEV|ACC[13]~58_combout ;
wire \u_AD1_DEV|ACC[13]~59 ;
wire \u_AD1_DEV|ACC[14]~60_combout ;
wire \u_AD1_DEV|ACC[14]~61 ;
wire \u_AD1_DEV|ACC[15]~62_combout ;
wire \u_AD1_DEV|ACC[15]~63 ;
wire \u_AD1_DEV|ACC[16]~64_combout ;
wire \u_AD1_DEV|ACC[16]~65 ;
wire \u_AD1_DEV|ACC[17]~66_combout ;
wire \u_AD1_DEV|ACC[17]~67 ;
wire \u_AD1_DEV|ACC[18]~68_combout ;
wire \u_AD1_DEV|ACC[18]~69 ;
wire \u_AD1_DEV|ACC[19]~70_combout ;
wire \u_AD1_DEV|ACC[19]~71 ;
wire \u_AD1_DEV|ACC[20]~72_combout ;
wire \u_AD1_DEV|ACC[20]~73 ;
wire \u_AD1_DEV|ACC[21]~74_combout ;
wire \u_AD1_DEV|ACC[21]~75 ;
wire \u_AD1_DEV|ACC[22]~76_combout ;
wire \u_AD1_DEV|ACC[22]~77 ;
wire \u_AD1_DEV|ACC[23]~78_combout ;
wire \u_AD1_DEV|ACC[23]~79 ;
wire \u_AD1_DEV|ACC[24]~80_combout ;
wire \u_AD1_DEV|ACC[24]~81 ;
wire \u_AD1_DEV|ACC[25]~82_combout ;
wire \u_AD1_DEV|ACC[25]~83 ;
wire \u_AD1_DEV|ACC[26]~84_combout ;
wire \u_AD1_DEV|ACC[26]~85 ;
wire \u_AD1_DEV|ACC[27]~86_combout ;
wire \u_AD1_DEV|ACC[27]~87 ;
wire \u_AD1_DEV|ACC[28]~88_combout ;
wire \u_AD1_DEV|ACC[28]~89 ;
wire \u_AD1_DEV|ACC[29]~90_combout ;
wire \u_AD1_DEV|ACC[29]~91 ;
wire \u_AD1_DEV|ACC[30]~92_combout ;
wire \u_AD1_DEV|ACC[30]~93 ;
wire \u_AD1_DEV|ACC[31]~94_combout ;
wire \u_AD1_DEV|FREQ_OUT~feeder_combout ;
wire \u_AD1_DEV|FREQ_OUT~q ;
wire \u_AD1_DEV|FREQ_OUT~clkctrl_outclk ;
wire \inst|fmc_rd_en~clkctrl_outclk ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \AD1_INPUT[0]~input_o ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \AD1_INPUT[1]~input_o ;
wire \AD1_INPUT[2]~input_o ;
wire \AD1_INPUT[3]~input_o ;
wire \AD1_INPUT[4]~input_o ;
wire \AD1_INPUT[5]~input_o ;
wire \AD1_INPUT[6]~input_o ;
wire \AD1_INPUT[7]~input_o ;
wire \AD1_INPUT[8]~input_o ;
wire \inst|Selector4~2_combout ;
wire \inst|Selector4~6_combout ;
wire \inst|Equal8~2_combout ;
wire \u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ;
wire \inst|read_data_8__reg[14]~feeder_combout ;
wire \inst|read_data_8__reg[13]~feeder_combout ;
wire \inst|read_data_8__reg[10]~feeder_combout ;
wire \inst|read_data_8__reg[9]~feeder_combout ;
wire \inst|read_data_8__reg[7]~feeder_combout ;
wire \inst|read_data_8__reg[6]~feeder_combout ;
wire \inst|read_data_8__reg[4]~feeder_combout ;
wire \inst|read_data_8__reg[3]~feeder_combout ;
wire \inst|read_data_8__reg[1]~feeder_combout ;
wire \u_AD_FREQ_WORD|AD2_OUTL[15]~0_combout ;
wire \u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ;
wire \inst|read_data_9__reg[15]~feeder_combout ;
wire \inst|read_data_9__reg[13]~feeder_combout ;
wire \inst|read_data_9__reg[12]~feeder_combout ;
wire \inst|read_data_9__reg[10]~feeder_combout ;
wire \inst|read_data_9__reg[9]~feeder_combout ;
wire \inst|read_data_9__reg[5]~feeder_combout ;
wire \inst|read_data_9__reg[1]~feeder_combout ;
wire \u_AD2_DEV|ACC[0]~32_combout ;
wire \u_AD2_DEV|ACC[0]~33 ;
wire \u_AD2_DEV|ACC[1]~34_combout ;
wire \u_AD2_DEV|ACC[1]~35 ;
wire \u_AD2_DEV|ACC[2]~36_combout ;
wire \u_AD2_DEV|ACC[2]~37 ;
wire \u_AD2_DEV|ACC[3]~38_combout ;
wire \u_AD2_DEV|ACC[3]~39 ;
wire \u_AD2_DEV|ACC[4]~40_combout ;
wire \u_AD2_DEV|ACC[4]~41 ;
wire \u_AD2_DEV|ACC[5]~42_combout ;
wire \u_AD2_DEV|ACC[5]~43 ;
wire \u_AD2_DEV|ACC[6]~44_combout ;
wire \u_AD2_DEV|ACC[6]~45 ;
wire \u_AD2_DEV|ACC[7]~46_combout ;
wire \u_AD2_DEV|ACC[7]~47 ;
wire \u_AD2_DEV|ACC[8]~48_combout ;
wire \u_AD2_DEV|ACC[8]~49 ;
wire \u_AD2_DEV|ACC[9]~50_combout ;
wire \u_AD2_DEV|ACC[9]~51 ;
wire \u_AD2_DEV|ACC[10]~52_combout ;
wire \u_AD2_DEV|ACC[10]~53 ;
wire \u_AD2_DEV|ACC[11]~54_combout ;
wire \u_AD2_DEV|ACC[11]~55 ;
wire \u_AD2_DEV|ACC[12]~56_combout ;
wire \u_AD2_DEV|ACC[12]~57 ;
wire \u_AD2_DEV|ACC[13]~58_combout ;
wire \u_AD2_DEV|ACC[13]~59 ;
wire \u_AD2_DEV|ACC[14]~60_combout ;
wire \u_AD2_DEV|ACC[14]~61 ;
wire \u_AD2_DEV|ACC[15]~62_combout ;
wire \u_AD2_DEV|ACC[15]~63 ;
wire \u_AD2_DEV|ACC[16]~64_combout ;
wire \u_AD2_DEV|ACC[16]~65 ;
wire \u_AD2_DEV|ACC[17]~66_combout ;
wire \u_AD2_DEV|ACC[17]~67 ;
wire \u_AD2_DEV|ACC[18]~68_combout ;
wire \u_AD2_DEV|ACC[18]~69 ;
wire \u_AD2_DEV|ACC[19]~70_combout ;
wire \u_AD2_DEV|ACC[19]~71 ;
wire \u_AD2_DEV|ACC[20]~72_combout ;
wire \u_AD2_DEV|ACC[20]~73 ;
wire \u_AD2_DEV|ACC[21]~74_combout ;
wire \u_AD2_DEV|ACC[21]~75 ;
wire \u_AD2_DEV|ACC[22]~76_combout ;
wire \u_AD2_DEV|ACC[22]~77 ;
wire \u_AD2_DEV|ACC[23]~78_combout ;
wire \u_AD2_DEV|ACC[23]~79 ;
wire \u_AD2_DEV|ACC[24]~80_combout ;
wire \u_AD2_DEV|ACC[24]~81 ;
wire \u_AD2_DEV|ACC[25]~82_combout ;
wire \u_AD2_DEV|ACC[25]~83 ;
wire \u_AD2_DEV|ACC[26]~84_combout ;
wire \u_AD2_DEV|ACC[26]~85 ;
wire \u_AD2_DEV|ACC[27]~86_combout ;
wire \u_AD2_DEV|ACC[27]~87 ;
wire \u_AD2_DEV|ACC[28]~88_combout ;
wire \u_AD2_DEV|ACC[28]~89 ;
wire \u_AD2_DEV|ACC[29]~90_combout ;
wire \u_AD2_DEV|ACC[29]~91 ;
wire \u_AD2_DEV|ACC[30]~92_combout ;
wire \u_AD2_DEV|ACC[30]~93 ;
wire \u_AD2_DEV|ACC[31]~94_combout ;
wire \u_AD2_DEV|FREQ_OUT~feeder_combout ;
wire \u_AD2_DEV|FREQ_OUT~q ;
wire \u_AD2_DEV|FREQ_OUT~clkctrl_outclk ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \AD2_INPUT[0]~input_o ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \AD2_INPUT[1]~input_o ;
wire \AD2_INPUT[2]~input_o ;
wire \AD2_INPUT[3]~input_o ;
wire \AD2_INPUT[4]~input_o ;
wire \AD2_INPUT[5]~input_o ;
wire \AD2_INPUT[6]~input_o ;
wire \AD2_INPUT[7]~input_o ;
wire \AD2_INPUT[8]~input_o ;
wire \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout ;
wire \inst|Selector4~0_combout ;
wire \inst|Selector4~1_combout ;
wire \inst|Selector4~7_combout ;
wire \inst|Selector5~0_combout ;
wire \inst|Selector5~1_combout ;
wire \inst|Selector5~2_combout ;
wire \inst|Selector5~6_combout ;
wire \inst|Selector5~5_combout ;
wire \inst|Selector5~7_combout ;
wire \inst|Selector5~3_combout ;
wire \inst|Selector5~4_combout ;
wire \inst|Selector5~8_combout ;
wire \inst|Selector6~0_combout ;
wire \inst|Selector6~1_combout ;
wire \inst|Selector6~5_combout ;
wire \inst|Selector6~2_combout ;
wire \inst|Selector6~3_combout ;
wire \inst|Selector6~4_combout ;
wire \inst|Selector6~6_combout ;
wire \inst|Selector6~7_combout ;
wire \inst|Selector7~5_combout ;
wire \inst|Selector7~2_combout ;
wire \inst|Selector7~3_combout ;
wire \inst|Selector7~4_combout ;
wire \inst|Selector7~6_combout ;
wire \inst|Selector7~0_combout ;
wire \inst|Selector7~1_combout ;
wire \inst|Selector7~7_combout ;
wire \inst|Selector8~0_combout ;
wire \inst|Selector8~1_combout ;
wire \inst|Selector8~2_combout ;
wire \inst|Selector8~3_combout ;
wire \inst|Selector8~4_combout ;
wire \inst|Selector8~5_combout ;
wire \inst|Selector8~6_combout ;
wire \inst|Selector8~7_combout ;
wire \inst|Selector8~8_combout ;
wire \inst|Selector9~4_combout ;
wire \inst|Selector9~2_combout ;
wire \inst|Selector9~5_combout ;
wire \inst|Selector9~3_combout ;
wire \inst|Selector9~6_combout ;
wire \inst|Selector9~0_combout ;
wire \inst|Selector9~1_combout ;
wire \inst|Selector9~7_combout ;
wire \inst|Selector10~4_combout ;
wire \inst|Selector10~2_combout ;
wire \inst|Selector10~5_combout ;
wire \inst|Selector10~3_combout ;
wire \inst|Selector10~6_combout ;
wire \inst|Selector10~0_combout ;
wire \inst|Selector10~1_combout ;
wire \inst|Selector10~7_combout ;
wire \inst|Selector11~5_combout ;
wire \inst|Selector11~6_combout ;
wire \inst|Selector11~7_combout ;
wire \inst|Selector11~0_combout ;
wire \inst|Selector11~1_combout ;
wire \inst|Selector11~2_combout ;
wire \inst|Selector11~3_combout ;
wire \inst|Selector11~4_combout ;
wire \inst|Selector11~8_combout ;
wire \inst|Selector12~0_combout ;
wire \inst|Selector12~1_combout ;
wire \inst|Selector12~4_combout ;
wire \inst|Selector12~5_combout ;
wire \inst|Selector12~2_combout ;
wire \inst|Selector12~3_combout ;
wire \inst|Selector12~6_combout ;
wire \inst|Selector12~7_combout ;
wire \inst|Selector13~5_combout ;
wire \AD1_INPUT[9]~input_o ;
wire \AD1_INPUT[10]~input_o ;
wire \AD1_INPUT[11]~input_o ;
wire \inst|Selector13~2_combout ;
wire \inst|Selector13~4_combout ;
wire \inst|Selector13~3_combout ;
wire \inst|Selector13~6_combout ;
wire \AD2_INPUT[9]~input_o ;
wire \AD2_INPUT[10]~input_o ;
wire \AD2_INPUT[11]~input_o ;
wire \inst|Selector13~0_combout ;
wire \inst|Selector13~1_combout ;
wire \inst|Selector13~7_combout ;
wire \inst|Selector14~0_combout ;
wire \inst|Selector14~3_combout ;
wire \inst|Selector14~4_combout ;
wire \inst|Selector14~6_combout ;
wire \inst|Selector14~5_combout ;
wire \inst|Selector14~7_combout ;
wire \inst|Selector14~1_combout ;
wire \inst|Selector14~2_combout ;
wire \inst|Selector14~8_combout ;
wire \u_AD_DATA_DEAL|AD2_FLAG_SHOW[15]~0_combout ;
wire \inst|Selector15~7_combout ;
wire \inst|Selector15~8_combout ;
wire \inst|Selector15~6_combout ;
wire \inst|Selector15~9_combout ;
wire \inst|Selector15~4_combout ;
wire \inst|Selector15~3_combout ;
wire \inst|Selector15~5_combout ;
wire \inst|Selector15~2_combout ;
wire \u_AD_DATA_DEAL|AD1_FLAG_SHOW[15]~2_combout ;
wire \inst|Selector15~0_combout ;
wire \inst|Selector15~1_combout ;
wire \inst|Selector15~10_combout ;
wire \u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ;
wire \inst|read_data_2__reg[12]~feeder_combout ;
wire \inst|read_data_2__reg[11]~feeder_combout ;
wire \inst|read_data_2__reg[10]~feeder_combout ;
wire \inst|read_data_2__reg[7]~feeder_combout ;
wire \inst|read_data_2__reg[5]~feeder_combout ;
wire \inst|read_data_2__reg[3]~feeder_combout ;
wire \inst|read_data_2__reg[0]~feeder_combout ;
wire \u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ;
wire \inst|read_data_3__reg[15]~feeder_combout ;
wire \inst|read_data_3__reg[13]~feeder_combout ;
wire \inst|read_data_3__reg[12]~feeder_combout ;
wire \inst|read_data_3__reg[11]~feeder_combout ;
wire \inst|read_data_3__reg[9]~feeder_combout ;
wire \inst|read_data_3__reg[7]~feeder_combout ;
wire \inst|read_data_3__reg[6]~feeder_combout ;
wire \inst|read_data_3__reg[5]~feeder_combout ;
wire \inst|read_data_3__reg[0]~feeder_combout ;
wire \u_DA1_DEV|ACC[0]~32_combout ;
wire \u_DA1_DEV|ACC[0]~33 ;
wire \u_DA1_DEV|ACC[1]~34_combout ;
wire \u_DA1_DEV|ACC[1]~35 ;
wire \u_DA1_DEV|ACC[2]~36_combout ;
wire \u_DA1_DEV|ACC[2]~37 ;
wire \u_DA1_DEV|ACC[3]~38_combout ;
wire \u_DA1_DEV|ACC[3]~39 ;
wire \u_DA1_DEV|ACC[4]~40_combout ;
wire \u_DA1_DEV|ACC[4]~41 ;
wire \u_DA1_DEV|ACC[5]~42_combout ;
wire \u_DA1_DEV|ACC[5]~43 ;
wire \u_DA1_DEV|ACC[6]~44_combout ;
wire \u_DA1_DEV|ACC[6]~45 ;
wire \u_DA1_DEV|ACC[7]~46_combout ;
wire \u_DA1_DEV|ACC[7]~47 ;
wire \u_DA1_DEV|ACC[8]~48_combout ;
wire \u_DA1_DEV|ACC[8]~49 ;
wire \u_DA1_DEV|ACC[9]~50_combout ;
wire \u_DA1_DEV|ACC[9]~51 ;
wire \u_DA1_DEV|ACC[10]~52_combout ;
wire \u_DA1_DEV|ACC[10]~53 ;
wire \u_DA1_DEV|ACC[11]~54_combout ;
wire \u_DA1_DEV|ACC[11]~55 ;
wire \u_DA1_DEV|ACC[12]~56_combout ;
wire \u_DA1_DEV|ACC[12]~57 ;
wire \u_DA1_DEV|ACC[13]~58_combout ;
wire \u_DA1_DEV|ACC[13]~59 ;
wire \u_DA1_DEV|ACC[14]~60_combout ;
wire \u_DA1_DEV|ACC[14]~61 ;
wire \u_DA1_DEV|ACC[15]~62_combout ;
wire \u_DA1_DEV|ACC[15]~63 ;
wire \u_DA1_DEV|ACC[16]~64_combout ;
wire \u_DA1_DEV|ACC[16]~65 ;
wire \u_DA1_DEV|ACC[17]~66_combout ;
wire \u_DA1_DEV|ACC[17]~67 ;
wire \u_DA1_DEV|ACC[18]~68_combout ;
wire \u_DA1_DEV|ACC[18]~69 ;
wire \u_DA1_DEV|ACC[19]~70_combout ;
wire \u_DA1_DEV|ACC[19]~71 ;
wire \u_DA1_DEV|ACC[20]~72_combout ;
wire \u_DA1_DEV|ACC[20]~73 ;
wire \u_DA1_DEV|ACC[21]~74_combout ;
wire \u_DA1_DEV|ACC[21]~75 ;
wire \u_DA1_DEV|ACC[22]~76_combout ;
wire \u_DA1_DEV|ACC[22]~77 ;
wire \u_DA1_DEV|ACC[23]~78_combout ;
wire \u_DA1_DEV|ACC[23]~79 ;
wire \u_DA1_DEV|ACC[24]~80_combout ;
wire \u_DA1_DEV|ACC[24]~81 ;
wire \u_DA1_DEV|ACC[25]~82_combout ;
wire \u_DA1_DEV|ACC[25]~83 ;
wire \u_DA1_DEV|ACC[26]~84_combout ;
wire \u_DA1_DEV|ACC[26]~85 ;
wire \u_DA1_DEV|ACC[27]~86_combout ;
wire \u_DA1_DEV|ACC[27]~87 ;
wire \u_DA1_DEV|ACC[28]~88_combout ;
wire \u_DA1_DEV|ACC[28]~89 ;
wire \u_DA1_DEV|ACC[29]~90_combout ;
wire \u_DA1_DEV|ACC[29]~91 ;
wire \u_DA1_DEV|ACC[30]~92_combout ;
wire \u_DA1_DEV|ACC[30]~93 ;
wire \u_DA1_DEV|ACC[31]~94_combout ;
wire \u_DA1_DEV|FREQ_OUT~feeder_combout ;
wire \u_DA1_DEV|FREQ_OUT~q ;
wire \u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ;
wire \inst|read_data_4__reg[13]~feeder_combout ;
wire \inst|read_data_4__reg[12]~feeder_combout ;
wire \inst|read_data_4__reg[10]~feeder_combout ;
wire \inst|read_data_4__reg[9]~feeder_combout ;
wire \inst|read_data_4__reg[7]~feeder_combout ;
wire \inst|read_data_4__reg[5]~feeder_combout ;
wire \inst|read_data_4__reg[2]~feeder_combout ;
wire \inst|read_data_4__reg[1]~feeder_combout ;
wire \inst|read_data_5__reg[15]~feeder_combout ;
wire \inst|read_data_5__reg[15]~2_combout ;
wire \u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ;
wire \inst|read_data_5__reg[14]~feeder_combout ;
wire \inst|read_data_5__reg[13]~feeder_combout ;
wire \inst|read_data_5__reg[12]~feeder_combout ;
wire \inst|read_data_5__reg[10]~feeder_combout ;
wire \inst|read_data_5__reg[9]~feeder_combout ;
wire \inst|read_data_5__reg[8]~feeder_combout ;
wire \inst|read_data_5__reg[7]~feeder_combout ;
wire \inst|read_data_5__reg[6]~feeder_combout ;
wire \inst|read_data_5__reg[4]~feeder_combout ;
wire \inst|read_data_5__reg[3]~feeder_combout ;
wire \inst|read_data_5__reg[2]~feeder_combout ;
wire \inst|read_data_5__reg[1]~feeder_combout ;
wire \inst|read_data_5__reg[0]~feeder_combout ;
wire \u_DA2_DEV|ACC[0]~32_combout ;
wire \u_DA2_DEV|ACC[0]~33 ;
wire \u_DA2_DEV|ACC[1]~34_combout ;
wire \u_DA2_DEV|ACC[1]~35 ;
wire \u_DA2_DEV|ACC[2]~36_combout ;
wire \u_DA2_DEV|ACC[2]~37 ;
wire \u_DA2_DEV|ACC[3]~38_combout ;
wire \u_DA2_DEV|ACC[3]~39 ;
wire \u_DA2_DEV|ACC[4]~40_combout ;
wire \u_DA2_DEV|ACC[4]~41 ;
wire \u_DA2_DEV|ACC[5]~42_combout ;
wire \u_DA2_DEV|ACC[5]~43 ;
wire \u_DA2_DEV|ACC[6]~44_combout ;
wire \u_DA2_DEV|ACC[6]~45 ;
wire \u_DA2_DEV|ACC[7]~46_combout ;
wire \u_DA2_DEV|ACC[7]~47 ;
wire \u_DA2_DEV|ACC[8]~48_combout ;
wire \u_DA2_DEV|ACC[8]~49 ;
wire \u_DA2_DEV|ACC[9]~50_combout ;
wire \u_DA2_DEV|ACC[9]~51 ;
wire \u_DA2_DEV|ACC[10]~52_combout ;
wire \u_DA2_DEV|ACC[10]~53 ;
wire \u_DA2_DEV|ACC[11]~54_combout ;
wire \u_DA2_DEV|ACC[11]~55 ;
wire \u_DA2_DEV|ACC[12]~56_combout ;
wire \u_DA2_DEV|ACC[12]~57 ;
wire \u_DA2_DEV|ACC[13]~58_combout ;
wire \u_DA2_DEV|ACC[13]~59 ;
wire \u_DA2_DEV|ACC[14]~60_combout ;
wire \u_DA2_DEV|ACC[14]~61 ;
wire \u_DA2_DEV|ACC[15]~62_combout ;
wire \u_DA2_DEV|ACC[15]~63 ;
wire \u_DA2_DEV|ACC[16]~64_combout ;
wire \u_DA2_DEV|ACC[16]~65 ;
wire \u_DA2_DEV|ACC[17]~66_combout ;
wire \u_DA2_DEV|ACC[17]~67 ;
wire \u_DA2_DEV|ACC[18]~68_combout ;
wire \u_DA2_DEV|ACC[18]~69 ;
wire \u_DA2_DEV|ACC[19]~70_combout ;
wire \u_DA2_DEV|ACC[19]~71 ;
wire \u_DA2_DEV|ACC[20]~72_combout ;
wire \u_DA2_DEV|ACC[20]~73 ;
wire \u_DA2_DEV|ACC[21]~74_combout ;
wire \u_DA2_DEV|ACC[21]~75 ;
wire \u_DA2_DEV|ACC[22]~76_combout ;
wire \u_DA2_DEV|ACC[22]~77 ;
wire \u_DA2_DEV|ACC[23]~78_combout ;
wire \u_DA2_DEV|ACC[23]~79 ;
wire \u_DA2_DEV|ACC[24]~80_combout ;
wire \u_DA2_DEV|ACC[24]~81 ;
wire \u_DA2_DEV|ACC[25]~82_combout ;
wire \u_DA2_DEV|ACC[25]~83 ;
wire \u_DA2_DEV|ACC[26]~84_combout ;
wire \u_DA2_DEV|ACC[26]~85 ;
wire \u_DA2_DEV|ACC[27]~86_combout ;
wire \u_DA2_DEV|ACC[27]~87 ;
wire \u_DA2_DEV|ACC[28]~88_combout ;
wire \u_DA2_DEV|ACC[28]~89 ;
wire \u_DA2_DEV|ACC[29]~90_combout ;
wire \u_DA2_DEV|ACC[29]~91 ;
wire \u_DA2_DEV|ACC[30]~92_combout ;
wire \u_DA2_DEV|ACC[30]~93 ;
wire \u_DA2_DEV|ACC[31]~94_combout ;
wire \u_DA2_DEV|FREQ_OUT~q ;
wire \u_DA1_DEV|FREQ_OUT~clkctrl_outclk ;
wire \u_DA1_CNT10|CNT[0]~27_combout ;
wire \u_DA1_CNT10|CNT[1]~9_combout ;
wire \u_DA1_CNT10|CNT[1]~10 ;
wire \u_DA1_CNT10|CNT[2]~11_combout ;
wire \u_DA1_CNT10|CNT[2]~12 ;
wire \u_DA1_CNT10|CNT[3]~13_combout ;
wire \u_DA1_CNT10|CNT[3]~14 ;
wire \u_DA1_CNT10|CNT[4]~15_combout ;
wire \u_DA1_CNT10|CNT[4]~16 ;
wire \u_DA1_CNT10|CNT[5]~17_combout ;
wire \u_DA1_CNT10|CNT[5]~18 ;
wire \u_DA1_CNT10|CNT[6]~19_combout ;
wire \u_DA1_CNT10|CNT[6]~20 ;
wire \u_DA1_CNT10|CNT[7]~21_combout ;
wire \u_DA1_CNT10|CNT[7]~22 ;
wire \u_DA1_CNT10|CNT[8]~23_combout ;
wire \u_DA1_CNT10|CNT[8]~24 ;
wire \u_DA1_CNT10|CNT[9]~25_combout ;
wire \u_DA2_DEV|FREQ_OUT~clkctrl_outclk ;
wire \u_DA2_CNT10|CNT[0]~27_combout ;
wire \u_DA2_CNT10|CNT[1]~9_combout ;
wire \u_DA2_CNT10|CNT[1]~10 ;
wire \u_DA2_CNT10|CNT[2]~11_combout ;
wire \u_DA2_CNT10|CNT[2]~12 ;
wire \u_DA2_CNT10|CNT[3]~13_combout ;
wire \u_DA2_CNT10|CNT[3]~14 ;
wire \u_DA2_CNT10|CNT[4]~15_combout ;
wire \u_DA2_CNT10|CNT[4]~16 ;
wire \u_DA2_CNT10|CNT[5]~17_combout ;
wire \u_DA2_CNT10|CNT[5]~18 ;
wire \u_DA2_CNT10|CNT[6]~19_combout ;
wire \u_DA2_CNT10|CNT[6]~20 ;
wire \u_DA2_CNT10|CNT[7]~21_combout ;
wire \u_DA2_CNT10|CNT[7]~22 ;
wire \u_DA2_CNT10|CNT[8]~23_combout ;
wire \u_DA2_CNT10|CNT[8]~24 ;
wire \u_DA2_CNT10|CNT[9]~25_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ;
wire \QIC_SIGNALTAP_GND~combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ;
wire \auto_signaltap_0|~VCC~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ;
wire \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ;
wire \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ;
wire \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ;
wire \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ;
wire \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ;
wire \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ;
wire \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ;
wire \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ;
wire \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ;
wire \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q ;
wire \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ;
wire \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q ;
wire \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ;
wire \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q ;
wire \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q ;
wire \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q ;
wire \auto_signaltap_0|acq_data_in_reg[24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q ;
wire \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q ;
wire \auto_signaltap_0|acq_data_in_reg[30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q ;
wire \auto_signaltap_0|acq_data_in_reg[31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit ;
wire [15:0] \inst|read_data_3__reg ;
wire [13:0] \inst6|altsyncram_component|auto_generated|q_a ;
wire [9:0] \u_DA2_CNT10|CNT ;
wire [31:0] \u_AD1_DEV|FREQ_WORD ;
wire [13:0] \inst14|altsyncram_component|auto_generated|q_a ;
wire [31:0] \u_AD2_DEV|ACC ;
wire [15:0] \u_AD_FREQ_WORD|AD2_OUTL ;
wire [4:0] \inst1|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \u_DA1_DEV|ACC ;
wire [31:0] \u_AD1_DEV|ACC ;
wire [31:0] \u_DA2_DEV|ACC ;
wire [15:0] \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H ;
wire [10:0] \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [10:0] \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [9:0] \u_DA1_CNT10|CNT ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [15:0] \u_DA_FREQ_WORD|DA1_OUTH ;
wire [31:0] \u_AD2_CNT32|Q1BASE ;
wire [15:0] \u_DA_FREQ_WORD|DA2_OUTH ;
wire [31:0] \u_AD2_CNT32|Q1 ;
wire [31:0] \u_AD1_CNT32|Q1BASE ;
wire [9:0] \u_AD2_FIFO|dcfifo_component|auto_generated|ram_address_a ;
wire [31:0] \u_AD1_CNT32|Q1 ;
wire [15:0] \inst|read_data_1__reg ;
wire [11:0] \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [11:0] \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [15:0] \inst|addr ;
wire [31:0] \u_DA1_DEV|FREQ_WORD ;
wire [10:0] \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g ;
wire [31:0] \u_DA2_DEV|FREQ_WORD ;
wire [31:0] \u_AD2_DEV|FREQ_WORD ;
wire [15:0] \inst|rd_data_reg ;
wire [15:0] \inst|read_data_2__reg ;
wire [10:0] \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g ;
wire [15:0] \inst|read_data_4__reg ;
wire [10:0] \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [2:0] \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [15:0] \inst|read_data_5__reg ;
wire [10:0] \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [15:0] \inst|read_data_6__reg ;
wire [10:0] \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [15:0] \inst|read_data_7__reg ;
wire [15:0] \inst|read_data_8__reg ;
wire [15:0] \inst|read_data_9__reg ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [10:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [10:0] \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [10:0] \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [10:0] \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g ;
wire [10:0] \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [10:0] \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g ;
wire [9:0] \u_AD1_FIFO|dcfifo_component|auto_generated|ram_address_a ;
wire [10:0] \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [2:0] \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [10:0] \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [2:0] \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [2:0] \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [0:0] \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [0:0] \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [15:0] \inst3|CTRL_DATA ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [15:0] \u_DA_FREQ_WORD|DA1_OUTL ;
wire [15:0] \u_DA_FREQ_WORD|DA2_OUTL ;
wire [15:0] \u_AD_FREQ_WORD|AD1_OUTH ;
wire [15:0] \u_AD_FREQ_WORD|AD1_OUTL ;
wire [15:0] \u_AD_FREQ_WORD|AD2_OUTH ;
wire [15:0] \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L ;
wire [15:0] \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H ;
wire [15:0] \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L ;
wire [15:0] \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [15:0] \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H ;
wire [15:0] \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H ;
wire [15:0] \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L ;
wire [15:0] \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT ;
wire [15:0] \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT ;
wire [15:0] \u_AD_DATA_DEAL|AD1_FLAG_SHOW ;
wire [15:0] \u_AD_DATA_DEAL|AD2_FLAG_SHOW ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [32:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [31:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg ;
wire [10:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [20:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [20:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [31:0] \auto_signaltap_0|acq_data_in_reg ;
wire [31:0] \auto_signaltap_0|acq_trigger_in_reg ;
wire [20:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [10:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [95:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [31:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;

wire [8:0] \inst6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [8:0] \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [8:0] \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \inst1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [8:0] \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [8:0] \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus ;
wire [8:0] \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus ;
wire [8:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [8:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [8:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;

assign \inst6|altsyncram_component|auto_generated|q_a [5] = \inst6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|q_a [6] = \inst6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \inst6|altsyncram_component|auto_generated|q_a [7] = \inst6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \inst6|altsyncram_component|auto_generated|q_a [8] = \inst6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \inst6|altsyncram_component|auto_generated|q_a [9] = \inst6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];
assign \inst6|altsyncram_component|auto_generated|q_a [10] = \inst6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [5];
assign \inst6|altsyncram_component|auto_generated|q_a [11] = \inst6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [6];
assign \inst6|altsyncram_component|auto_generated|q_a [12] = \inst6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [7];
assign \inst6|altsyncram_component|auto_generated|q_a [13] = \inst6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [8];

assign \inst6|altsyncram_component|auto_generated|q_a [0] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|q_a [1] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst6|altsyncram_component|auto_generated|q_a [2] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst6|altsyncram_component|auto_generated|q_a [3] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst6|altsyncram_component|auto_generated|q_a [4] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \inst14|altsyncram_component|auto_generated|q_a [5] = \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \inst14|altsyncram_component|auto_generated|q_a [6] = \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \inst14|altsyncram_component|auto_generated|q_a [7] = \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \inst14|altsyncram_component|auto_generated|q_a [8] = \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \inst14|altsyncram_component|auto_generated|q_a [9] = \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];
assign \inst14|altsyncram_component|auto_generated|q_a [10] = \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [5];
assign \inst14|altsyncram_component|auto_generated|q_a [11] = \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [6];
assign \inst14|altsyncram_component|auto_generated|q_a [12] = \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [7];
assign \inst14|altsyncram_component|auto_generated|q_a [13] = \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [8];

assign \inst14|altsyncram_component|auto_generated|q_a [0] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst14|altsyncram_component|auto_generated|q_a [1] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst14|altsyncram_component|auto_generated|q_a [2] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst14|altsyncram_component|auto_generated|q_a [3] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst14|altsyncram_component|auto_generated|q_a [4] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \inst1|altpll_component|auto_generated|wire_pll1_clk [0] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [1] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [2] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [3] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [4] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];

assign \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];

assign \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus [0];
assign \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus [1];
assign \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus [2];

assign \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus [0];
assign \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus [1];
assign \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus [2];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [7];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [8];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus [2];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus [3];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus [4];

// Location: FF_X23_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 .lut_mask = 16'hFF55;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 16'h72CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 16'h30FC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneive_io_obuf \DA1_OUTCLK~output (
	.i(\u_DA1_DEV|FREQ_OUT~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUTCLK),
	.obar());
// synopsys translate_off
defparam \DA1_OUTCLK~output .bus_hold = "false";
defparam \DA1_OUTCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \DA2_OUTCLK~output (
	.i(\u_DA2_DEV|FREQ_OUT~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUTCLK),
	.obar());
// synopsys translate_off
defparam \DA2_OUTCLK~output .bus_hold = "false";
defparam \DA2_OUTCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N2
cycloneive_io_obuf \AD1_OUTCLK~output (
	.i(\u_AD1_DEV|FREQ_OUT~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD1_OUTCLK),
	.obar());
// synopsys translate_off
defparam \AD1_OUTCLK~output .bus_hold = "false";
defparam \AD1_OUTCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \AD2_OUTCLK~output (
	.i(\u_AD2_DEV|FREQ_OUT~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD2_OUTCLK),
	.obar());
// synopsys translate_off
defparam \AD2_OUTCLK~output .bus_hold = "false";
defparam \AD2_OUTCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \DA1_OUT[13]~output (
	.i(\inst6|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUT[13]),
	.obar());
// synopsys translate_off
defparam \DA1_OUT[13]~output .bus_hold = "false";
defparam \DA1_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \DA1_OUT[12]~output (
	.i(\inst6|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUT[12]),
	.obar());
// synopsys translate_off
defparam \DA1_OUT[12]~output .bus_hold = "false";
defparam \DA1_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \DA1_OUT[11]~output (
	.i(\inst6|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUT[11]),
	.obar());
// synopsys translate_off
defparam \DA1_OUT[11]~output .bus_hold = "false";
defparam \DA1_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \DA1_OUT[10]~output (
	.i(\inst6|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUT[10]),
	.obar());
// synopsys translate_off
defparam \DA1_OUT[10]~output .bus_hold = "false";
defparam \DA1_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \DA1_OUT[9]~output (
	.i(\inst6|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUT[9]),
	.obar());
// synopsys translate_off
defparam \DA1_OUT[9]~output .bus_hold = "false";
defparam \DA1_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \DA1_OUT[8]~output (
	.i(\inst6|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUT[8]),
	.obar());
// synopsys translate_off
defparam \DA1_OUT[8]~output .bus_hold = "false";
defparam \DA1_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \DA1_OUT[7]~output (
	.i(\inst6|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUT[7]),
	.obar());
// synopsys translate_off
defparam \DA1_OUT[7]~output .bus_hold = "false";
defparam \DA1_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \DA1_OUT[6]~output (
	.i(\inst6|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUT[6]),
	.obar());
// synopsys translate_off
defparam \DA1_OUT[6]~output .bus_hold = "false";
defparam \DA1_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \DA1_OUT[5]~output (
	.i(\inst6|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUT[5]),
	.obar());
// synopsys translate_off
defparam \DA1_OUT[5]~output .bus_hold = "false";
defparam \DA1_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneive_io_obuf \DA1_OUT[4]~output (
	.i(\inst6|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUT[4]),
	.obar());
// synopsys translate_off
defparam \DA1_OUT[4]~output .bus_hold = "false";
defparam \DA1_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \DA1_OUT[3]~output (
	.i(\inst6|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUT[3]),
	.obar());
// synopsys translate_off
defparam \DA1_OUT[3]~output .bus_hold = "false";
defparam \DA1_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \DA1_OUT[2]~output (
	.i(\inst6|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUT[2]),
	.obar());
// synopsys translate_off
defparam \DA1_OUT[2]~output .bus_hold = "false";
defparam \DA1_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneive_io_obuf \DA1_OUT[1]~output (
	.i(\inst6|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUT[1]),
	.obar());
// synopsys translate_off
defparam \DA1_OUT[1]~output .bus_hold = "false";
defparam \DA1_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N23
cycloneive_io_obuf \DA1_OUT[0]~output (
	.i(\inst6|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA1_OUT[0]),
	.obar());
// synopsys translate_off
defparam \DA1_OUT[0]~output .bus_hold = "false";
defparam \DA1_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \DA2_OUT[13]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUT[13]),
	.obar());
// synopsys translate_off
defparam \DA2_OUT[13]~output .bus_hold = "false";
defparam \DA2_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \DA2_OUT[12]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUT[12]),
	.obar());
// synopsys translate_off
defparam \DA2_OUT[12]~output .bus_hold = "false";
defparam \DA2_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \DA2_OUT[11]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUT[11]),
	.obar());
// synopsys translate_off
defparam \DA2_OUT[11]~output .bus_hold = "false";
defparam \DA2_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N9
cycloneive_io_obuf \DA2_OUT[10]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUT[10]),
	.obar());
// synopsys translate_off
defparam \DA2_OUT[10]~output .bus_hold = "false";
defparam \DA2_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \DA2_OUT[9]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUT[9]),
	.obar());
// synopsys translate_off
defparam \DA2_OUT[9]~output .bus_hold = "false";
defparam \DA2_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N9
cycloneive_io_obuf \DA2_OUT[8]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUT[8]),
	.obar());
// synopsys translate_off
defparam \DA2_OUT[8]~output .bus_hold = "false";
defparam \DA2_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \DA2_OUT[7]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUT[7]),
	.obar());
// synopsys translate_off
defparam \DA2_OUT[7]~output .bus_hold = "false";
defparam \DA2_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \DA2_OUT[6]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUT[6]),
	.obar());
// synopsys translate_off
defparam \DA2_OUT[6]~output .bus_hold = "false";
defparam \DA2_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N9
cycloneive_io_obuf \DA2_OUT[5]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUT[5]),
	.obar());
// synopsys translate_off
defparam \DA2_OUT[5]~output .bus_hold = "false";
defparam \DA2_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \DA2_OUT[4]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUT[4]),
	.obar());
// synopsys translate_off
defparam \DA2_OUT[4]~output .bus_hold = "false";
defparam \DA2_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N16
cycloneive_io_obuf \DA2_OUT[3]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUT[3]),
	.obar());
// synopsys translate_off
defparam \DA2_OUT[3]~output .bus_hold = "false";
defparam \DA2_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \DA2_OUT[2]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUT[2]),
	.obar());
// synopsys translate_off
defparam \DA2_OUT[2]~output .bus_hold = "false";
defparam \DA2_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \DA2_OUT[1]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUT[1]),
	.obar());
// synopsys translate_off
defparam \DA2_OUT[1]~output .bus_hold = "false";
defparam \DA2_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \DA2_OUT[0]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DA2_OUT[0]),
	.obar());
// synopsys translate_off
defparam \DA2_OUT[0]~output .bus_hold = "false";
defparam \DA2_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \FPGA_DB[15]~output (
	.i(\inst|rd_data_reg [15]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[15]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[15]~output .bus_hold = "false";
defparam \FPGA_DB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \FPGA_DB[14]~output (
	.i(\inst|rd_data_reg [14]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[14]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[14]~output .bus_hold = "false";
defparam \FPGA_DB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \FPGA_DB[13]~output (
	.i(\inst|rd_data_reg [13]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[13]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[13]~output .bus_hold = "false";
defparam \FPGA_DB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \FPGA_DB[12]~output (
	.i(\inst|rd_data_reg [12]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[12]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[12]~output .bus_hold = "false";
defparam \FPGA_DB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \FPGA_DB[11]~output (
	.i(\inst|rd_data_reg [11]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[11]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[11]~output .bus_hold = "false";
defparam \FPGA_DB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \FPGA_DB[10]~output (
	.i(\inst|rd_data_reg [10]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[10]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[10]~output .bus_hold = "false";
defparam \FPGA_DB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \FPGA_DB[9]~output (
	.i(\inst|rd_data_reg [9]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[9]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[9]~output .bus_hold = "false";
defparam \FPGA_DB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \FPGA_DB[8]~output (
	.i(\inst|rd_data_reg [8]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[8]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[8]~output .bus_hold = "false";
defparam \FPGA_DB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \FPGA_DB[7]~output (
	.i(\inst|rd_data_reg [7]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[7]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[7]~output .bus_hold = "false";
defparam \FPGA_DB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \FPGA_DB[6]~output (
	.i(\inst|rd_data_reg [6]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[6]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[6]~output .bus_hold = "false";
defparam \FPGA_DB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \FPGA_DB[5]~output (
	.i(\inst|rd_data_reg [5]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[5]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[5]~output .bus_hold = "false";
defparam \FPGA_DB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \FPGA_DB[4]~output (
	.i(\inst|rd_data_reg [4]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[4]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[4]~output .bus_hold = "false";
defparam \FPGA_DB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \FPGA_DB[3]~output (
	.i(\inst|rd_data_reg [3]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[3]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[3]~output .bus_hold = "false";
defparam \FPGA_DB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \FPGA_DB[2]~output (
	.i(\inst|rd_data_reg [2]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[2]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[2]~output .bus_hold = "false";
defparam \FPGA_DB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \FPGA_DB[1]~output (
	.i(\inst|rd_data_reg [1]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[1]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[1]~output .bus_hold = "false";
defparam \FPGA_DB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \FPGA_DB[0]~output (
	.i(\inst|rd_data_reg [0]),
	.oe(\inst|fmc_rd_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DB[0]),
	.obar());
// synopsys translate_off
defparam \FPGA_DB[0]~output .bus_hold = "false";
defparam \FPGA_DB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst1|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst1|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \inst1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \inst1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 3;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst1|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cycloneive_io_ibuf \FPGA_CS_NEL~input (
	.i(FPGA_CS_NEL),
	.ibar(gnd),
	.o(\FPGA_CS_NEL~input_o ));
// synopsys translate_off
defparam \FPGA_CS_NEL~input .bus_hold = "false";
defparam \FPGA_CS_NEL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \FPGA_NL_NADV~input (
	.i(FPGA_NL_NADV),
	.ibar(gnd),
	.o(\FPGA_NL_NADV~input_o ));
// synopsys translate_off
defparam \FPGA_NL_NADV~input .bus_hold = "false";
defparam \FPGA_NL_NADV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N12
cycloneive_lcell_comb \inst|addr~0 (
// Equation(s):
// \inst|addr~0_combout  = (\FPGA_CS_NEL~input_o ) # (\FPGA_NL_NADV~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FPGA_CS_NEL~input_o ),
	.datad(\FPGA_NL_NADV~input_o ),
	.cin(gnd),
	.combout(\inst|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr~0 .lut_mask = 16'hFFF0;
defparam \inst|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N15
cycloneive_io_ibuf \FPGA_DB[1]~input (
	.i(FPGA_DB[1]),
	.ibar(gnd),
	.o(\FPGA_DB[1]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[1]~input .bus_hold = "false";
defparam \FPGA_DB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N6
cycloneive_lcell_comb \inst|addr[1] (
// Equation(s):
// \inst|addr [1] = (\inst|addr~0_combout  & ((\inst|addr [1]))) # (!\inst|addr~0_combout  & (\FPGA_DB[1]~input_o ))

	.dataa(\inst|addr~0_combout ),
	.datab(\FPGA_DB[1]~input_o ),
	.datac(gnd),
	.datad(\inst|addr [1]),
	.cin(gnd),
	.combout(\inst|addr [1]),
	.cout());
// synopsys translate_off
defparam \inst|addr[1] .lut_mask = 16'hEE44;
defparam \inst|addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \FPGA_DB[4]~input (
	.i(FPGA_DB[4]),
	.ibar(gnd),
	.o(\FPGA_DB[4]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[4]~input .bus_hold = "false";
defparam \FPGA_DB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N6
cycloneive_lcell_comb \inst|addr[4] (
// Equation(s):
// \inst|addr [4] = (\inst|addr~0_combout  & ((\inst|addr [4]))) # (!\inst|addr~0_combout  & (\FPGA_DB[4]~input_o ))

	.dataa(\FPGA_DB[4]~input_o ),
	.datab(\inst|addr~0_combout ),
	.datac(gnd),
	.datad(\inst|addr [4]),
	.cin(gnd),
	.combout(\inst|addr [4]),
	.cout());
// synopsys translate_off
defparam \inst|addr[4] .lut_mask = 16'hEE22;
defparam \inst|addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \FPGA_DB[7]~input (
	.i(FPGA_DB[7]),
	.ibar(gnd),
	.o(\FPGA_DB[7]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[7]~input .bus_hold = "false";
defparam \FPGA_DB[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N12
cycloneive_lcell_comb \inst|addr[7] (
// Equation(s):
// \inst|addr [7] = (\inst|addr~0_combout  & ((\inst|addr [7]))) # (!\inst|addr~0_combout  & (\FPGA_DB[7]~input_o ))

	.dataa(\FPGA_DB[7]~input_o ),
	.datab(gnd),
	.datac(\inst|addr~0_combout ),
	.datad(\inst|addr [7]),
	.cin(gnd),
	.combout(\inst|addr [7]),
	.cout());
// synopsys translate_off
defparam \inst|addr[7] .lut_mask = 16'hFA0A;
defparam \inst|addr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneive_io_ibuf \FPGA_DB[5]~input (
	.i(FPGA_DB[5]),
	.ibar(gnd),
	.o(\FPGA_DB[5]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[5]~input .bus_hold = "false";
defparam \FPGA_DB[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N10
cycloneive_lcell_comb \inst|addr[5] (
// Equation(s):
// \inst|addr [5] = (\inst|addr~0_combout  & ((\inst|addr [5]))) # (!\inst|addr~0_combout  & (\FPGA_DB[5]~input_o ))

	.dataa(gnd),
	.datab(\FPGA_DB[5]~input_o ),
	.datac(\inst|addr~0_combout ),
	.datad(\inst|addr [5]),
	.cin(gnd),
	.combout(\inst|addr [5]),
	.cout());
// synopsys translate_off
defparam \inst|addr[5] .lut_mask = 16'hFC0C;
defparam \inst|addr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \FPGA_DB[6]~input (
	.i(FPGA_DB[6]),
	.ibar(gnd),
	.o(\FPGA_DB[6]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[6]~input .bus_hold = "false";
defparam \FPGA_DB[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N16
cycloneive_lcell_comb \inst|addr[6] (
// Equation(s):
// \inst|addr [6] = (\inst|addr~0_combout  & ((\inst|addr [6]))) # (!\inst|addr~0_combout  & (\FPGA_DB[6]~input_o ))

	.dataa(\FPGA_DB[6]~input_o ),
	.datab(\inst|addr~0_combout ),
	.datac(gnd),
	.datad(\inst|addr [6]),
	.cin(gnd),
	.combout(\inst|addr [6]),
	.cout());
// synopsys translate_off
defparam \inst|addr[6] .lut_mask = 16'hEE22;
defparam \inst|addr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N4
cycloneive_lcell_comb \inst|Equal1~0 (
// Equation(s):
// \inst|Equal1~0_combout  = (!\inst|addr [4] & (!\inst|addr [7] & (!\inst|addr [5] & !\inst|addr [6])))

	.dataa(\inst|addr [4]),
	.datab(\inst|addr [7]),
	.datac(\inst|addr [5]),
	.datad(\inst|addr [6]),
	.cin(gnd),
	.combout(\inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~0 .lut_mask = 16'h0001;
defparam \inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \FPGA_DB[8]~input (
	.i(FPGA_DB[8]),
	.ibar(gnd),
	.o(\FPGA_DB[8]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[8]~input .bus_hold = "false";
defparam \FPGA_DB[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N0
cycloneive_lcell_comb \inst|addr[8] (
// Equation(s):
// \inst|addr [8] = (\inst|addr~0_combout  & ((\inst|addr [8]))) # (!\inst|addr~0_combout  & (\FPGA_DB[8]~input_o ))

	.dataa(\inst|addr~0_combout ),
	.datab(gnd),
	.datac(\FPGA_DB[8]~input_o ),
	.datad(\inst|addr [8]),
	.cin(gnd),
	.combout(\inst|addr [8]),
	.cout());
// synopsys translate_off
defparam \inst|addr[8] .lut_mask = 16'hFA50;
defparam \inst|addr[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \FPGA_DB[10]~input (
	.i(FPGA_DB[10]),
	.ibar(gnd),
	.o(\FPGA_DB[10]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[10]~input .bus_hold = "false";
defparam \FPGA_DB[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N20
cycloneive_lcell_comb \inst|addr[10] (
// Equation(s):
// \inst|addr [10] = (\inst|addr~0_combout  & ((\inst|addr [10]))) # (!\inst|addr~0_combout  & (\FPGA_DB[10]~input_o ))

	.dataa(\inst|addr~0_combout ),
	.datab(gnd),
	.datac(\FPGA_DB[10]~input_o ),
	.datad(\inst|addr [10]),
	.cin(gnd),
	.combout(\inst|addr [10]),
	.cout());
// synopsys translate_off
defparam \inst|addr[10] .lut_mask = 16'hFA50;
defparam \inst|addr[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \FPGA_DB[11]~input (
	.i(FPGA_DB[11]),
	.ibar(gnd),
	.o(\FPGA_DB[11]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[11]~input .bus_hold = "false";
defparam \FPGA_DB[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N22
cycloneive_lcell_comb \inst|addr[11] (
// Equation(s):
// \inst|addr [11] = (\inst|addr~0_combout  & (\inst|addr [11])) # (!\inst|addr~0_combout  & ((\FPGA_DB[11]~input_o )))

	.dataa(\inst|addr~0_combout ),
	.datab(gnd),
	.datac(\inst|addr [11]),
	.datad(\FPGA_DB[11]~input_o ),
	.cin(gnd),
	.combout(\inst|addr [11]),
	.cout());
// synopsys translate_off
defparam \inst|addr[11] .lut_mask = 16'hF5A0;
defparam \inst|addr[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneive_io_ibuf \FPGA_DB[9]~input (
	.i(FPGA_DB[9]),
	.ibar(gnd),
	.o(\FPGA_DB[9]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[9]~input .bus_hold = "false";
defparam \FPGA_DB[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N2
cycloneive_lcell_comb \inst|addr[9] (
// Equation(s):
// \inst|addr [9] = (\inst|addr~0_combout  & ((\inst|addr [9]))) # (!\inst|addr~0_combout  & (\FPGA_DB[9]~input_o ))

	.dataa(\inst|addr~0_combout ),
	.datab(\FPGA_DB[9]~input_o ),
	.datac(gnd),
	.datad(\inst|addr [9]),
	.cin(gnd),
	.combout(\inst|addr [9]),
	.cout());
// synopsys translate_off
defparam \inst|addr[9] .lut_mask = 16'hEE44;
defparam \inst|addr[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N24
cycloneive_lcell_comb \inst|Equal1~1 (
// Equation(s):
// \inst|Equal1~1_combout  = (!\inst|addr [8] & (!\inst|addr [10] & (!\inst|addr [11] & !\inst|addr [9])))

	.dataa(\inst|addr [8]),
	.datab(\inst|addr [10]),
	.datac(\inst|addr [11]),
	.datad(\inst|addr [9]),
	.cin(gnd),
	.combout(\inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~1 .lut_mask = 16'h0001;
defparam \inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \FPGA_DB[3]~input (
	.i(FPGA_DB[3]),
	.ibar(gnd),
	.o(\FPGA_DB[3]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[3]~input .bus_hold = "false";
defparam \FPGA_DB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N6
cycloneive_lcell_comb \inst|addr[3] (
// Equation(s):
// \inst|addr [3] = (\inst|addr~0_combout  & ((\inst|addr [3]))) # (!\inst|addr~0_combout  & (\FPGA_DB[3]~input_o ))

	.dataa(gnd),
	.datab(\FPGA_DB[3]~input_o ),
	.datac(\inst|addr~0_combout ),
	.datad(\inst|addr [3]),
	.cin(gnd),
	.combout(\inst|addr [3]),
	.cout());
// synopsys translate_off
defparam \inst|addr[3] .lut_mask = 16'hFC0C;
defparam \inst|addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \FPGA_DB[15]~input (
	.i(FPGA_DB[15]),
	.ibar(gnd),
	.o(\FPGA_DB[15]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[15]~input .bus_hold = "false";
defparam \FPGA_DB[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N12
cycloneive_lcell_comb \inst|addr[15] (
// Equation(s):
// \inst|addr [15] = (\inst|addr~0_combout  & ((\inst|addr [15]))) # (!\inst|addr~0_combout  & (\FPGA_DB[15]~input_o ))

	.dataa(\inst|addr~0_combout ),
	.datab(gnd),
	.datac(\FPGA_DB[15]~input_o ),
	.datad(\inst|addr [15]),
	.cin(gnd),
	.combout(\inst|addr [15]),
	.cout());
// synopsys translate_off
defparam \inst|addr[15] .lut_mask = 16'hFA50;
defparam \inst|addr[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \FPGA_DB[12]~input (
	.i(FPGA_DB[12]),
	.ibar(gnd),
	.o(\FPGA_DB[12]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[12]~input .bus_hold = "false";
defparam \FPGA_DB[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N16
cycloneive_lcell_comb \inst|addr[12] (
// Equation(s):
// \inst|addr [12] = (\inst|addr~0_combout  & ((\inst|addr [12]))) # (!\inst|addr~0_combout  & (\FPGA_DB[12]~input_o ))

	.dataa(\inst|addr~0_combout ),
	.datab(\FPGA_DB[12]~input_o ),
	.datac(gnd),
	.datad(\inst|addr [12]),
	.cin(gnd),
	.combout(\inst|addr [12]),
	.cout());
// synopsys translate_off
defparam \inst|addr[12] .lut_mask = 16'hEE44;
defparam \inst|addr[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \FPGA_DB[14]~input (
	.i(FPGA_DB[14]),
	.ibar(gnd),
	.o(\FPGA_DB[14]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[14]~input .bus_hold = "false";
defparam \FPGA_DB[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N24
cycloneive_lcell_comb \inst|addr[14] (
// Equation(s):
// \inst|addr [14] = (\inst|addr~0_combout  & ((\inst|addr [14]))) # (!\inst|addr~0_combout  & (\FPGA_DB[14]~input_o ))

	.dataa(\FPGA_DB[14]~input_o ),
	.datab(\inst|addr~0_combout ),
	.datac(gnd),
	.datad(\inst|addr [14]),
	.cin(gnd),
	.combout(\inst|addr [14]),
	.cout());
// synopsys translate_off
defparam \inst|addr[14] .lut_mask = 16'hEE22;
defparam \inst|addr[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \FPGA_DB[13]~input (
	.i(FPGA_DB[13]),
	.ibar(gnd),
	.o(\FPGA_DB[13]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[13]~input .bus_hold = "false";
defparam \FPGA_DB[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N18
cycloneive_lcell_comb \inst|addr[13] (
// Equation(s):
// \inst|addr [13] = (\inst|addr~0_combout  & ((\inst|addr [13]))) # (!\inst|addr~0_combout  & (\FPGA_DB[13]~input_o ))

	.dataa(\inst|addr~0_combout ),
	.datab(gnd),
	.datac(\FPGA_DB[13]~input_o ),
	.datad(\inst|addr [13]),
	.cin(gnd),
	.combout(\inst|addr [13]),
	.cout());
// synopsys translate_off
defparam \inst|addr[13] .lut_mask = 16'hFA50;
defparam \inst|addr[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N10
cycloneive_lcell_comb \inst|Equal1~2 (
// Equation(s):
// \inst|Equal1~2_combout  = (!\inst|addr [15] & (!\inst|addr [12] & (!\inst|addr [14] & !\inst|addr [13])))

	.dataa(\inst|addr [15]),
	.datab(\inst|addr [12]),
	.datac(\inst|addr [14]),
	.datad(\inst|addr [13]),
	.cin(gnd),
	.combout(\inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~2 .lut_mask = 16'h0001;
defparam \inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N28
cycloneive_lcell_comb \inst|Equal4~0 (
// Equation(s):
// \inst|Equal4~0_combout  = (\inst|Equal1~0_combout  & (\inst|Equal1~1_combout  & (!\inst|addr [3] & \inst|Equal1~2_combout )))

	.dataa(\inst|Equal1~0_combout ),
	.datab(\inst|Equal1~1_combout ),
	.datac(\inst|addr [3]),
	.datad(\inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~0 .lut_mask = 16'h0800;
defparam \inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
cycloneive_io_ibuf \FPGA_DB[0]~input (
	.i(FPGA_DB[0]),
	.ibar(gnd),
	.o(\FPGA_DB[0]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[0]~input .bus_hold = "false";
defparam \FPGA_DB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneive_lcell_comb \inst|addr[0] (
// Equation(s):
// \inst|addr [0] = (\inst|addr~0_combout  & ((\inst|addr [0]))) # (!\inst|addr~0_combout  & (\FPGA_DB[0]~input_o ))

	.dataa(\inst|addr~0_combout ),
	.datab(gnd),
	.datac(\FPGA_DB[0]~input_o ),
	.datad(\inst|addr [0]),
	.cin(gnd),
	.combout(\inst|addr [0]),
	.cout());
// synopsys translate_off
defparam \inst|addr[0] .lut_mask = 16'hFA50;
defparam \inst|addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \FPGA_DB[2]~input (
	.i(FPGA_DB[2]),
	.ibar(gnd),
	.o(\FPGA_DB[2]~input_o ));
// synopsys translate_off
defparam \FPGA_DB[2]~input .bus_hold = "false";
defparam \FPGA_DB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N24
cycloneive_lcell_comb \inst|addr[2] (
// Equation(s):
// \inst|addr [2] = (\inst|addr~0_combout  & ((\inst|addr [2]))) # (!\inst|addr~0_combout  & (\FPGA_DB[2]~input_o ))

	.dataa(gnd),
	.datab(\FPGA_DB[2]~input_o ),
	.datac(\inst|addr~0_combout ),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\inst|addr [2]),
	.cout());
// synopsys translate_off
defparam \inst|addr[2] .lut_mask = 16'hFC0C;
defparam \inst|addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N4
cycloneive_lcell_comb \inst|Equal5~0 (
// Equation(s):
// \inst|Equal5~0_combout  = (!\inst|addr [1] & (\inst|Equal4~0_combout  & (\inst|addr [0] & \inst|addr [2])))

	.dataa(\inst|addr [1]),
	.datab(\inst|Equal4~0_combout ),
	.datac(\inst|addr [0]),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\inst|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal5~0 .lut_mask = 16'h4000;
defparam \inst|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \FPGA_RD_NOE~input (
	.i(FPGA_RD_NOE),
	.ibar(gnd),
	.o(\FPGA_RD_NOE~input_o ));
// synopsys translate_off
defparam \FPGA_RD_NOE~input .bus_hold = "false";
defparam \FPGA_RD_NOE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N26
cycloneive_lcell_comb \inst|fmc_rd_en (
// Equation(s):
// \inst|fmc_rd_en~combout  = LCELL((\FPGA_NL_NADV~input_o  & (!\FPGA_CS_NEL~input_o  & !\FPGA_RD_NOE~input_o )))

	.dataa(gnd),
	.datab(\FPGA_NL_NADV~input_o ),
	.datac(\FPGA_CS_NEL~input_o ),
	.datad(\FPGA_RD_NOE~input_o ),
	.cin(gnd),
	.combout(\inst|fmc_rd_en~combout ),
	.cout());
// synopsys translate_off
defparam \inst|fmc_rd_en .lut_mask = 16'h000C;
defparam \inst|fmc_rd_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N28
cycloneive_lcell_comb \inst|Equal4~2 (
// Equation(s):
// \inst|Equal4~2_combout  = (!\inst|addr [1] & (\inst|Equal4~0_combout  & \inst|addr [2]))

	.dataa(\inst|addr [1]),
	.datab(\inst|Equal4~0_combout ),
	.datac(gnd),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\inst|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~2 .lut_mask = 16'h4400;
defparam \inst|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N22
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2 (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  = (\inst|fmc_rd_en~combout  & (\inst|addr [0] & (!\FPGA_CS_NEL~input_o  & \inst|Equal4~2_combout )))

	.dataa(\inst|fmc_rd_en~combout ),
	.datab(\inst|addr [0]),
	.datac(\FPGA_CS_NEL~input_o ),
	.datad(\inst|Equal4~2_combout ),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2 .lut_mask = 16'h0800;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[0]~93 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[0]~93_combout  = !\u_AD2_CNT32|Q1BASE [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD2_CNT32|Q1BASE [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD2_CNT32|Q1BASE[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[0]~93 .lut_mask = 16'h0F0F;
defparam \u_AD2_CNT32|Q1BASE[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N16
cycloneive_lcell_comb \inst|Equal1~3 (
// Equation(s):
// \inst|Equal1~3_combout  = (!\inst|addr [1] & (\inst|Equal4~0_combout  & (\inst|addr [0] & !\inst|addr [2])))

	.dataa(\inst|addr [1]),
	.datab(\inst|Equal4~0_combout ),
	.datac(\inst|addr [0]),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~3 .lut_mask = 16'h0040;
defparam \inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \FPGA_WR_NWE~input (
	.i(FPGA_WR_NWE),
	.ibar(gnd),
	.o(\FPGA_WR_NWE~input_o ));
// synopsys translate_off
defparam \FPGA_WR_NWE~input .bus_hold = "false";
defparam \FPGA_WR_NWE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N4
cycloneive_lcell_comb \inst3|always0~2 (
// Equation(s):
// \inst3|always0~2_combout  = (\inst|Equal1~3_combout  & (\FPGA_NL_NADV~input_o  & (!\FPGA_CS_NEL~input_o  & !\FPGA_WR_NWE~input_o )))

	.dataa(\inst|Equal1~3_combout ),
	.datab(\FPGA_NL_NADV~input_o ),
	.datac(\FPGA_CS_NEL~input_o ),
	.datad(\FPGA_WR_NWE~input_o ),
	.cin(gnd),
	.combout(\inst3|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|always0~2 .lut_mask = 16'h0008;
defparam \inst3|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \RST~input (
	.i(RST),
	.ibar(gnd),
	.o(\RST~input_o ));
// synopsys translate_off
defparam \RST~input .bus_hold = "false";
defparam \RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y7_N17
dffeas \inst|read_data_1__reg[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[10]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[10] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N16
cycloneive_lcell_comb \inst3|CTRL_DATA[10] (
// Equation(s):
// \inst3|CTRL_DATA [10] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [10])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [10])))

	.dataa(gnd),
	.datab(\inst3|always0~2_combout ),
	.datac(\inst|read_data_1__reg [10]),
	.datad(\inst3|CTRL_DATA [10]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [10]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[10] .lut_mask = 16'hF3C0;
defparam \inst3|CTRL_DATA[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N8
cycloneive_io_ibuf \AD2_INPUT_CLK~input (
	.i(AD2_INPUT_CLK),
	.ibar(gnd),
	.o(\AD2_INPUT_CLK~input_o ));
// synopsys translate_off
defparam \AD2_INPUT_CLK~input .bus_hold = "false";
defparam \AD2_INPUT_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y7_N7
dffeas \inst|read_data_1__reg[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[11]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[11] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N6
cycloneive_lcell_comb \inst3|CTRL_DATA[11] (
// Equation(s):
// \inst3|CTRL_DATA [11] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [11])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [11])))

	.dataa(gnd),
	.datab(\inst3|always0~2_combout ),
	.datac(\inst|read_data_1__reg [11]),
	.datad(\inst3|CTRL_DATA [11]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [11]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[11] .lut_mask = 16'hF3C0;
defparam \inst3|CTRL_DATA[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \inst4~feeder (
// Equation(s):
// \inst4~feeder_combout  = \inst3|CTRL_DATA [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|CTRL_DATA [11]),
	.cin(gnd),
	.combout(\inst4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4~feeder .lut_mask = 16'hFF00;
defparam \inst4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas inst4(
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\inst4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst4.is_wysiwyg = "true";
defparam inst4.power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \u_AD2_CNT32|Q1BASE[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[0]~93_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[0] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[1]~31 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[1]~31_combout  = (\u_AD2_CNT32|Q1BASE [0] & (\u_AD2_CNT32|Q1BASE [1] $ (VCC))) # (!\u_AD2_CNT32|Q1BASE [0] & (\u_AD2_CNT32|Q1BASE [1] & VCC))
// \u_AD2_CNT32|Q1BASE[1]~32  = CARRY((\u_AD2_CNT32|Q1BASE [0] & \u_AD2_CNT32|Q1BASE [1]))

	.dataa(\u_AD2_CNT32|Q1BASE [0]),
	.datab(\u_AD2_CNT32|Q1BASE [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_AD2_CNT32|Q1BASE[1]~31_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[1]~32 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[1]~31 .lut_mask = 16'h6688;
defparam \u_AD2_CNT32|Q1BASE[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N3
dffeas \u_AD2_CNT32|Q1BASE[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[1]~31_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[1] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[2]~33 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[2]~33_combout  = (\u_AD2_CNT32|Q1BASE [2] & (!\u_AD2_CNT32|Q1BASE[1]~32 )) # (!\u_AD2_CNT32|Q1BASE [2] & ((\u_AD2_CNT32|Q1BASE[1]~32 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[2]~34  = CARRY((!\u_AD2_CNT32|Q1BASE[1]~32 ) # (!\u_AD2_CNT32|Q1BASE [2]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[1]~32 ),
	.combout(\u_AD2_CNT32|Q1BASE[2]~33_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[2]~34 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[2]~33 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1BASE[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \u_AD2_CNT32|Q1BASE[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[2]~33_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[2] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[3]~35 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[3]~35_combout  = (\u_AD2_CNT32|Q1BASE [3] & (\u_AD2_CNT32|Q1BASE[2]~34  $ (GND))) # (!\u_AD2_CNT32|Q1BASE [3] & (!\u_AD2_CNT32|Q1BASE[2]~34  & VCC))
// \u_AD2_CNT32|Q1BASE[3]~36  = CARRY((\u_AD2_CNT32|Q1BASE [3] & !\u_AD2_CNT32|Q1BASE[2]~34 ))

	.dataa(\u_AD2_CNT32|Q1BASE [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[2]~34 ),
	.combout(\u_AD2_CNT32|Q1BASE[3]~35_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[3]~36 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[3]~35 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1BASE[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \u_AD2_CNT32|Q1BASE[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[3]~35_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[3] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[4]~37 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[4]~37_combout  = (\u_AD2_CNT32|Q1BASE [4] & (!\u_AD2_CNT32|Q1BASE[3]~36 )) # (!\u_AD2_CNT32|Q1BASE [4] & ((\u_AD2_CNT32|Q1BASE[3]~36 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[4]~38  = CARRY((!\u_AD2_CNT32|Q1BASE[3]~36 ) # (!\u_AD2_CNT32|Q1BASE [4]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[3]~36 ),
	.combout(\u_AD2_CNT32|Q1BASE[4]~37_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[4]~38 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[4]~37 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1BASE[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N9
dffeas \u_AD2_CNT32|Q1BASE[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[4]~37_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[4] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[5]~39 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[5]~39_combout  = (\u_AD2_CNT32|Q1BASE [5] & (\u_AD2_CNT32|Q1BASE[4]~38  $ (GND))) # (!\u_AD2_CNT32|Q1BASE [5] & (!\u_AD2_CNT32|Q1BASE[4]~38  & VCC))
// \u_AD2_CNT32|Q1BASE[5]~40  = CARRY((\u_AD2_CNT32|Q1BASE [5] & !\u_AD2_CNT32|Q1BASE[4]~38 ))

	.dataa(\u_AD2_CNT32|Q1BASE [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[4]~38 ),
	.combout(\u_AD2_CNT32|Q1BASE[5]~39_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[5]~40 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[5]~39 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1BASE[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \u_AD2_CNT32|Q1BASE[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[5]~39_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[5] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[6]~41 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[6]~41_combout  = (\u_AD2_CNT32|Q1BASE [6] & (!\u_AD2_CNT32|Q1BASE[5]~40 )) # (!\u_AD2_CNT32|Q1BASE [6] & ((\u_AD2_CNT32|Q1BASE[5]~40 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[6]~42  = CARRY((!\u_AD2_CNT32|Q1BASE[5]~40 ) # (!\u_AD2_CNT32|Q1BASE [6]))

	.dataa(\u_AD2_CNT32|Q1BASE [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[5]~40 ),
	.combout(\u_AD2_CNT32|Q1BASE[6]~41_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[6]~42 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[6]~41 .lut_mask = 16'h5A5F;
defparam \u_AD2_CNT32|Q1BASE[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \u_AD2_CNT32|Q1BASE[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[6]~41_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[6] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[7]~43 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[7]~43_combout  = (\u_AD2_CNT32|Q1BASE [7] & (\u_AD2_CNT32|Q1BASE[6]~42  $ (GND))) # (!\u_AD2_CNT32|Q1BASE [7] & (!\u_AD2_CNT32|Q1BASE[6]~42  & VCC))
// \u_AD2_CNT32|Q1BASE[7]~44  = CARRY((\u_AD2_CNT32|Q1BASE [7] & !\u_AD2_CNT32|Q1BASE[6]~42 ))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[6]~42 ),
	.combout(\u_AD2_CNT32|Q1BASE[7]~43_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[7]~44 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[7]~43 .lut_mask = 16'hC30C;
defparam \u_AD2_CNT32|Q1BASE[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \u_AD2_CNT32|Q1BASE[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[7]~43_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[7] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[8]~45 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[8]~45_combout  = (\u_AD2_CNT32|Q1BASE [8] & (!\u_AD2_CNT32|Q1BASE[7]~44 )) # (!\u_AD2_CNT32|Q1BASE [8] & ((\u_AD2_CNT32|Q1BASE[7]~44 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[8]~46  = CARRY((!\u_AD2_CNT32|Q1BASE[7]~44 ) # (!\u_AD2_CNT32|Q1BASE [8]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[7]~44 ),
	.combout(\u_AD2_CNT32|Q1BASE[8]~45_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[8]~46 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[8]~45 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1BASE[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \u_AD2_CNT32|Q1BASE[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[8]~45_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[8] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[9]~47 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[9]~47_combout  = (\u_AD2_CNT32|Q1BASE [9] & (\u_AD2_CNT32|Q1BASE[8]~46  $ (GND))) # (!\u_AD2_CNT32|Q1BASE [9] & (!\u_AD2_CNT32|Q1BASE[8]~46  & VCC))
// \u_AD2_CNT32|Q1BASE[9]~48  = CARRY((\u_AD2_CNT32|Q1BASE [9] & !\u_AD2_CNT32|Q1BASE[8]~46 ))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[8]~46 ),
	.combout(\u_AD2_CNT32|Q1BASE[9]~47_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[9]~48 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[9]~47 .lut_mask = 16'hC30C;
defparam \u_AD2_CNT32|Q1BASE[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \u_AD2_CNT32|Q1BASE[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[9]~47_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[9] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[10]~49 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[10]~49_combout  = (\u_AD2_CNT32|Q1BASE [10] & (!\u_AD2_CNT32|Q1BASE[9]~48 )) # (!\u_AD2_CNT32|Q1BASE [10] & ((\u_AD2_CNT32|Q1BASE[9]~48 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[10]~50  = CARRY((!\u_AD2_CNT32|Q1BASE[9]~48 ) # (!\u_AD2_CNT32|Q1BASE [10]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[9]~48 ),
	.combout(\u_AD2_CNT32|Q1BASE[10]~49_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[10]~50 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[10]~49 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1BASE[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N21
dffeas \u_AD2_CNT32|Q1BASE[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[10]~49_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[10] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[11]~51 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[11]~51_combout  = (\u_AD2_CNT32|Q1BASE [11] & (\u_AD2_CNT32|Q1BASE[10]~50  $ (GND))) # (!\u_AD2_CNT32|Q1BASE [11] & (!\u_AD2_CNT32|Q1BASE[10]~50  & VCC))
// \u_AD2_CNT32|Q1BASE[11]~52  = CARRY((\u_AD2_CNT32|Q1BASE [11] & !\u_AD2_CNT32|Q1BASE[10]~50 ))

	.dataa(\u_AD2_CNT32|Q1BASE [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[10]~50 ),
	.combout(\u_AD2_CNT32|Q1BASE[11]~51_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[11]~52 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[11]~51 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1BASE[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \u_AD2_CNT32|Q1BASE[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[11]~51_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[11] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[12]~53 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[12]~53_combout  = (\u_AD2_CNT32|Q1BASE [12] & (!\u_AD2_CNT32|Q1BASE[11]~52 )) # (!\u_AD2_CNT32|Q1BASE [12] & ((\u_AD2_CNT32|Q1BASE[11]~52 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[12]~54  = CARRY((!\u_AD2_CNT32|Q1BASE[11]~52 ) # (!\u_AD2_CNT32|Q1BASE [12]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[11]~52 ),
	.combout(\u_AD2_CNT32|Q1BASE[12]~53_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[12]~54 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[12]~53 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1BASE[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \u_AD2_CNT32|Q1BASE[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[12]~53_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[12] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[13]~55 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[13]~55_combout  = (\u_AD2_CNT32|Q1BASE [13] & (\u_AD2_CNT32|Q1BASE[12]~54  $ (GND))) # (!\u_AD2_CNT32|Q1BASE [13] & (!\u_AD2_CNT32|Q1BASE[12]~54  & VCC))
// \u_AD2_CNT32|Q1BASE[13]~56  = CARRY((\u_AD2_CNT32|Q1BASE [13] & !\u_AD2_CNT32|Q1BASE[12]~54 ))

	.dataa(\u_AD2_CNT32|Q1BASE [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[12]~54 ),
	.combout(\u_AD2_CNT32|Q1BASE[13]~55_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[13]~56 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[13]~55 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1BASE[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \u_AD2_CNT32|Q1BASE[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[13]~55_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[13] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[14]~57 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[14]~57_combout  = (\u_AD2_CNT32|Q1BASE [14] & (!\u_AD2_CNT32|Q1BASE[13]~56 )) # (!\u_AD2_CNT32|Q1BASE [14] & ((\u_AD2_CNT32|Q1BASE[13]~56 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[14]~58  = CARRY((!\u_AD2_CNT32|Q1BASE[13]~56 ) # (!\u_AD2_CNT32|Q1BASE [14]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[13]~56 ),
	.combout(\u_AD2_CNT32|Q1BASE[14]~57_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[14]~58 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[14]~57 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1BASE[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \u_AD2_CNT32|Q1BASE[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[14]~57_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[14] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[15]~59 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[15]~59_combout  = (\u_AD2_CNT32|Q1BASE [15] & (\u_AD2_CNT32|Q1BASE[14]~58  $ (GND))) # (!\u_AD2_CNT32|Q1BASE [15] & (!\u_AD2_CNT32|Q1BASE[14]~58  & VCC))
// \u_AD2_CNT32|Q1BASE[15]~60  = CARRY((\u_AD2_CNT32|Q1BASE [15] & !\u_AD2_CNT32|Q1BASE[14]~58 ))

	.dataa(\u_AD2_CNT32|Q1BASE [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[14]~58 ),
	.combout(\u_AD2_CNT32|Q1BASE[15]~59_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[15]~60 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[15]~59 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1BASE[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \u_AD2_CNT32|Q1BASE[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[15]~59_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[15] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [15] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [15])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [15])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datac(\u_AD2_CNT32|Q1BASE [15]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [15]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [15]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[16]~61 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[16]~61_combout  = (\u_AD2_CNT32|Q1BASE [16] & (!\u_AD2_CNT32|Q1BASE[15]~60 )) # (!\u_AD2_CNT32|Q1BASE [16] & ((\u_AD2_CNT32|Q1BASE[15]~60 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[16]~62  = CARRY((!\u_AD2_CNT32|Q1BASE[15]~60 ) # (!\u_AD2_CNT32|Q1BASE [16]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[15]~60 ),
	.combout(\u_AD2_CNT32|Q1BASE[16]~61_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[16]~62 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[16]~61 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1BASE[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N1
dffeas \u_AD2_CNT32|Q1BASE[16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[16]~61_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[16] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[17]~63 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[17]~63_combout  = (\u_AD2_CNT32|Q1BASE [17] & (\u_AD2_CNT32|Q1BASE[16]~62  $ (GND))) # (!\u_AD2_CNT32|Q1BASE [17] & (!\u_AD2_CNT32|Q1BASE[16]~62  & VCC))
// \u_AD2_CNT32|Q1BASE[17]~64  = CARRY((\u_AD2_CNT32|Q1BASE [17] & !\u_AD2_CNT32|Q1BASE[16]~62 ))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[16]~62 ),
	.combout(\u_AD2_CNT32|Q1BASE[17]~63_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[17]~64 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[17]~63 .lut_mask = 16'hC30C;
defparam \u_AD2_CNT32|Q1BASE[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N3
dffeas \u_AD2_CNT32|Q1BASE[17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[17]~63_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[17] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[18]~65 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[18]~65_combout  = (\u_AD2_CNT32|Q1BASE [18] & (!\u_AD2_CNT32|Q1BASE[17]~64 )) # (!\u_AD2_CNT32|Q1BASE [18] & ((\u_AD2_CNT32|Q1BASE[17]~64 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[18]~66  = CARRY((!\u_AD2_CNT32|Q1BASE[17]~64 ) # (!\u_AD2_CNT32|Q1BASE [18]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[17]~64 ),
	.combout(\u_AD2_CNT32|Q1BASE[18]~65_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[18]~66 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[18]~65 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1BASE[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \u_AD2_CNT32|Q1BASE[18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[18]~65_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[18] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[19]~67 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[19]~67_combout  = (\u_AD2_CNT32|Q1BASE [19] & (\u_AD2_CNT32|Q1BASE[18]~66  $ (GND))) # (!\u_AD2_CNT32|Q1BASE [19] & (!\u_AD2_CNT32|Q1BASE[18]~66  & VCC))
// \u_AD2_CNT32|Q1BASE[19]~68  = CARRY((\u_AD2_CNT32|Q1BASE [19] & !\u_AD2_CNT32|Q1BASE[18]~66 ))

	.dataa(\u_AD2_CNT32|Q1BASE [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[18]~66 ),
	.combout(\u_AD2_CNT32|Q1BASE[19]~67_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[19]~68 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[19]~67 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1BASE[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N7
dffeas \u_AD2_CNT32|Q1BASE[19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[19]~67_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[19] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[20]~69 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[20]~69_combout  = (\u_AD2_CNT32|Q1BASE [20] & (!\u_AD2_CNT32|Q1BASE[19]~68 )) # (!\u_AD2_CNT32|Q1BASE [20] & ((\u_AD2_CNT32|Q1BASE[19]~68 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[20]~70  = CARRY((!\u_AD2_CNT32|Q1BASE[19]~68 ) # (!\u_AD2_CNT32|Q1BASE [20]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[19]~68 ),
	.combout(\u_AD2_CNT32|Q1BASE[20]~69_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[20]~70 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[20]~69 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1BASE[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N9
dffeas \u_AD2_CNT32|Q1BASE[20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[20]~69_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[20] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[21]~71 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[21]~71_combout  = (\u_AD2_CNT32|Q1BASE [21] & (\u_AD2_CNT32|Q1BASE[20]~70  $ (GND))) # (!\u_AD2_CNT32|Q1BASE [21] & (!\u_AD2_CNT32|Q1BASE[20]~70  & VCC))
// \u_AD2_CNT32|Q1BASE[21]~72  = CARRY((\u_AD2_CNT32|Q1BASE [21] & !\u_AD2_CNT32|Q1BASE[20]~70 ))

	.dataa(\u_AD2_CNT32|Q1BASE [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[20]~70 ),
	.combout(\u_AD2_CNT32|Q1BASE[21]~71_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[21]~72 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[21]~71 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1BASE[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \u_AD2_CNT32|Q1BASE[21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[21]~71_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[21] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[22]~73 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[22]~73_combout  = (\u_AD2_CNT32|Q1BASE [22] & (!\u_AD2_CNT32|Q1BASE[21]~72 )) # (!\u_AD2_CNT32|Q1BASE [22] & ((\u_AD2_CNT32|Q1BASE[21]~72 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[22]~74  = CARRY((!\u_AD2_CNT32|Q1BASE[21]~72 ) # (!\u_AD2_CNT32|Q1BASE [22]))

	.dataa(\u_AD2_CNT32|Q1BASE [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[21]~72 ),
	.combout(\u_AD2_CNT32|Q1BASE[22]~73_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[22]~74 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[22]~73 .lut_mask = 16'h5A5F;
defparam \u_AD2_CNT32|Q1BASE[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \u_AD2_CNT32|Q1BASE[22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[22]~73_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[22] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[23]~75 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[23]~75_combout  = (\u_AD2_CNT32|Q1BASE [23] & (\u_AD2_CNT32|Q1BASE[22]~74  $ (GND))) # (!\u_AD2_CNT32|Q1BASE [23] & (!\u_AD2_CNT32|Q1BASE[22]~74  & VCC))
// \u_AD2_CNT32|Q1BASE[23]~76  = CARRY((\u_AD2_CNT32|Q1BASE [23] & !\u_AD2_CNT32|Q1BASE[22]~74 ))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[22]~74 ),
	.combout(\u_AD2_CNT32|Q1BASE[23]~75_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[23]~76 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[23]~75 .lut_mask = 16'hC30C;
defparam \u_AD2_CNT32|Q1BASE[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N15
dffeas \u_AD2_CNT32|Q1BASE[23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[23]~75_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[23] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[24]~77 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[24]~77_combout  = (\u_AD2_CNT32|Q1BASE [24] & (!\u_AD2_CNT32|Q1BASE[23]~76 )) # (!\u_AD2_CNT32|Q1BASE [24] & ((\u_AD2_CNT32|Q1BASE[23]~76 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[24]~78  = CARRY((!\u_AD2_CNT32|Q1BASE[23]~76 ) # (!\u_AD2_CNT32|Q1BASE [24]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[23]~76 ),
	.combout(\u_AD2_CNT32|Q1BASE[24]~77_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[24]~78 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[24]~77 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1BASE[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \u_AD2_CNT32|Q1BASE[24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[24]~77_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[24] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[25]~79 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[25]~79_combout  = (\u_AD2_CNT32|Q1BASE [25] & (\u_AD2_CNT32|Q1BASE[24]~78  $ (GND))) # (!\u_AD2_CNT32|Q1BASE [25] & (!\u_AD2_CNT32|Q1BASE[24]~78  & VCC))
// \u_AD2_CNT32|Q1BASE[25]~80  = CARRY((\u_AD2_CNT32|Q1BASE [25] & !\u_AD2_CNT32|Q1BASE[24]~78 ))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[24]~78 ),
	.combout(\u_AD2_CNT32|Q1BASE[25]~79_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[25]~80 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[25]~79 .lut_mask = 16'hC30C;
defparam \u_AD2_CNT32|Q1BASE[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N19
dffeas \u_AD2_CNT32|Q1BASE[25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[25]~79_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[25] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[26]~81 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[26]~81_combout  = (\u_AD2_CNT32|Q1BASE [26] & (!\u_AD2_CNT32|Q1BASE[25]~80 )) # (!\u_AD2_CNT32|Q1BASE [26] & ((\u_AD2_CNT32|Q1BASE[25]~80 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[26]~82  = CARRY((!\u_AD2_CNT32|Q1BASE[25]~80 ) # (!\u_AD2_CNT32|Q1BASE [26]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[25]~80 ),
	.combout(\u_AD2_CNT32|Q1BASE[26]~81_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[26]~82 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[26]~81 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1BASE[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N21
dffeas \u_AD2_CNT32|Q1BASE[26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[26]~81_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[26] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[27]~83 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[27]~83_combout  = (\u_AD2_CNT32|Q1BASE [27] & (\u_AD2_CNT32|Q1BASE[26]~82  $ (GND))) # (!\u_AD2_CNT32|Q1BASE [27] & (!\u_AD2_CNT32|Q1BASE[26]~82  & VCC))
// \u_AD2_CNT32|Q1BASE[27]~84  = CARRY((\u_AD2_CNT32|Q1BASE [27] & !\u_AD2_CNT32|Q1BASE[26]~82 ))

	.dataa(\u_AD2_CNT32|Q1BASE [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[26]~82 ),
	.combout(\u_AD2_CNT32|Q1BASE[27]~83_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[27]~84 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[27]~83 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1BASE[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N23
dffeas \u_AD2_CNT32|Q1BASE[27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[27]~83_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[27] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[28]~85 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[28]~85_combout  = (\u_AD2_CNT32|Q1BASE [28] & (!\u_AD2_CNT32|Q1BASE[27]~84 )) # (!\u_AD2_CNT32|Q1BASE [28] & ((\u_AD2_CNT32|Q1BASE[27]~84 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[28]~86  = CARRY((!\u_AD2_CNT32|Q1BASE[27]~84 ) # (!\u_AD2_CNT32|Q1BASE [28]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[27]~84 ),
	.combout(\u_AD2_CNT32|Q1BASE[28]~85_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[28]~86 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[28]~85 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1BASE[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas \u_AD2_CNT32|Q1BASE[28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[28]~85_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[28] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[29]~87 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[29]~87_combout  = (\u_AD2_CNT32|Q1BASE [29] & (\u_AD2_CNT32|Q1BASE[28]~86  $ (GND))) # (!\u_AD2_CNT32|Q1BASE [29] & (!\u_AD2_CNT32|Q1BASE[28]~86  & VCC))
// \u_AD2_CNT32|Q1BASE[29]~88  = CARRY((\u_AD2_CNT32|Q1BASE [29] & !\u_AD2_CNT32|Q1BASE[28]~86 ))

	.dataa(\u_AD2_CNT32|Q1BASE [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[28]~86 ),
	.combout(\u_AD2_CNT32|Q1BASE[29]~87_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[29]~88 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[29]~87 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1BASE[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N27
dffeas \u_AD2_CNT32|Q1BASE[29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[29]~87_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[29] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[30]~89 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[30]~89_combout  = (\u_AD2_CNT32|Q1BASE [30] & (!\u_AD2_CNT32|Q1BASE[29]~88 )) # (!\u_AD2_CNT32|Q1BASE [30] & ((\u_AD2_CNT32|Q1BASE[29]~88 ) # (GND)))
// \u_AD2_CNT32|Q1BASE[30]~90  = CARRY((!\u_AD2_CNT32|Q1BASE[29]~88 ) # (!\u_AD2_CNT32|Q1BASE [30]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1BASE[29]~88 ),
	.combout(\u_AD2_CNT32|Q1BASE[30]~89_combout ),
	.cout(\u_AD2_CNT32|Q1BASE[30]~90 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[30]~89 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1BASE[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \u_AD2_CNT32|Q1BASE[30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[30]~89_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[30] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cycloneive_lcell_comb \u_AD2_CNT32|Q1BASE[31]~91 (
// Equation(s):
// \u_AD2_CNT32|Q1BASE[31]~91_combout  = \u_AD2_CNT32|Q1BASE [31] $ (!\u_AD2_CNT32|Q1BASE[30]~90 )

	.dataa(\u_AD2_CNT32|Q1BASE [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_AD2_CNT32|Q1BASE[30]~90 ),
	.combout(\u_AD2_CNT32|Q1BASE[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[31]~91 .lut_mask = 16'hA5A5;
defparam \u_AD2_CNT32|Q1BASE[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N31
dffeas \u_AD2_CNT32|Q1BASE[31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_CNT32|Q1BASE[31]~91_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1BASE [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1BASE[31] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1BASE[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N24
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2 (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  = (\inst|fmc_rd_en~combout  & (!\inst|addr [0] & (!\FPGA_CS_NEL~input_o  & \inst|Equal4~2_combout )))

	.dataa(\inst|fmc_rd_en~combout ),
	.datab(\inst|addr [0]),
	.datac(\FPGA_CS_NEL~input_o ),
	.datad(\inst|Equal4~2_combout ),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2 .lut_mask = 16'h0200;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [15] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [31])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [15])))

	.dataa(\u_AD2_CNT32|Q1BASE [31]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [15]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [15]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15] .lut_mask = 16'hAAF0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N18
cycloneive_lcell_comb \inst|Equal4~1 (
// Equation(s):
// \inst|Equal4~1_combout  = (!\inst|addr [1] & (\inst|Equal4~0_combout  & (!\inst|addr [0] & \inst|addr [2])))

	.dataa(\inst|addr [1]),
	.datab(\inst|Equal4~0_combout ),
	.datac(\inst|addr [0]),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\inst|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~1 .lut_mask = 16'h0400;
defparam \inst|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneive_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = (\inst|Equal5~0_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [15]) # ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [15] & \inst|Equal4~1_combout )))) # (!\inst|Equal5~0_combout  & (((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [15] & 
// \inst|Equal4~1_combout ))))

	.dataa(\inst|Equal5~0_combout ),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [15]),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [15]),
	.datad(\inst|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~0 .lut_mask = 16'hF888;
defparam \inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N10
cycloneive_lcell_comb \inst|WideNor0~2 (
// Equation(s):
// \inst|WideNor0~2_combout  = (\inst|addr [1] & (\inst|addr [2] & ((\inst|addr [3])))) # (!\inst|addr [1] & (!\inst|addr [2] & (!\inst|addr [0] & !\inst|addr [3])))

	.dataa(\inst|addr [1]),
	.datab(\inst|addr [2]),
	.datac(\inst|addr [0]),
	.datad(\inst|addr [3]),
	.cin(gnd),
	.combout(\inst|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideNor0~2 .lut_mask = 16'h8801;
defparam \inst|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N4
cycloneive_lcell_comb \inst|WideNor0~3 (
// Equation(s):
// \inst|WideNor0~3_combout  = (\inst|Equal1~0_combout  & (\inst|Equal1~1_combout  & (\inst|WideNor0~2_combout  & \inst|Equal1~2_combout )))

	.dataa(\inst|Equal1~0_combout ),
	.datab(\inst|Equal1~1_combout ),
	.datac(\inst|WideNor0~2_combout ),
	.datad(\inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideNor0~3 .lut_mask = 16'h8000;
defparam \inst|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N14
cycloneive_lcell_comb \inst|WideNor0~0 (
// Equation(s):
// \inst|WideNor0~0_combout  = (\inst|Equal4~0_combout  & ((\inst|addr [1]) # (\inst|addr [2])))

	.dataa(\inst|addr [1]),
	.datab(\inst|Equal4~0_combout ),
	.datac(gnd),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\inst|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideNor0~0 .lut_mask = 16'hCC88;
defparam \inst|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N0
cycloneive_lcell_comb \inst|Equal8~0 (
// Equation(s):
// \inst|Equal8~0_combout  = (\inst|addr [3] & !\inst|addr [1])

	.dataa(\inst|addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|addr [1]),
	.cin(gnd),
	.combout(\inst|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal8~0 .lut_mask = 16'h00AA;
defparam \inst|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N14
cycloneive_lcell_comb \inst|Equal8~1 (
// Equation(s):
// \inst|Equal8~1_combout  = (\inst|Equal1~0_combout  & (\inst|Equal1~1_combout  & (\inst|Equal8~0_combout  & \inst|Equal1~2_combout )))

	.dataa(\inst|Equal1~0_combout ),
	.datab(\inst|Equal1~1_combout ),
	.datac(\inst|Equal8~0_combout ),
	.datad(\inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal8~1 .lut_mask = 16'h8000;
defparam \inst|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N8
cycloneive_lcell_comb \inst|Equal10~0 (
// Equation(s):
// \inst|Equal10~0_combout  = (\inst|addr [3] & \inst|addr [1])

	.dataa(\inst|addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|addr [1]),
	.cin(gnd),
	.combout(\inst|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal10~0 .lut_mask = 16'hAA00;
defparam \inst|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N26
cycloneive_lcell_comb \inst|Equal10~1 (
// Equation(s):
// \inst|Equal10~1_combout  = (\inst|Equal1~0_combout  & (\inst|Equal1~1_combout  & (\inst|Equal10~0_combout  & \inst|Equal1~2_combout )))

	.dataa(\inst|Equal1~0_combout ),
	.datab(\inst|Equal1~1_combout ),
	.datac(\inst|Equal10~0_combout ),
	.datad(\inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal10~1 .lut_mask = 16'h8000;
defparam \inst|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneive_lcell_comb \inst|WideNor0~1 (
// Equation(s):
// \inst|WideNor0~1_combout  = (\inst|Equal8~1_combout ) # ((\inst|Equal10~1_combout  & !\inst|addr [2]))

	.dataa(\inst|Equal8~1_combout ),
	.datab(gnd),
	.datac(\inst|Equal10~1_combout ),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\inst|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideNor0~1 .lut_mask = 16'hAAFA;
defparam \inst|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneive_lcell_comb \inst|WideNor0~4 (
// Equation(s):
// \inst|WideNor0~4_combout  = (\inst|WideNor0~3_combout ) # ((\inst|Equal1~3_combout ) # ((\inst|WideNor0~0_combout ) # (\inst|WideNor0~1_combout )))

	.dataa(\inst|WideNor0~3_combout ),
	.datab(\inst|Equal1~3_combout ),
	.datac(\inst|WideNor0~0_combout ),
	.datad(\inst|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\inst|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideNor0~4 .lut_mask = 16'hFFFE;
defparam \inst|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \inst|Selector0~1 (
// Equation(s):
// \inst|Selector0~1_combout  = (\inst|Selector0~0_combout ) # ((!\inst|WideNor0~4_combout  & \inst|rd_data_reg [15]))

	.dataa(\inst|Selector0~0_combout ),
	.datab(gnd),
	.datac(\inst|WideNor0~4_combout ),
	.datad(\inst|rd_data_reg [15]),
	.cin(gnd),
	.combout(\inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~1 .lut_mask = 16'hAFAA;
defparam \inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|always0~0 (
// Equation(s):
// \u_AD_FREQ_MEASURE|always0~0_combout  = (!\FPGA_CS_NEL~input_o  & \inst|fmc_rd_en~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FPGA_CS_NEL~input_o ),
	.datad(\inst|fmc_rd_en~combout ),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|always0~0 .lut_mask = 16'h0F00;
defparam \u_AD_FREQ_MEASURE|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0 (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  = (\inst|Equal8~1_combout  & (\inst|addr [0] & (\u_AD_FREQ_MEASURE|always0~0_combout  & \inst|addr [2])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|addr [0]),
	.datac(\u_AD_FREQ_MEASURE|always0~0_combout ),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0 .lut_mask = 16'h8000;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \u_AD2_CNT32|Q1[0]~93 (
// Equation(s):
// \u_AD2_CNT32|Q1[0]~93_combout  = !\u_AD2_CNT32|Q1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD2_CNT32|Q1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD2_CNT32|Q1[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[0]~93 .lut_mask = 16'h0F0F;
defparam \u_AD2_CNT32|Q1[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N1
dffeas \u_AD2_CNT32|Q1[0] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[0]~93_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[0] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneive_lcell_comb \u_AD2_CNT32|Q1[1]~31 (
// Equation(s):
// \u_AD2_CNT32|Q1[1]~31_combout  = (\u_AD2_CNT32|Q1 [1] & (\u_AD2_CNT32|Q1 [0] $ (VCC))) # (!\u_AD2_CNT32|Q1 [1] & (\u_AD2_CNT32|Q1 [0] & VCC))
// \u_AD2_CNT32|Q1[1]~32  = CARRY((\u_AD2_CNT32|Q1 [1] & \u_AD2_CNT32|Q1 [0]))

	.dataa(\u_AD2_CNT32|Q1 [1]),
	.datab(\u_AD2_CNT32|Q1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_AD2_CNT32|Q1[1]~31_combout ),
	.cout(\u_AD2_CNT32|Q1[1]~32 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[1]~31 .lut_mask = 16'h6688;
defparam \u_AD2_CNT32|Q1[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N3
dffeas \u_AD2_CNT32|Q1[1] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[1]~31_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[1] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \u_AD2_CNT32|Q1[2]~33 (
// Equation(s):
// \u_AD2_CNT32|Q1[2]~33_combout  = (\u_AD2_CNT32|Q1 [2] & (!\u_AD2_CNT32|Q1[1]~32 )) # (!\u_AD2_CNT32|Q1 [2] & ((\u_AD2_CNT32|Q1[1]~32 ) # (GND)))
// \u_AD2_CNT32|Q1[2]~34  = CARRY((!\u_AD2_CNT32|Q1[1]~32 ) # (!\u_AD2_CNT32|Q1 [2]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[1]~32 ),
	.combout(\u_AD2_CNT32|Q1[2]~33_combout ),
	.cout(\u_AD2_CNT32|Q1[2]~34 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[2]~33 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N5
dffeas \u_AD2_CNT32|Q1[2] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[2]~33_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[2] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneive_lcell_comb \u_AD2_CNT32|Q1[3]~35 (
// Equation(s):
// \u_AD2_CNT32|Q1[3]~35_combout  = (\u_AD2_CNT32|Q1 [3] & (\u_AD2_CNT32|Q1[2]~34  $ (GND))) # (!\u_AD2_CNT32|Q1 [3] & (!\u_AD2_CNT32|Q1[2]~34  & VCC))
// \u_AD2_CNT32|Q1[3]~36  = CARRY((\u_AD2_CNT32|Q1 [3] & !\u_AD2_CNT32|Q1[2]~34 ))

	.dataa(\u_AD2_CNT32|Q1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[2]~34 ),
	.combout(\u_AD2_CNT32|Q1[3]~35_combout ),
	.cout(\u_AD2_CNT32|Q1[3]~36 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[3]~35 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N7
dffeas \u_AD2_CNT32|Q1[3] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[3]~35_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[3] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \u_AD2_CNT32|Q1[4]~37 (
// Equation(s):
// \u_AD2_CNT32|Q1[4]~37_combout  = (\u_AD2_CNT32|Q1 [4] & (!\u_AD2_CNT32|Q1[3]~36 )) # (!\u_AD2_CNT32|Q1 [4] & ((\u_AD2_CNT32|Q1[3]~36 ) # (GND)))
// \u_AD2_CNT32|Q1[4]~38  = CARRY((!\u_AD2_CNT32|Q1[3]~36 ) # (!\u_AD2_CNT32|Q1 [4]))

	.dataa(\u_AD2_CNT32|Q1 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[3]~36 ),
	.combout(\u_AD2_CNT32|Q1[4]~37_combout ),
	.cout(\u_AD2_CNT32|Q1[4]~38 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[4]~37 .lut_mask = 16'h5A5F;
defparam \u_AD2_CNT32|Q1[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N9
dffeas \u_AD2_CNT32|Q1[4] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[4]~37_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[4] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \u_AD2_CNT32|Q1[5]~39 (
// Equation(s):
// \u_AD2_CNT32|Q1[5]~39_combout  = (\u_AD2_CNT32|Q1 [5] & (\u_AD2_CNT32|Q1[4]~38  $ (GND))) # (!\u_AD2_CNT32|Q1 [5] & (!\u_AD2_CNT32|Q1[4]~38  & VCC))
// \u_AD2_CNT32|Q1[5]~40  = CARRY((\u_AD2_CNT32|Q1 [5] & !\u_AD2_CNT32|Q1[4]~38 ))

	.dataa(\u_AD2_CNT32|Q1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[4]~38 ),
	.combout(\u_AD2_CNT32|Q1[5]~39_combout ),
	.cout(\u_AD2_CNT32|Q1[5]~40 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[5]~39 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \u_AD2_CNT32|Q1[5] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[5]~39_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[5] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \u_AD2_CNT32|Q1[6]~41 (
// Equation(s):
// \u_AD2_CNT32|Q1[6]~41_combout  = (\u_AD2_CNT32|Q1 [6] & (!\u_AD2_CNT32|Q1[5]~40 )) # (!\u_AD2_CNT32|Q1 [6] & ((\u_AD2_CNT32|Q1[5]~40 ) # (GND)))
// \u_AD2_CNT32|Q1[6]~42  = CARRY((!\u_AD2_CNT32|Q1[5]~40 ) # (!\u_AD2_CNT32|Q1 [6]))

	.dataa(\u_AD2_CNT32|Q1 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[5]~40 ),
	.combout(\u_AD2_CNT32|Q1[6]~41_combout ),
	.cout(\u_AD2_CNT32|Q1[6]~42 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[6]~41 .lut_mask = 16'h5A5F;
defparam \u_AD2_CNT32|Q1[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \u_AD2_CNT32|Q1[6] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[6]~41_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[6] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \u_AD2_CNT32|Q1[7]~43 (
// Equation(s):
// \u_AD2_CNT32|Q1[7]~43_combout  = (\u_AD2_CNT32|Q1 [7] & (\u_AD2_CNT32|Q1[6]~42  $ (GND))) # (!\u_AD2_CNT32|Q1 [7] & (!\u_AD2_CNT32|Q1[6]~42  & VCC))
// \u_AD2_CNT32|Q1[7]~44  = CARRY((\u_AD2_CNT32|Q1 [7] & !\u_AD2_CNT32|Q1[6]~42 ))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[6]~42 ),
	.combout(\u_AD2_CNT32|Q1[7]~43_combout ),
	.cout(\u_AD2_CNT32|Q1[7]~44 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[7]~43 .lut_mask = 16'hC30C;
defparam \u_AD2_CNT32|Q1[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N15
dffeas \u_AD2_CNT32|Q1[7] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[7]~43_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[7] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \u_AD2_CNT32|Q1[8]~45 (
// Equation(s):
// \u_AD2_CNT32|Q1[8]~45_combout  = (\u_AD2_CNT32|Q1 [8] & (!\u_AD2_CNT32|Q1[7]~44 )) # (!\u_AD2_CNT32|Q1 [8] & ((\u_AD2_CNT32|Q1[7]~44 ) # (GND)))
// \u_AD2_CNT32|Q1[8]~46  = CARRY((!\u_AD2_CNT32|Q1[7]~44 ) # (!\u_AD2_CNT32|Q1 [8]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[7]~44 ),
	.combout(\u_AD2_CNT32|Q1[8]~45_combout ),
	.cout(\u_AD2_CNT32|Q1[8]~46 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[8]~45 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas \u_AD2_CNT32|Q1[8] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[8]~45_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[8] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \u_AD2_CNT32|Q1[9]~47 (
// Equation(s):
// \u_AD2_CNT32|Q1[9]~47_combout  = (\u_AD2_CNT32|Q1 [9] & (\u_AD2_CNT32|Q1[8]~46  $ (GND))) # (!\u_AD2_CNT32|Q1 [9] & (!\u_AD2_CNT32|Q1[8]~46  & VCC))
// \u_AD2_CNT32|Q1[9]~48  = CARRY((\u_AD2_CNT32|Q1 [9] & !\u_AD2_CNT32|Q1[8]~46 ))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[8]~46 ),
	.combout(\u_AD2_CNT32|Q1[9]~47_combout ),
	.cout(\u_AD2_CNT32|Q1[9]~48 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[9]~47 .lut_mask = 16'hC30C;
defparam \u_AD2_CNT32|Q1[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N19
dffeas \u_AD2_CNT32|Q1[9] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[9]~47_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[9] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \u_AD2_CNT32|Q1[10]~49 (
// Equation(s):
// \u_AD2_CNT32|Q1[10]~49_combout  = (\u_AD2_CNT32|Q1 [10] & (!\u_AD2_CNT32|Q1[9]~48 )) # (!\u_AD2_CNT32|Q1 [10] & ((\u_AD2_CNT32|Q1[9]~48 ) # (GND)))
// \u_AD2_CNT32|Q1[10]~50  = CARRY((!\u_AD2_CNT32|Q1[9]~48 ) # (!\u_AD2_CNT32|Q1 [10]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[9]~48 ),
	.combout(\u_AD2_CNT32|Q1[10]~49_combout ),
	.cout(\u_AD2_CNT32|Q1[10]~50 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[10]~49 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N21
dffeas \u_AD2_CNT32|Q1[10] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[10]~49_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[10] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \u_AD2_CNT32|Q1[11]~51 (
// Equation(s):
// \u_AD2_CNT32|Q1[11]~51_combout  = (\u_AD2_CNT32|Q1 [11] & (\u_AD2_CNT32|Q1[10]~50  $ (GND))) # (!\u_AD2_CNT32|Q1 [11] & (!\u_AD2_CNT32|Q1[10]~50  & VCC))
// \u_AD2_CNT32|Q1[11]~52  = CARRY((\u_AD2_CNT32|Q1 [11] & !\u_AD2_CNT32|Q1[10]~50 ))

	.dataa(\u_AD2_CNT32|Q1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[10]~50 ),
	.combout(\u_AD2_CNT32|Q1[11]~51_combout ),
	.cout(\u_AD2_CNT32|Q1[11]~52 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[11]~51 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N23
dffeas \u_AD2_CNT32|Q1[11] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[11]~51_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[11] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \u_AD2_CNT32|Q1[12]~53 (
// Equation(s):
// \u_AD2_CNT32|Q1[12]~53_combout  = (\u_AD2_CNT32|Q1 [12] & (!\u_AD2_CNT32|Q1[11]~52 )) # (!\u_AD2_CNT32|Q1 [12] & ((\u_AD2_CNT32|Q1[11]~52 ) # (GND)))
// \u_AD2_CNT32|Q1[12]~54  = CARRY((!\u_AD2_CNT32|Q1[11]~52 ) # (!\u_AD2_CNT32|Q1 [12]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[11]~52 ),
	.combout(\u_AD2_CNT32|Q1[12]~53_combout ),
	.cout(\u_AD2_CNT32|Q1[12]~54 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[12]~53 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N25
dffeas \u_AD2_CNT32|Q1[12] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[12]~53_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[12] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \u_AD2_CNT32|Q1[13]~55 (
// Equation(s):
// \u_AD2_CNT32|Q1[13]~55_combout  = (\u_AD2_CNT32|Q1 [13] & (\u_AD2_CNT32|Q1[12]~54  $ (GND))) # (!\u_AD2_CNT32|Q1 [13] & (!\u_AD2_CNT32|Q1[12]~54  & VCC))
// \u_AD2_CNT32|Q1[13]~56  = CARRY((\u_AD2_CNT32|Q1 [13] & !\u_AD2_CNT32|Q1[12]~54 ))

	.dataa(\u_AD2_CNT32|Q1 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[12]~54 ),
	.combout(\u_AD2_CNT32|Q1[13]~55_combout ),
	.cout(\u_AD2_CNT32|Q1[13]~56 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[13]~55 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N27
dffeas \u_AD2_CNT32|Q1[13] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[13]~55_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[13] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneive_lcell_comb \u_AD2_CNT32|Q1[14]~57 (
// Equation(s):
// \u_AD2_CNT32|Q1[14]~57_combout  = (\u_AD2_CNT32|Q1 [14] & (!\u_AD2_CNT32|Q1[13]~56 )) # (!\u_AD2_CNT32|Q1 [14] & ((\u_AD2_CNT32|Q1[13]~56 ) # (GND)))
// \u_AD2_CNT32|Q1[14]~58  = CARRY((!\u_AD2_CNT32|Q1[13]~56 ) # (!\u_AD2_CNT32|Q1 [14]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[13]~56 ),
	.combout(\u_AD2_CNT32|Q1[14]~57_combout ),
	.cout(\u_AD2_CNT32|Q1[14]~58 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[14]~57 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N29
dffeas \u_AD2_CNT32|Q1[14] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[14]~57_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[14] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \u_AD2_CNT32|Q1[15]~59 (
// Equation(s):
// \u_AD2_CNT32|Q1[15]~59_combout  = (\u_AD2_CNT32|Q1 [15] & (\u_AD2_CNT32|Q1[14]~58  $ (GND))) # (!\u_AD2_CNT32|Q1 [15] & (!\u_AD2_CNT32|Q1[14]~58  & VCC))
// \u_AD2_CNT32|Q1[15]~60  = CARRY((\u_AD2_CNT32|Q1 [15] & !\u_AD2_CNT32|Q1[14]~58 ))

	.dataa(\u_AD2_CNT32|Q1 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[14]~58 ),
	.combout(\u_AD2_CNT32|Q1[15]~59_combout ),
	.cout(\u_AD2_CNT32|Q1[15]~60 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[15]~59 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N31
dffeas \u_AD2_CNT32|Q1[15] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[15]~59_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[15] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [15] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [15])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [15])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datac(\u_AD2_CNT32|Q1 [15]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [15]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [15]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \inst|Equal13~0 (
// Equation(s):
// \inst|Equal13~0_combout  = (\inst|Equal8~1_combout  & (\inst|addr [0] & \inst|addr [2]))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|addr [0]),
	.datac(gnd),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\inst|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal13~0 .lut_mask = 16'h8800;
defparam \inst|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \inst|Equal12~0 (
// Equation(s):
// \inst|Equal12~0_combout  = (\inst|Equal8~1_combout  & (!\inst|addr [0] & \inst|addr [2]))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|addr [0]),
	.datac(gnd),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\inst|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal12~0 .lut_mask = 16'h2200;
defparam \inst|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
cycloneive_lcell_comb \u_AD2_CNT32|Q1[16]~61 (
// Equation(s):
// \u_AD2_CNT32|Q1[16]~61_combout  = (\u_AD2_CNT32|Q1 [16] & (!\u_AD2_CNT32|Q1[15]~60 )) # (!\u_AD2_CNT32|Q1 [16] & ((\u_AD2_CNT32|Q1[15]~60 ) # (GND)))
// \u_AD2_CNT32|Q1[16]~62  = CARRY((!\u_AD2_CNT32|Q1[15]~60 ) # (!\u_AD2_CNT32|Q1 [16]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[15]~60 ),
	.combout(\u_AD2_CNT32|Q1[16]~61_combout ),
	.cout(\u_AD2_CNT32|Q1[16]~62 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[16]~61 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \u_AD2_CNT32|Q1[16] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[16]~61_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[16] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
cycloneive_lcell_comb \u_AD2_CNT32|Q1[17]~63 (
// Equation(s):
// \u_AD2_CNT32|Q1[17]~63_combout  = (\u_AD2_CNT32|Q1 [17] & (\u_AD2_CNT32|Q1[16]~62  $ (GND))) # (!\u_AD2_CNT32|Q1 [17] & (!\u_AD2_CNT32|Q1[16]~62  & VCC))
// \u_AD2_CNT32|Q1[17]~64  = CARRY((\u_AD2_CNT32|Q1 [17] & !\u_AD2_CNT32|Q1[16]~62 ))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[16]~62 ),
	.combout(\u_AD2_CNT32|Q1[17]~63_combout ),
	.cout(\u_AD2_CNT32|Q1[17]~64 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[17]~63 .lut_mask = 16'hC30C;
defparam \u_AD2_CNT32|Q1[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N3
dffeas \u_AD2_CNT32|Q1[17] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[17]~63_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[17] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cycloneive_lcell_comb \u_AD2_CNT32|Q1[18]~65 (
// Equation(s):
// \u_AD2_CNT32|Q1[18]~65_combout  = (\u_AD2_CNT32|Q1 [18] & (!\u_AD2_CNT32|Q1[17]~64 )) # (!\u_AD2_CNT32|Q1 [18] & ((\u_AD2_CNT32|Q1[17]~64 ) # (GND)))
// \u_AD2_CNT32|Q1[18]~66  = CARRY((!\u_AD2_CNT32|Q1[17]~64 ) # (!\u_AD2_CNT32|Q1 [18]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[17]~64 ),
	.combout(\u_AD2_CNT32|Q1[18]~65_combout ),
	.cout(\u_AD2_CNT32|Q1[18]~66 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[18]~65 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N5
dffeas \u_AD2_CNT32|Q1[18] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[18]~65_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[18] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneive_lcell_comb \u_AD2_CNT32|Q1[19]~67 (
// Equation(s):
// \u_AD2_CNT32|Q1[19]~67_combout  = (\u_AD2_CNT32|Q1 [19] & (\u_AD2_CNT32|Q1[18]~66  $ (GND))) # (!\u_AD2_CNT32|Q1 [19] & (!\u_AD2_CNT32|Q1[18]~66  & VCC))
// \u_AD2_CNT32|Q1[19]~68  = CARRY((\u_AD2_CNT32|Q1 [19] & !\u_AD2_CNT32|Q1[18]~66 ))

	.dataa(\u_AD2_CNT32|Q1 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[18]~66 ),
	.combout(\u_AD2_CNT32|Q1[19]~67_combout ),
	.cout(\u_AD2_CNT32|Q1[19]~68 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[19]~67 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N7
dffeas \u_AD2_CNT32|Q1[19] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[19]~67_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[19] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneive_lcell_comb \u_AD2_CNT32|Q1[20]~69 (
// Equation(s):
// \u_AD2_CNT32|Q1[20]~69_combout  = (\u_AD2_CNT32|Q1 [20] & (!\u_AD2_CNT32|Q1[19]~68 )) # (!\u_AD2_CNT32|Q1 [20] & ((\u_AD2_CNT32|Q1[19]~68 ) # (GND)))
// \u_AD2_CNT32|Q1[20]~70  = CARRY((!\u_AD2_CNT32|Q1[19]~68 ) # (!\u_AD2_CNT32|Q1 [20]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[19]~68 ),
	.combout(\u_AD2_CNT32|Q1[20]~69_combout ),
	.cout(\u_AD2_CNT32|Q1[20]~70 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[20]~69 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N9
dffeas \u_AD2_CNT32|Q1[20] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[20]~69_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[20] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneive_lcell_comb \u_AD2_CNT32|Q1[21]~71 (
// Equation(s):
// \u_AD2_CNT32|Q1[21]~71_combout  = (\u_AD2_CNT32|Q1 [21] & (\u_AD2_CNT32|Q1[20]~70  $ (GND))) # (!\u_AD2_CNT32|Q1 [21] & (!\u_AD2_CNT32|Q1[20]~70  & VCC))
// \u_AD2_CNT32|Q1[21]~72  = CARRY((\u_AD2_CNT32|Q1 [21] & !\u_AD2_CNT32|Q1[20]~70 ))

	.dataa(\u_AD2_CNT32|Q1 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[20]~70 ),
	.combout(\u_AD2_CNT32|Q1[21]~71_combout ),
	.cout(\u_AD2_CNT32|Q1[21]~72 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[21]~71 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N11
dffeas \u_AD2_CNT32|Q1[21] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[21]~71_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[21] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneive_lcell_comb \u_AD2_CNT32|Q1[22]~73 (
// Equation(s):
// \u_AD2_CNT32|Q1[22]~73_combout  = (\u_AD2_CNT32|Q1 [22] & (!\u_AD2_CNT32|Q1[21]~72 )) # (!\u_AD2_CNT32|Q1 [22] & ((\u_AD2_CNT32|Q1[21]~72 ) # (GND)))
// \u_AD2_CNT32|Q1[22]~74  = CARRY((!\u_AD2_CNT32|Q1[21]~72 ) # (!\u_AD2_CNT32|Q1 [22]))

	.dataa(\u_AD2_CNT32|Q1 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[21]~72 ),
	.combout(\u_AD2_CNT32|Q1[22]~73_combout ),
	.cout(\u_AD2_CNT32|Q1[22]~74 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[22]~73 .lut_mask = 16'h5A5F;
defparam \u_AD2_CNT32|Q1[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \u_AD2_CNT32|Q1[22] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[22]~73_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[22] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneive_lcell_comb \u_AD2_CNT32|Q1[23]~75 (
// Equation(s):
// \u_AD2_CNT32|Q1[23]~75_combout  = (\u_AD2_CNT32|Q1 [23] & (\u_AD2_CNT32|Q1[22]~74  $ (GND))) # (!\u_AD2_CNT32|Q1 [23] & (!\u_AD2_CNT32|Q1[22]~74  & VCC))
// \u_AD2_CNT32|Q1[23]~76  = CARRY((\u_AD2_CNT32|Q1 [23] & !\u_AD2_CNT32|Q1[22]~74 ))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[22]~74 ),
	.combout(\u_AD2_CNT32|Q1[23]~75_combout ),
	.cout(\u_AD2_CNT32|Q1[23]~76 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[23]~75 .lut_mask = 16'hC30C;
defparam \u_AD2_CNT32|Q1[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N15
dffeas \u_AD2_CNT32|Q1[23] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[23]~75_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[23] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneive_lcell_comb \u_AD2_CNT32|Q1[24]~77 (
// Equation(s):
// \u_AD2_CNT32|Q1[24]~77_combout  = (\u_AD2_CNT32|Q1 [24] & (!\u_AD2_CNT32|Q1[23]~76 )) # (!\u_AD2_CNT32|Q1 [24] & ((\u_AD2_CNT32|Q1[23]~76 ) # (GND)))
// \u_AD2_CNT32|Q1[24]~78  = CARRY((!\u_AD2_CNT32|Q1[23]~76 ) # (!\u_AD2_CNT32|Q1 [24]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[23]~76 ),
	.combout(\u_AD2_CNT32|Q1[24]~77_combout ),
	.cout(\u_AD2_CNT32|Q1[24]~78 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[24]~77 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \u_AD2_CNT32|Q1[24] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[24]~77_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[24] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneive_lcell_comb \u_AD2_CNT32|Q1[25]~79 (
// Equation(s):
// \u_AD2_CNT32|Q1[25]~79_combout  = (\u_AD2_CNT32|Q1 [25] & (\u_AD2_CNT32|Q1[24]~78  $ (GND))) # (!\u_AD2_CNT32|Q1 [25] & (!\u_AD2_CNT32|Q1[24]~78  & VCC))
// \u_AD2_CNT32|Q1[25]~80  = CARRY((\u_AD2_CNT32|Q1 [25] & !\u_AD2_CNT32|Q1[24]~78 ))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[24]~78 ),
	.combout(\u_AD2_CNT32|Q1[25]~79_combout ),
	.cout(\u_AD2_CNT32|Q1[25]~80 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[25]~79 .lut_mask = 16'hC30C;
defparam \u_AD2_CNT32|Q1[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N19
dffeas \u_AD2_CNT32|Q1[25] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[25]~79_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[25] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneive_lcell_comb \u_AD2_CNT32|Q1[26]~81 (
// Equation(s):
// \u_AD2_CNT32|Q1[26]~81_combout  = (\u_AD2_CNT32|Q1 [26] & (!\u_AD2_CNT32|Q1[25]~80 )) # (!\u_AD2_CNT32|Q1 [26] & ((\u_AD2_CNT32|Q1[25]~80 ) # (GND)))
// \u_AD2_CNT32|Q1[26]~82  = CARRY((!\u_AD2_CNT32|Q1[25]~80 ) # (!\u_AD2_CNT32|Q1 [26]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[25]~80 ),
	.combout(\u_AD2_CNT32|Q1[26]~81_combout ),
	.cout(\u_AD2_CNT32|Q1[26]~82 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[26]~81 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N21
dffeas \u_AD2_CNT32|Q1[26] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[26]~81_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[26] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneive_lcell_comb \u_AD2_CNT32|Q1[27]~83 (
// Equation(s):
// \u_AD2_CNT32|Q1[27]~83_combout  = (\u_AD2_CNT32|Q1 [27] & (\u_AD2_CNT32|Q1[26]~82  $ (GND))) # (!\u_AD2_CNT32|Q1 [27] & (!\u_AD2_CNT32|Q1[26]~82  & VCC))
// \u_AD2_CNT32|Q1[27]~84  = CARRY((\u_AD2_CNT32|Q1 [27] & !\u_AD2_CNT32|Q1[26]~82 ))

	.dataa(\u_AD2_CNT32|Q1 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[26]~82 ),
	.combout(\u_AD2_CNT32|Q1[27]~83_combout ),
	.cout(\u_AD2_CNT32|Q1[27]~84 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[27]~83 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N23
dffeas \u_AD2_CNT32|Q1[27] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[27]~83_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[27] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cycloneive_lcell_comb \u_AD2_CNT32|Q1[28]~85 (
// Equation(s):
// \u_AD2_CNT32|Q1[28]~85_combout  = (\u_AD2_CNT32|Q1 [28] & (!\u_AD2_CNT32|Q1[27]~84 )) # (!\u_AD2_CNT32|Q1 [28] & ((\u_AD2_CNT32|Q1[27]~84 ) # (GND)))
// \u_AD2_CNT32|Q1[28]~86  = CARRY((!\u_AD2_CNT32|Q1[27]~84 ) # (!\u_AD2_CNT32|Q1 [28]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[27]~84 ),
	.combout(\u_AD2_CNT32|Q1[28]~85_combout ),
	.cout(\u_AD2_CNT32|Q1[28]~86 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[28]~85 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N25
dffeas \u_AD2_CNT32|Q1[28] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[28]~85_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[28] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneive_lcell_comb \u_AD2_CNT32|Q1[29]~87 (
// Equation(s):
// \u_AD2_CNT32|Q1[29]~87_combout  = (\u_AD2_CNT32|Q1 [29] & (\u_AD2_CNT32|Q1[28]~86  $ (GND))) # (!\u_AD2_CNT32|Q1 [29] & (!\u_AD2_CNT32|Q1[28]~86  & VCC))
// \u_AD2_CNT32|Q1[29]~88  = CARRY((\u_AD2_CNT32|Q1 [29] & !\u_AD2_CNT32|Q1[28]~86 ))

	.dataa(\u_AD2_CNT32|Q1 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[28]~86 ),
	.combout(\u_AD2_CNT32|Q1[29]~87_combout ),
	.cout(\u_AD2_CNT32|Q1[29]~88 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[29]~87 .lut_mask = 16'hA50A;
defparam \u_AD2_CNT32|Q1[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N27
dffeas \u_AD2_CNT32|Q1[29] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[29]~87_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[29] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneive_lcell_comb \u_AD2_CNT32|Q1[30]~89 (
// Equation(s):
// \u_AD2_CNT32|Q1[30]~89_combout  = (\u_AD2_CNT32|Q1 [30] & (!\u_AD2_CNT32|Q1[29]~88 )) # (!\u_AD2_CNT32|Q1 [30] & ((\u_AD2_CNT32|Q1[29]~88 ) # (GND)))
// \u_AD2_CNT32|Q1[30]~90  = CARRY((!\u_AD2_CNT32|Q1[29]~88 ) # (!\u_AD2_CNT32|Q1 [30]))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_CNT32|Q1[29]~88 ),
	.combout(\u_AD2_CNT32|Q1[30]~89_combout ),
	.cout(\u_AD2_CNT32|Q1[30]~90 ));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[30]~89 .lut_mask = 16'h3C3F;
defparam \u_AD2_CNT32|Q1[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N29
dffeas \u_AD2_CNT32|Q1[30] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[30]~89_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[30] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneive_lcell_comb \u_AD2_CNT32|Q1[31]~91 (
// Equation(s):
// \u_AD2_CNT32|Q1[31]~91_combout  = \u_AD2_CNT32|Q1 [31] $ (!\u_AD2_CNT32|Q1[30]~90 )

	.dataa(\u_AD2_CNT32|Q1 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_AD2_CNT32|Q1[30]~90 ),
	.combout(\u_AD2_CNT32|Q1[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[31]~91 .lut_mask = 16'hA5A5;
defparam \u_AD2_CNT32|Q1[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N31
dffeas \u_AD2_CNT32|Q1[31] (
	.clk(\AD2_INPUT_CLK~input_o ),
	.d(\u_AD2_CNT32|Q1[31]~91_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [10]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_CNT32|Q1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_CNT32|Q1[31] .is_wysiwyg = "true";
defparam \u_AD2_CNT32|Q1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0 (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0_combout  = (\inst|Equal8~1_combout  & (!\inst|addr [0] & (\u_AD_FREQ_MEASURE|always0~0_combout  & \inst|addr [2])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|addr [0]),
	.datac(\u_AD_FREQ_MEASURE|always0~0_combout ),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0 .lut_mask = 16'h2000;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ));
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl .clock_type = "global clock";
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [15] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [31])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [15])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [31]),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [15]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [15]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \inst|Selector0~2 (
// Equation(s):
// \inst|Selector0~2_combout  = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [15] & ((\inst|Equal13~0_combout ) # ((\inst|Equal12~0_combout  & \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [15])))) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [15] & (((\inst|Equal12~0_combout  & 
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [15]))))

	.dataa(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [15]),
	.datab(\inst|Equal13~0_combout ),
	.datac(\inst|Equal12~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [15]),
	.cin(gnd),
	.combout(\inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~2 .lut_mask = 16'hF888;
defparam \inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N20
cycloneive_lcell_comb \inst|Equal2~0 (
// Equation(s):
// \inst|Equal2~0_combout  = (\inst|addr [1] & (\inst|Equal4~0_combout  & (!\inst|addr [0] & !\inst|addr [2])))

	.dataa(\inst|addr [1]),
	.datab(\inst|Equal4~0_combout ),
	.datac(\inst|addr [0]),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~0 .lut_mask = 16'h0008;
defparam \inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N20
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2 (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  = (\inst|fmc_rd_en~combout  & (!\FPGA_CS_NEL~input_o  & \inst|Equal2~0_combout ))

	.dataa(\inst|fmc_rd_en~combout ),
	.datab(\FPGA_CS_NEL~input_o ),
	.datac(\inst|Equal2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2 .lut_mask = 16'h2020;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[0]~93 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[0]~93_combout  = !\u_AD1_CNT32|Q1BASE [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD1_CNT32|Q1BASE [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD1_CNT32|Q1BASE[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[0]~93 .lut_mask = 16'h0F0F;
defparam \u_AD1_CNT32|Q1BASE[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N3
dffeas \inst|read_data_1__reg[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[8]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[8] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N2
cycloneive_lcell_comb \inst3|CTRL_DATA[8] (
// Equation(s):
// \inst3|CTRL_DATA [8] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [8])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [8])))

	.dataa(gnd),
	.datab(\inst3|always0~2_combout ),
	.datac(\inst|read_data_1__reg [8]),
	.datad(\inst3|CTRL_DATA [8]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [8]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[8] .lut_mask = 16'hF3C0;
defparam \inst3|CTRL_DATA[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N1
cycloneive_io_ibuf \AD1_INPUT_CLK~input (
	.i(AD1_INPUT_CLK),
	.ibar(gnd),
	.o(\AD1_INPUT_CLK~input_o ));
// synopsys translate_off
defparam \AD1_INPUT_CLK~input .bus_hold = "false";
defparam \AD1_INPUT_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y9_N7
dffeas \inst|read_data_1__reg[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[9]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[9] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \inst3|CTRL_DATA[9] (
// Equation(s):
// \inst3|CTRL_DATA [9] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [9])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [9])))

	.dataa(gnd),
	.datab(\inst3|always0~2_combout ),
	.datac(\inst|read_data_1__reg [9]),
	.datad(\inst3|CTRL_DATA [9]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [9]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[9] .lut_mask = 16'hF3C0;
defparam \inst3|CTRL_DATA[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \inst13~feeder (
// Equation(s):
// \inst13~feeder_combout  = \inst3|CTRL_DATA [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|CTRL_DATA [9]),
	.cin(gnd),
	.combout(\inst13~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13~feeder .lut_mask = 16'hFF00;
defparam \inst13~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas inst13(
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\inst13~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst13.is_wysiwyg = "true";
defparam inst13.power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \u_AD1_CNT32|Q1BASE[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[0]~93_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[0] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[1]~31 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[1]~31_combout  = (\u_AD1_CNT32|Q1BASE [0] & (\u_AD1_CNT32|Q1BASE [1] $ (VCC))) # (!\u_AD1_CNT32|Q1BASE [0] & (\u_AD1_CNT32|Q1BASE [1] & VCC))
// \u_AD1_CNT32|Q1BASE[1]~32  = CARRY((\u_AD1_CNT32|Q1BASE [0] & \u_AD1_CNT32|Q1BASE [1]))

	.dataa(\u_AD1_CNT32|Q1BASE [0]),
	.datab(\u_AD1_CNT32|Q1BASE [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_AD1_CNT32|Q1BASE[1]~31_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[1]~32 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[1]~31 .lut_mask = 16'h6688;
defparam \u_AD1_CNT32|Q1BASE[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \u_AD1_CNT32|Q1BASE[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[1]~31_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[1] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[2]~33 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[2]~33_combout  = (\u_AD1_CNT32|Q1BASE [2] & (!\u_AD1_CNT32|Q1BASE[1]~32 )) # (!\u_AD1_CNT32|Q1BASE [2] & ((\u_AD1_CNT32|Q1BASE[1]~32 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[2]~34  = CARRY((!\u_AD1_CNT32|Q1BASE[1]~32 ) # (!\u_AD1_CNT32|Q1BASE [2]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[1]~32 ),
	.combout(\u_AD1_CNT32|Q1BASE[2]~33_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[2]~34 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[2]~33 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1BASE[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N5
dffeas \u_AD1_CNT32|Q1BASE[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[2]~33_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[2] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[3]~35 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[3]~35_combout  = (\u_AD1_CNT32|Q1BASE [3] & (\u_AD1_CNT32|Q1BASE[2]~34  $ (GND))) # (!\u_AD1_CNT32|Q1BASE [3] & (!\u_AD1_CNT32|Q1BASE[2]~34  & VCC))
// \u_AD1_CNT32|Q1BASE[3]~36  = CARRY((\u_AD1_CNT32|Q1BASE [3] & !\u_AD1_CNT32|Q1BASE[2]~34 ))

	.dataa(\u_AD1_CNT32|Q1BASE [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[2]~34 ),
	.combout(\u_AD1_CNT32|Q1BASE[3]~35_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[3]~36 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[3]~35 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1BASE[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N7
dffeas \u_AD1_CNT32|Q1BASE[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[3]~35_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[3] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[4]~37 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[4]~37_combout  = (\u_AD1_CNT32|Q1BASE [4] & (!\u_AD1_CNT32|Q1BASE[3]~36 )) # (!\u_AD1_CNT32|Q1BASE [4] & ((\u_AD1_CNT32|Q1BASE[3]~36 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[4]~38  = CARRY((!\u_AD1_CNT32|Q1BASE[3]~36 ) # (!\u_AD1_CNT32|Q1BASE [4]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[3]~36 ),
	.combout(\u_AD1_CNT32|Q1BASE[4]~37_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[4]~38 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[4]~37 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1BASE[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \u_AD1_CNT32|Q1BASE[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[4]~37_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[4] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[5]~39 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[5]~39_combout  = (\u_AD1_CNT32|Q1BASE [5] & (\u_AD1_CNT32|Q1BASE[4]~38  $ (GND))) # (!\u_AD1_CNT32|Q1BASE [5] & (!\u_AD1_CNT32|Q1BASE[4]~38  & VCC))
// \u_AD1_CNT32|Q1BASE[5]~40  = CARRY((\u_AD1_CNT32|Q1BASE [5] & !\u_AD1_CNT32|Q1BASE[4]~38 ))

	.dataa(\u_AD1_CNT32|Q1BASE [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[4]~38 ),
	.combout(\u_AD1_CNT32|Q1BASE[5]~39_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[5]~40 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[5]~39 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1BASE[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N11
dffeas \u_AD1_CNT32|Q1BASE[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[5]~39_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[5] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[6]~41 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[6]~41_combout  = (\u_AD1_CNT32|Q1BASE [6] & (!\u_AD1_CNT32|Q1BASE[5]~40 )) # (!\u_AD1_CNT32|Q1BASE [6] & ((\u_AD1_CNT32|Q1BASE[5]~40 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[6]~42  = CARRY((!\u_AD1_CNT32|Q1BASE[5]~40 ) # (!\u_AD1_CNT32|Q1BASE [6]))

	.dataa(\u_AD1_CNT32|Q1BASE [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[5]~40 ),
	.combout(\u_AD1_CNT32|Q1BASE[6]~41_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[6]~42 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[6]~41 .lut_mask = 16'h5A5F;
defparam \u_AD1_CNT32|Q1BASE[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \u_AD1_CNT32|Q1BASE[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[6]~41_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[6] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[7]~43 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[7]~43_combout  = (\u_AD1_CNT32|Q1BASE [7] & (\u_AD1_CNT32|Q1BASE[6]~42  $ (GND))) # (!\u_AD1_CNT32|Q1BASE [7] & (!\u_AD1_CNT32|Q1BASE[6]~42  & VCC))
// \u_AD1_CNT32|Q1BASE[7]~44  = CARRY((\u_AD1_CNT32|Q1BASE [7] & !\u_AD1_CNT32|Q1BASE[6]~42 ))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[6]~42 ),
	.combout(\u_AD1_CNT32|Q1BASE[7]~43_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[7]~44 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[7]~43 .lut_mask = 16'hC30C;
defparam \u_AD1_CNT32|Q1BASE[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N15
dffeas \u_AD1_CNT32|Q1BASE[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[7]~43_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[7] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[8]~45 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[8]~45_combout  = (\u_AD1_CNT32|Q1BASE [8] & (!\u_AD1_CNT32|Q1BASE[7]~44 )) # (!\u_AD1_CNT32|Q1BASE [8] & ((\u_AD1_CNT32|Q1BASE[7]~44 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[8]~46  = CARRY((!\u_AD1_CNT32|Q1BASE[7]~44 ) # (!\u_AD1_CNT32|Q1BASE [8]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[7]~44 ),
	.combout(\u_AD1_CNT32|Q1BASE[8]~45_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[8]~46 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[8]~45 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1BASE[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas \u_AD1_CNT32|Q1BASE[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[8]~45_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[8] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[9]~47 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[9]~47_combout  = (\u_AD1_CNT32|Q1BASE [9] & (\u_AD1_CNT32|Q1BASE[8]~46  $ (GND))) # (!\u_AD1_CNT32|Q1BASE [9] & (!\u_AD1_CNT32|Q1BASE[8]~46  & VCC))
// \u_AD1_CNT32|Q1BASE[9]~48  = CARRY((\u_AD1_CNT32|Q1BASE [9] & !\u_AD1_CNT32|Q1BASE[8]~46 ))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[8]~46 ),
	.combout(\u_AD1_CNT32|Q1BASE[9]~47_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[9]~48 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[9]~47 .lut_mask = 16'hC30C;
defparam \u_AD1_CNT32|Q1BASE[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \u_AD1_CNT32|Q1BASE[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[9]~47_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[9] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[10]~49 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[10]~49_combout  = (\u_AD1_CNT32|Q1BASE [10] & (!\u_AD1_CNT32|Q1BASE[9]~48 )) # (!\u_AD1_CNT32|Q1BASE [10] & ((\u_AD1_CNT32|Q1BASE[9]~48 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[10]~50  = CARRY((!\u_AD1_CNT32|Q1BASE[9]~48 ) # (!\u_AD1_CNT32|Q1BASE [10]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[9]~48 ),
	.combout(\u_AD1_CNT32|Q1BASE[10]~49_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[10]~50 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[10]~49 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1BASE[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N21
dffeas \u_AD1_CNT32|Q1BASE[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[10]~49_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[10] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[11]~51 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[11]~51_combout  = (\u_AD1_CNT32|Q1BASE [11] & (\u_AD1_CNT32|Q1BASE[10]~50  $ (GND))) # (!\u_AD1_CNT32|Q1BASE [11] & (!\u_AD1_CNT32|Q1BASE[10]~50  & VCC))
// \u_AD1_CNT32|Q1BASE[11]~52  = CARRY((\u_AD1_CNT32|Q1BASE [11] & !\u_AD1_CNT32|Q1BASE[10]~50 ))

	.dataa(\u_AD1_CNT32|Q1BASE [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[10]~50 ),
	.combout(\u_AD1_CNT32|Q1BASE[11]~51_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[11]~52 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[11]~51 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1BASE[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N23
dffeas \u_AD1_CNT32|Q1BASE[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[11]~51_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[11] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[12]~53 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[12]~53_combout  = (\u_AD1_CNT32|Q1BASE [12] & (!\u_AD1_CNT32|Q1BASE[11]~52 )) # (!\u_AD1_CNT32|Q1BASE [12] & ((\u_AD1_CNT32|Q1BASE[11]~52 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[12]~54  = CARRY((!\u_AD1_CNT32|Q1BASE[11]~52 ) # (!\u_AD1_CNT32|Q1BASE [12]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[11]~52 ),
	.combout(\u_AD1_CNT32|Q1BASE[12]~53_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[12]~54 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[12]~53 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1BASE[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \u_AD1_CNT32|Q1BASE[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[12]~53_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[12] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[13]~55 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[13]~55_combout  = (\u_AD1_CNT32|Q1BASE [13] & (\u_AD1_CNT32|Q1BASE[12]~54  $ (GND))) # (!\u_AD1_CNT32|Q1BASE [13] & (!\u_AD1_CNT32|Q1BASE[12]~54  & VCC))
// \u_AD1_CNT32|Q1BASE[13]~56  = CARRY((\u_AD1_CNT32|Q1BASE [13] & !\u_AD1_CNT32|Q1BASE[12]~54 ))

	.dataa(\u_AD1_CNT32|Q1BASE [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[12]~54 ),
	.combout(\u_AD1_CNT32|Q1BASE[13]~55_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[13]~56 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[13]~55 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1BASE[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas \u_AD1_CNT32|Q1BASE[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[13]~55_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[13] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[14]~57 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[14]~57_combout  = (\u_AD1_CNT32|Q1BASE [14] & (!\u_AD1_CNT32|Q1BASE[13]~56 )) # (!\u_AD1_CNT32|Q1BASE [14] & ((\u_AD1_CNT32|Q1BASE[13]~56 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[14]~58  = CARRY((!\u_AD1_CNT32|Q1BASE[13]~56 ) # (!\u_AD1_CNT32|Q1BASE [14]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[13]~56 ),
	.combout(\u_AD1_CNT32|Q1BASE[14]~57_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[14]~58 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[14]~57 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1BASE[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N29
dffeas \u_AD1_CNT32|Q1BASE[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[14]~57_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[14] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[15]~59 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[15]~59_combout  = (\u_AD1_CNT32|Q1BASE [15] & (\u_AD1_CNT32|Q1BASE[14]~58  $ (GND))) # (!\u_AD1_CNT32|Q1BASE [15] & (!\u_AD1_CNT32|Q1BASE[14]~58  & VCC))
// \u_AD1_CNT32|Q1BASE[15]~60  = CARRY((\u_AD1_CNT32|Q1BASE [15] & !\u_AD1_CNT32|Q1BASE[14]~58 ))

	.dataa(\u_AD1_CNT32|Q1BASE [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[14]~58 ),
	.combout(\u_AD1_CNT32|Q1BASE[15]~59_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[15]~60 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[15]~59 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1BASE[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N31
dffeas \u_AD1_CNT32|Q1BASE[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[15]~59_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[15] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[16]~61 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[16]~61_combout  = (\u_AD1_CNT32|Q1BASE [16] & (!\u_AD1_CNT32|Q1BASE[15]~60 )) # (!\u_AD1_CNT32|Q1BASE [16] & ((\u_AD1_CNT32|Q1BASE[15]~60 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[16]~62  = CARRY((!\u_AD1_CNT32|Q1BASE[15]~60 ) # (!\u_AD1_CNT32|Q1BASE [16]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[15]~60 ),
	.combout(\u_AD1_CNT32|Q1BASE[16]~61_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[16]~62 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[16]~61 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1BASE[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N1
dffeas \u_AD1_CNT32|Q1BASE[16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[16]~61_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[16] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[17]~63 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[17]~63_combout  = (\u_AD1_CNT32|Q1BASE [17] & (\u_AD1_CNT32|Q1BASE[16]~62  $ (GND))) # (!\u_AD1_CNT32|Q1BASE [17] & (!\u_AD1_CNT32|Q1BASE[16]~62  & VCC))
// \u_AD1_CNT32|Q1BASE[17]~64  = CARRY((\u_AD1_CNT32|Q1BASE [17] & !\u_AD1_CNT32|Q1BASE[16]~62 ))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[16]~62 ),
	.combout(\u_AD1_CNT32|Q1BASE[17]~63_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[17]~64 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[17]~63 .lut_mask = 16'hC30C;
defparam \u_AD1_CNT32|Q1BASE[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \u_AD1_CNT32|Q1BASE[17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[17]~63_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[17] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[18]~65 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[18]~65_combout  = (\u_AD1_CNT32|Q1BASE [18] & (!\u_AD1_CNT32|Q1BASE[17]~64 )) # (!\u_AD1_CNT32|Q1BASE [18] & ((\u_AD1_CNT32|Q1BASE[17]~64 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[18]~66  = CARRY((!\u_AD1_CNT32|Q1BASE[17]~64 ) # (!\u_AD1_CNT32|Q1BASE [18]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[17]~64 ),
	.combout(\u_AD1_CNT32|Q1BASE[18]~65_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[18]~66 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[18]~65 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1BASE[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N5
dffeas \u_AD1_CNT32|Q1BASE[18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[18]~65_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[18] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[19]~67 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[19]~67_combout  = (\u_AD1_CNT32|Q1BASE [19] & (\u_AD1_CNT32|Q1BASE[18]~66  $ (GND))) # (!\u_AD1_CNT32|Q1BASE [19] & (!\u_AD1_CNT32|Q1BASE[18]~66  & VCC))
// \u_AD1_CNT32|Q1BASE[19]~68  = CARRY((\u_AD1_CNT32|Q1BASE [19] & !\u_AD1_CNT32|Q1BASE[18]~66 ))

	.dataa(\u_AD1_CNT32|Q1BASE [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[18]~66 ),
	.combout(\u_AD1_CNT32|Q1BASE[19]~67_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[19]~68 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[19]~67 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1BASE[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N7
dffeas \u_AD1_CNT32|Q1BASE[19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[19]~67_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[19] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[20]~69 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[20]~69_combout  = (\u_AD1_CNT32|Q1BASE [20] & (!\u_AD1_CNT32|Q1BASE[19]~68 )) # (!\u_AD1_CNT32|Q1BASE [20] & ((\u_AD1_CNT32|Q1BASE[19]~68 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[20]~70  = CARRY((!\u_AD1_CNT32|Q1BASE[19]~68 ) # (!\u_AD1_CNT32|Q1BASE [20]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[19]~68 ),
	.combout(\u_AD1_CNT32|Q1BASE[20]~69_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[20]~70 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[20]~69 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1BASE[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \u_AD1_CNT32|Q1BASE[20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[20]~69_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[20] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[21]~71 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[21]~71_combout  = (\u_AD1_CNT32|Q1BASE [21] & (\u_AD1_CNT32|Q1BASE[20]~70  $ (GND))) # (!\u_AD1_CNT32|Q1BASE [21] & (!\u_AD1_CNT32|Q1BASE[20]~70  & VCC))
// \u_AD1_CNT32|Q1BASE[21]~72  = CARRY((\u_AD1_CNT32|Q1BASE [21] & !\u_AD1_CNT32|Q1BASE[20]~70 ))

	.dataa(\u_AD1_CNT32|Q1BASE [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[20]~70 ),
	.combout(\u_AD1_CNT32|Q1BASE[21]~71_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[21]~72 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[21]~71 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1BASE[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N11
dffeas \u_AD1_CNT32|Q1BASE[21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[21]~71_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[21] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[22]~73 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[22]~73_combout  = (\u_AD1_CNT32|Q1BASE [22] & (!\u_AD1_CNT32|Q1BASE[21]~72 )) # (!\u_AD1_CNT32|Q1BASE [22] & ((\u_AD1_CNT32|Q1BASE[21]~72 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[22]~74  = CARRY((!\u_AD1_CNT32|Q1BASE[21]~72 ) # (!\u_AD1_CNT32|Q1BASE [22]))

	.dataa(\u_AD1_CNT32|Q1BASE [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[21]~72 ),
	.combout(\u_AD1_CNT32|Q1BASE[22]~73_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[22]~74 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[22]~73 .lut_mask = 16'h5A5F;
defparam \u_AD1_CNT32|Q1BASE[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N13
dffeas \u_AD1_CNT32|Q1BASE[22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[22]~73_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[22] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[23]~75 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[23]~75_combout  = (\u_AD1_CNT32|Q1BASE [23] & (\u_AD1_CNT32|Q1BASE[22]~74  $ (GND))) # (!\u_AD1_CNT32|Q1BASE [23] & (!\u_AD1_CNT32|Q1BASE[22]~74  & VCC))
// \u_AD1_CNT32|Q1BASE[23]~76  = CARRY((\u_AD1_CNT32|Q1BASE [23] & !\u_AD1_CNT32|Q1BASE[22]~74 ))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[22]~74 ),
	.combout(\u_AD1_CNT32|Q1BASE[23]~75_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[23]~76 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[23]~75 .lut_mask = 16'hC30C;
defparam \u_AD1_CNT32|Q1BASE[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \u_AD1_CNT32|Q1BASE[23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[23]~75_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[23] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[24]~77 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[24]~77_combout  = (\u_AD1_CNT32|Q1BASE [24] & (!\u_AD1_CNT32|Q1BASE[23]~76 )) # (!\u_AD1_CNT32|Q1BASE [24] & ((\u_AD1_CNT32|Q1BASE[23]~76 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[24]~78  = CARRY((!\u_AD1_CNT32|Q1BASE[23]~76 ) # (!\u_AD1_CNT32|Q1BASE [24]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[23]~76 ),
	.combout(\u_AD1_CNT32|Q1BASE[24]~77_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[24]~78 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[24]~77 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1BASE[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \u_AD1_CNT32|Q1BASE[24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[24]~77_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[24] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[25]~79 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[25]~79_combout  = (\u_AD1_CNT32|Q1BASE [25] & (\u_AD1_CNT32|Q1BASE[24]~78  $ (GND))) # (!\u_AD1_CNT32|Q1BASE [25] & (!\u_AD1_CNT32|Q1BASE[24]~78  & VCC))
// \u_AD1_CNT32|Q1BASE[25]~80  = CARRY((\u_AD1_CNT32|Q1BASE [25] & !\u_AD1_CNT32|Q1BASE[24]~78 ))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[24]~78 ),
	.combout(\u_AD1_CNT32|Q1BASE[25]~79_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[25]~80 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[25]~79 .lut_mask = 16'hC30C;
defparam \u_AD1_CNT32|Q1BASE[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N19
dffeas \u_AD1_CNT32|Q1BASE[25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[25]~79_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[25] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[26]~81 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[26]~81_combout  = (\u_AD1_CNT32|Q1BASE [26] & (!\u_AD1_CNT32|Q1BASE[25]~80 )) # (!\u_AD1_CNT32|Q1BASE [26] & ((\u_AD1_CNT32|Q1BASE[25]~80 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[26]~82  = CARRY((!\u_AD1_CNT32|Q1BASE[25]~80 ) # (!\u_AD1_CNT32|Q1BASE [26]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[25]~80 ),
	.combout(\u_AD1_CNT32|Q1BASE[26]~81_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[26]~82 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[26]~81 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1BASE[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \u_AD1_CNT32|Q1BASE[26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[26]~81_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[26] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[27]~83 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[27]~83_combout  = (\u_AD1_CNT32|Q1BASE [27] & (\u_AD1_CNT32|Q1BASE[26]~82  $ (GND))) # (!\u_AD1_CNT32|Q1BASE [27] & (!\u_AD1_CNT32|Q1BASE[26]~82  & VCC))
// \u_AD1_CNT32|Q1BASE[27]~84  = CARRY((\u_AD1_CNT32|Q1BASE [27] & !\u_AD1_CNT32|Q1BASE[26]~82 ))

	.dataa(\u_AD1_CNT32|Q1BASE [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[26]~82 ),
	.combout(\u_AD1_CNT32|Q1BASE[27]~83_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[27]~84 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[27]~83 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1BASE[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N23
dffeas \u_AD1_CNT32|Q1BASE[27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[27]~83_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[27] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[28]~85 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[28]~85_combout  = (\u_AD1_CNT32|Q1BASE [28] & (!\u_AD1_CNT32|Q1BASE[27]~84 )) # (!\u_AD1_CNT32|Q1BASE [28] & ((\u_AD1_CNT32|Q1BASE[27]~84 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[28]~86  = CARRY((!\u_AD1_CNT32|Q1BASE[27]~84 ) # (!\u_AD1_CNT32|Q1BASE [28]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[27]~84 ),
	.combout(\u_AD1_CNT32|Q1BASE[28]~85_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[28]~86 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[28]~85 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1BASE[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \u_AD1_CNT32|Q1BASE[28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[28]~85_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[28] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[29]~87 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[29]~87_combout  = (\u_AD1_CNT32|Q1BASE [29] & (\u_AD1_CNT32|Q1BASE[28]~86  $ (GND))) # (!\u_AD1_CNT32|Q1BASE [29] & (!\u_AD1_CNT32|Q1BASE[28]~86  & VCC))
// \u_AD1_CNT32|Q1BASE[29]~88  = CARRY((\u_AD1_CNT32|Q1BASE [29] & !\u_AD1_CNT32|Q1BASE[28]~86 ))

	.dataa(\u_AD1_CNT32|Q1BASE [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[28]~86 ),
	.combout(\u_AD1_CNT32|Q1BASE[29]~87_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[29]~88 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[29]~87 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1BASE[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \u_AD1_CNT32|Q1BASE[29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[29]~87_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[29] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[30]~89 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[30]~89_combout  = (\u_AD1_CNT32|Q1BASE [30] & (!\u_AD1_CNT32|Q1BASE[29]~88 )) # (!\u_AD1_CNT32|Q1BASE [30] & ((\u_AD1_CNT32|Q1BASE[29]~88 ) # (GND)))
// \u_AD1_CNT32|Q1BASE[30]~90  = CARRY((!\u_AD1_CNT32|Q1BASE[29]~88 ) # (!\u_AD1_CNT32|Q1BASE [30]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1BASE[29]~88 ),
	.combout(\u_AD1_CNT32|Q1BASE[30]~89_combout ),
	.cout(\u_AD1_CNT32|Q1BASE[30]~90 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[30]~89 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1BASE[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \u_AD1_CNT32|Q1BASE[30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[30]~89_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[30] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \u_AD1_CNT32|Q1BASE[31]~91 (
// Equation(s):
// \u_AD1_CNT32|Q1BASE[31]~91_combout  = \u_AD1_CNT32|Q1BASE [31] $ (!\u_AD1_CNT32|Q1BASE[30]~90 )

	.dataa(\u_AD1_CNT32|Q1BASE [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_AD1_CNT32|Q1BASE[30]~90 ),
	.combout(\u_AD1_CNT32|Q1BASE[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[31]~91 .lut_mask = 16'hA5A5;
defparam \u_AD1_CNT32|Q1BASE[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \u_AD1_CNT32|Q1BASE[31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_CNT32|Q1BASE[31]~91_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1BASE [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1BASE[31] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1BASE[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [15] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD1_CNT32|Q1BASE [31]))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [15]))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [15]),
	.datad(\u_AD1_CNT32|Q1BASE [31]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [15]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15] .lut_mask = 16'hFA50;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N22
cycloneive_lcell_comb \inst|Equal3~0 (
// Equation(s):
// \inst|Equal3~0_combout  = (\inst|addr [1] & (\inst|Equal4~0_combout  & (\inst|addr [0] & !\inst|addr [2])))

	.dataa(\inst|addr [1]),
	.datab(\inst|Equal4~0_combout ),
	.datac(\inst|addr [0]),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal3~0 .lut_mask = 16'h0080;
defparam \inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N2
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2 (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  = (\inst|fmc_rd_en~combout  & (!\FPGA_CS_NEL~input_o  & \inst|Equal3~0_combout ))

	.dataa(\inst|fmc_rd_en~combout ),
	.datab(\FPGA_CS_NEL~input_o ),
	.datac(\inst|Equal3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2 .lut_mask = 16'h2020;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [15] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [15])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [15])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datac(\u_AD1_CNT32|Q1BASE [15]),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [15]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [15]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneive_lcell_comb \inst|Selector0~3 (
// Equation(s):
// \inst|Selector0~3_combout  = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [15] & ((\inst|Equal2~0_combout ) # ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [15] & \inst|Equal3~0_combout )))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [15] & 
// (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [15] & (\inst|Equal3~0_combout )))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [15]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [15]),
	.datac(\inst|Equal3~0_combout ),
	.datad(\inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneive_lcell_comb \inst|Equal10~2 (
// Equation(s):
// \inst|Equal10~2_combout  = (!\inst|addr [2] & (\inst|Equal10~1_combout  & !\inst|addr [0]))

	.dataa(gnd),
	.datab(\inst|addr [2]),
	.datac(\inst|Equal10~1_combout ),
	.datad(\inst|addr [0]),
	.cin(gnd),
	.combout(\inst|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal10~2 .lut_mask = 16'h0030;
defparam \inst|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N29
dffeas \inst|read_data_1__reg[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[15]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[15] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N28
cycloneive_lcell_comb \inst3|CTRL_DATA[15] (
// Equation(s):
// \inst3|CTRL_DATA [15] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [15])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [15])))

	.dataa(gnd),
	.datab(\inst3|always0~2_combout ),
	.datac(\inst|read_data_1__reg [15]),
	.datad(\inst3|CTRL_DATA [15]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [15]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[15] .lut_mask = 16'hF3C0;
defparam \inst3|CTRL_DATA[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
cycloneive_lcell_comb \u_AD1_CNT32|Q1[0]~93 (
// Equation(s):
// \u_AD1_CNT32|Q1[0]~93_combout  = !\u_AD1_CNT32|Q1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD1_CNT32|Q1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD1_CNT32|Q1[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[0]~93 .lut_mask = 16'h0F0F;
defparam \u_AD1_CNT32|Q1[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N1
dffeas \u_AD1_CNT32|Q1[0] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[0]~93_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[0] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
cycloneive_lcell_comb \u_AD1_CNT32|Q1[1]~31 (
// Equation(s):
// \u_AD1_CNT32|Q1[1]~31_combout  = (\u_AD1_CNT32|Q1 [1] & (\u_AD1_CNT32|Q1 [0] $ (VCC))) # (!\u_AD1_CNT32|Q1 [1] & (\u_AD1_CNT32|Q1 [0] & VCC))
// \u_AD1_CNT32|Q1[1]~32  = CARRY((\u_AD1_CNT32|Q1 [1] & \u_AD1_CNT32|Q1 [0]))

	.dataa(\u_AD1_CNT32|Q1 [1]),
	.datab(\u_AD1_CNT32|Q1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_AD1_CNT32|Q1[1]~31_combout ),
	.cout(\u_AD1_CNT32|Q1[1]~32 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[1]~31 .lut_mask = 16'h6688;
defparam \u_AD1_CNT32|Q1[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N3
dffeas \u_AD1_CNT32|Q1[1] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[1]~31_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[1] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
cycloneive_lcell_comb \u_AD1_CNT32|Q1[2]~33 (
// Equation(s):
// \u_AD1_CNT32|Q1[2]~33_combout  = (\u_AD1_CNT32|Q1 [2] & (!\u_AD1_CNT32|Q1[1]~32 )) # (!\u_AD1_CNT32|Q1 [2] & ((\u_AD1_CNT32|Q1[1]~32 ) # (GND)))
// \u_AD1_CNT32|Q1[2]~34  = CARRY((!\u_AD1_CNT32|Q1[1]~32 ) # (!\u_AD1_CNT32|Q1 [2]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[1]~32 ),
	.combout(\u_AD1_CNT32|Q1[2]~33_combout ),
	.cout(\u_AD1_CNT32|Q1[2]~34 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[2]~33 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \u_AD1_CNT32|Q1[2] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[2]~33_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[2] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
cycloneive_lcell_comb \u_AD1_CNT32|Q1[3]~35 (
// Equation(s):
// \u_AD1_CNT32|Q1[3]~35_combout  = (\u_AD1_CNT32|Q1 [3] & (\u_AD1_CNT32|Q1[2]~34  $ (GND))) # (!\u_AD1_CNT32|Q1 [3] & (!\u_AD1_CNT32|Q1[2]~34  & VCC))
// \u_AD1_CNT32|Q1[3]~36  = CARRY((\u_AD1_CNT32|Q1 [3] & !\u_AD1_CNT32|Q1[2]~34 ))

	.dataa(\u_AD1_CNT32|Q1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[2]~34 ),
	.combout(\u_AD1_CNT32|Q1[3]~35_combout ),
	.cout(\u_AD1_CNT32|Q1[3]~36 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[3]~35 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N7
dffeas \u_AD1_CNT32|Q1[3] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[3]~35_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[3] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cycloneive_lcell_comb \u_AD1_CNT32|Q1[4]~37 (
// Equation(s):
// \u_AD1_CNT32|Q1[4]~37_combout  = (\u_AD1_CNT32|Q1 [4] & (!\u_AD1_CNT32|Q1[3]~36 )) # (!\u_AD1_CNT32|Q1 [4] & ((\u_AD1_CNT32|Q1[3]~36 ) # (GND)))
// \u_AD1_CNT32|Q1[4]~38  = CARRY((!\u_AD1_CNT32|Q1[3]~36 ) # (!\u_AD1_CNT32|Q1 [4]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[3]~36 ),
	.combout(\u_AD1_CNT32|Q1[4]~37_combout ),
	.cout(\u_AD1_CNT32|Q1[4]~38 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[4]~37 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N9
dffeas \u_AD1_CNT32|Q1[4] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[4]~37_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[4] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneive_lcell_comb \u_AD1_CNT32|Q1[5]~39 (
// Equation(s):
// \u_AD1_CNT32|Q1[5]~39_combout  = (\u_AD1_CNT32|Q1 [5] & (\u_AD1_CNT32|Q1[4]~38  $ (GND))) # (!\u_AD1_CNT32|Q1 [5] & (!\u_AD1_CNT32|Q1[4]~38  & VCC))
// \u_AD1_CNT32|Q1[5]~40  = CARRY((\u_AD1_CNT32|Q1 [5] & !\u_AD1_CNT32|Q1[4]~38 ))

	.dataa(\u_AD1_CNT32|Q1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[4]~38 ),
	.combout(\u_AD1_CNT32|Q1[5]~39_combout ),
	.cout(\u_AD1_CNT32|Q1[5]~40 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[5]~39 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N11
dffeas \u_AD1_CNT32|Q1[5] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[5]~39_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[5] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cycloneive_lcell_comb \u_AD1_CNT32|Q1[6]~41 (
// Equation(s):
// \u_AD1_CNT32|Q1[6]~41_combout  = (\u_AD1_CNT32|Q1 [6] & (!\u_AD1_CNT32|Q1[5]~40 )) # (!\u_AD1_CNT32|Q1 [6] & ((\u_AD1_CNT32|Q1[5]~40 ) # (GND)))
// \u_AD1_CNT32|Q1[6]~42  = CARRY((!\u_AD1_CNT32|Q1[5]~40 ) # (!\u_AD1_CNT32|Q1 [6]))

	.dataa(\u_AD1_CNT32|Q1 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[5]~40 ),
	.combout(\u_AD1_CNT32|Q1[6]~41_combout ),
	.cout(\u_AD1_CNT32|Q1[6]~42 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[6]~41 .lut_mask = 16'h5A5F;
defparam \u_AD1_CNT32|Q1[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas \u_AD1_CNT32|Q1[6] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[6]~41_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[6] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
cycloneive_lcell_comb \u_AD1_CNT32|Q1[7]~43 (
// Equation(s):
// \u_AD1_CNT32|Q1[7]~43_combout  = (\u_AD1_CNT32|Q1 [7] & (\u_AD1_CNT32|Q1[6]~42  $ (GND))) # (!\u_AD1_CNT32|Q1 [7] & (!\u_AD1_CNT32|Q1[6]~42  & VCC))
// \u_AD1_CNT32|Q1[7]~44  = CARRY((\u_AD1_CNT32|Q1 [7] & !\u_AD1_CNT32|Q1[6]~42 ))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[6]~42 ),
	.combout(\u_AD1_CNT32|Q1[7]~43_combout ),
	.cout(\u_AD1_CNT32|Q1[7]~44 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[7]~43 .lut_mask = 16'hC30C;
defparam \u_AD1_CNT32|Q1[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N15
dffeas \u_AD1_CNT32|Q1[7] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[7]~43_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[7] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cycloneive_lcell_comb \u_AD1_CNT32|Q1[8]~45 (
// Equation(s):
// \u_AD1_CNT32|Q1[8]~45_combout  = (\u_AD1_CNT32|Q1 [8] & (!\u_AD1_CNT32|Q1[7]~44 )) # (!\u_AD1_CNT32|Q1 [8] & ((\u_AD1_CNT32|Q1[7]~44 ) # (GND)))
// \u_AD1_CNT32|Q1[8]~46  = CARRY((!\u_AD1_CNT32|Q1[7]~44 ) # (!\u_AD1_CNT32|Q1 [8]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[7]~44 ),
	.combout(\u_AD1_CNT32|Q1[8]~45_combout ),
	.cout(\u_AD1_CNT32|Q1[8]~46 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[8]~45 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N17
dffeas \u_AD1_CNT32|Q1[8] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[8]~45_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[8] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneive_lcell_comb \u_AD1_CNT32|Q1[9]~47 (
// Equation(s):
// \u_AD1_CNT32|Q1[9]~47_combout  = (\u_AD1_CNT32|Q1 [9] & (\u_AD1_CNT32|Q1[8]~46  $ (GND))) # (!\u_AD1_CNT32|Q1 [9] & (!\u_AD1_CNT32|Q1[8]~46  & VCC))
// \u_AD1_CNT32|Q1[9]~48  = CARRY((\u_AD1_CNT32|Q1 [9] & !\u_AD1_CNT32|Q1[8]~46 ))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[8]~46 ),
	.combout(\u_AD1_CNT32|Q1[9]~47_combout ),
	.cout(\u_AD1_CNT32|Q1[9]~48 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[9]~47 .lut_mask = 16'hC30C;
defparam \u_AD1_CNT32|Q1[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N19
dffeas \u_AD1_CNT32|Q1[9] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[9]~47_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[9] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
cycloneive_lcell_comb \u_AD1_CNT32|Q1[10]~49 (
// Equation(s):
// \u_AD1_CNT32|Q1[10]~49_combout  = (\u_AD1_CNT32|Q1 [10] & (!\u_AD1_CNT32|Q1[9]~48 )) # (!\u_AD1_CNT32|Q1 [10] & ((\u_AD1_CNT32|Q1[9]~48 ) # (GND)))
// \u_AD1_CNT32|Q1[10]~50  = CARRY((!\u_AD1_CNT32|Q1[9]~48 ) # (!\u_AD1_CNT32|Q1 [10]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[9]~48 ),
	.combout(\u_AD1_CNT32|Q1[10]~49_combout ),
	.cout(\u_AD1_CNT32|Q1[10]~50 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[10]~49 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N21
dffeas \u_AD1_CNT32|Q1[10] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[10]~49_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[10] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
cycloneive_lcell_comb \u_AD1_CNT32|Q1[11]~51 (
// Equation(s):
// \u_AD1_CNT32|Q1[11]~51_combout  = (\u_AD1_CNT32|Q1 [11] & (\u_AD1_CNT32|Q1[10]~50  $ (GND))) # (!\u_AD1_CNT32|Q1 [11] & (!\u_AD1_CNT32|Q1[10]~50  & VCC))
// \u_AD1_CNT32|Q1[11]~52  = CARRY((\u_AD1_CNT32|Q1 [11] & !\u_AD1_CNT32|Q1[10]~50 ))

	.dataa(\u_AD1_CNT32|Q1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[10]~50 ),
	.combout(\u_AD1_CNT32|Q1[11]~51_combout ),
	.cout(\u_AD1_CNT32|Q1[11]~52 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[11]~51 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N23
dffeas \u_AD1_CNT32|Q1[11] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[11]~51_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[11] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
cycloneive_lcell_comb \u_AD1_CNT32|Q1[12]~53 (
// Equation(s):
// \u_AD1_CNT32|Q1[12]~53_combout  = (\u_AD1_CNT32|Q1 [12] & (!\u_AD1_CNT32|Q1[11]~52 )) # (!\u_AD1_CNT32|Q1 [12] & ((\u_AD1_CNT32|Q1[11]~52 ) # (GND)))
// \u_AD1_CNT32|Q1[12]~54  = CARRY((!\u_AD1_CNT32|Q1[11]~52 ) # (!\u_AD1_CNT32|Q1 [12]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[11]~52 ),
	.combout(\u_AD1_CNT32|Q1[12]~53_combout ),
	.cout(\u_AD1_CNT32|Q1[12]~54 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[12]~53 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N25
dffeas \u_AD1_CNT32|Q1[12] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[12]~53_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[12] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
cycloneive_lcell_comb \u_AD1_CNT32|Q1[13]~55 (
// Equation(s):
// \u_AD1_CNT32|Q1[13]~55_combout  = (\u_AD1_CNT32|Q1 [13] & (\u_AD1_CNT32|Q1[12]~54  $ (GND))) # (!\u_AD1_CNT32|Q1 [13] & (!\u_AD1_CNT32|Q1[12]~54  & VCC))
// \u_AD1_CNT32|Q1[13]~56  = CARRY((\u_AD1_CNT32|Q1 [13] & !\u_AD1_CNT32|Q1[12]~54 ))

	.dataa(\u_AD1_CNT32|Q1 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[12]~54 ),
	.combout(\u_AD1_CNT32|Q1[13]~55_combout ),
	.cout(\u_AD1_CNT32|Q1[13]~56 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[13]~55 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N27
dffeas \u_AD1_CNT32|Q1[13] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[13]~55_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[13] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
cycloneive_lcell_comb \u_AD1_CNT32|Q1[14]~57 (
// Equation(s):
// \u_AD1_CNT32|Q1[14]~57_combout  = (\u_AD1_CNT32|Q1 [14] & (!\u_AD1_CNT32|Q1[13]~56 )) # (!\u_AD1_CNT32|Q1 [14] & ((\u_AD1_CNT32|Q1[13]~56 ) # (GND)))
// \u_AD1_CNT32|Q1[14]~58  = CARRY((!\u_AD1_CNT32|Q1[13]~56 ) # (!\u_AD1_CNT32|Q1 [14]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[13]~56 ),
	.combout(\u_AD1_CNT32|Q1[14]~57_combout ),
	.cout(\u_AD1_CNT32|Q1[14]~58 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[14]~57 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \u_AD1_CNT32|Q1[14] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[14]~57_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[14] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
cycloneive_lcell_comb \u_AD1_CNT32|Q1[15]~59 (
// Equation(s):
// \u_AD1_CNT32|Q1[15]~59_combout  = (\u_AD1_CNT32|Q1 [15] & (\u_AD1_CNT32|Q1[14]~58  $ (GND))) # (!\u_AD1_CNT32|Q1 [15] & (!\u_AD1_CNT32|Q1[14]~58  & VCC))
// \u_AD1_CNT32|Q1[15]~60  = CARRY((\u_AD1_CNT32|Q1 [15] & !\u_AD1_CNT32|Q1[14]~58 ))

	.dataa(\u_AD1_CNT32|Q1 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[14]~58 ),
	.combout(\u_AD1_CNT32|Q1[15]~59_combout ),
	.cout(\u_AD1_CNT32|Q1[15]~60 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[15]~59 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N31
dffeas \u_AD1_CNT32|Q1[15] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[15]~59_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[15] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneive_lcell_comb \u_AD1_CNT32|Q1[16]~61 (
// Equation(s):
// \u_AD1_CNT32|Q1[16]~61_combout  = (\u_AD1_CNT32|Q1 [16] & (!\u_AD1_CNT32|Q1[15]~60 )) # (!\u_AD1_CNT32|Q1 [16] & ((\u_AD1_CNT32|Q1[15]~60 ) # (GND)))
// \u_AD1_CNT32|Q1[16]~62  = CARRY((!\u_AD1_CNT32|Q1[15]~60 ) # (!\u_AD1_CNT32|Q1 [16]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[15]~60 ),
	.combout(\u_AD1_CNT32|Q1[16]~61_combout ),
	.cout(\u_AD1_CNT32|Q1[16]~62 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[16]~61 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \u_AD1_CNT32|Q1[16] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[16]~61_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[16] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
cycloneive_lcell_comb \u_AD1_CNT32|Q1[17]~63 (
// Equation(s):
// \u_AD1_CNT32|Q1[17]~63_combout  = (\u_AD1_CNT32|Q1 [17] & (\u_AD1_CNT32|Q1[16]~62  $ (GND))) # (!\u_AD1_CNT32|Q1 [17] & (!\u_AD1_CNT32|Q1[16]~62  & VCC))
// \u_AD1_CNT32|Q1[17]~64  = CARRY((\u_AD1_CNT32|Q1 [17] & !\u_AD1_CNT32|Q1[16]~62 ))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[16]~62 ),
	.combout(\u_AD1_CNT32|Q1[17]~63_combout ),
	.cout(\u_AD1_CNT32|Q1[17]~64 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[17]~63 .lut_mask = 16'hC30C;
defparam \u_AD1_CNT32|Q1[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N3
dffeas \u_AD1_CNT32|Q1[17] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[17]~63_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[17] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
cycloneive_lcell_comb \u_AD1_CNT32|Q1[18]~65 (
// Equation(s):
// \u_AD1_CNT32|Q1[18]~65_combout  = (\u_AD1_CNT32|Q1 [18] & (!\u_AD1_CNT32|Q1[17]~64 )) # (!\u_AD1_CNT32|Q1 [18] & ((\u_AD1_CNT32|Q1[17]~64 ) # (GND)))
// \u_AD1_CNT32|Q1[18]~66  = CARRY((!\u_AD1_CNT32|Q1[17]~64 ) # (!\u_AD1_CNT32|Q1 [18]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[17]~64 ),
	.combout(\u_AD1_CNT32|Q1[18]~65_combout ),
	.cout(\u_AD1_CNT32|Q1[18]~66 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[18]~65 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N5
dffeas \u_AD1_CNT32|Q1[18] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[18]~65_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[18] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N6
cycloneive_lcell_comb \u_AD1_CNT32|Q1[19]~67 (
// Equation(s):
// \u_AD1_CNT32|Q1[19]~67_combout  = (\u_AD1_CNT32|Q1 [19] & (\u_AD1_CNT32|Q1[18]~66  $ (GND))) # (!\u_AD1_CNT32|Q1 [19] & (!\u_AD1_CNT32|Q1[18]~66  & VCC))
// \u_AD1_CNT32|Q1[19]~68  = CARRY((\u_AD1_CNT32|Q1 [19] & !\u_AD1_CNT32|Q1[18]~66 ))

	.dataa(\u_AD1_CNT32|Q1 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[18]~66 ),
	.combout(\u_AD1_CNT32|Q1[19]~67_combout ),
	.cout(\u_AD1_CNT32|Q1[19]~68 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[19]~67 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N7
dffeas \u_AD1_CNT32|Q1[19] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[19]~67_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[19] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N8
cycloneive_lcell_comb \u_AD1_CNT32|Q1[20]~69 (
// Equation(s):
// \u_AD1_CNT32|Q1[20]~69_combout  = (\u_AD1_CNT32|Q1 [20] & (!\u_AD1_CNT32|Q1[19]~68 )) # (!\u_AD1_CNT32|Q1 [20] & ((\u_AD1_CNT32|Q1[19]~68 ) # (GND)))
// \u_AD1_CNT32|Q1[20]~70  = CARRY((!\u_AD1_CNT32|Q1[19]~68 ) # (!\u_AD1_CNT32|Q1 [20]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[19]~68 ),
	.combout(\u_AD1_CNT32|Q1[20]~69_combout ),
	.cout(\u_AD1_CNT32|Q1[20]~70 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[20]~69 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N9
dffeas \u_AD1_CNT32|Q1[20] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[20]~69_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[20] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N10
cycloneive_lcell_comb \u_AD1_CNT32|Q1[21]~71 (
// Equation(s):
// \u_AD1_CNT32|Q1[21]~71_combout  = (\u_AD1_CNT32|Q1 [21] & (\u_AD1_CNT32|Q1[20]~70  $ (GND))) # (!\u_AD1_CNT32|Q1 [21] & (!\u_AD1_CNT32|Q1[20]~70  & VCC))
// \u_AD1_CNT32|Q1[21]~72  = CARRY((\u_AD1_CNT32|Q1 [21] & !\u_AD1_CNT32|Q1[20]~70 ))

	.dataa(\u_AD1_CNT32|Q1 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[20]~70 ),
	.combout(\u_AD1_CNT32|Q1[21]~71_combout ),
	.cout(\u_AD1_CNT32|Q1[21]~72 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[21]~71 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N11
dffeas \u_AD1_CNT32|Q1[21] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[21]~71_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[21] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N12
cycloneive_lcell_comb \u_AD1_CNT32|Q1[22]~73 (
// Equation(s):
// \u_AD1_CNT32|Q1[22]~73_combout  = (\u_AD1_CNT32|Q1 [22] & (!\u_AD1_CNT32|Q1[21]~72 )) # (!\u_AD1_CNT32|Q1 [22] & ((\u_AD1_CNT32|Q1[21]~72 ) # (GND)))
// \u_AD1_CNT32|Q1[22]~74  = CARRY((!\u_AD1_CNT32|Q1[21]~72 ) # (!\u_AD1_CNT32|Q1 [22]))

	.dataa(\u_AD1_CNT32|Q1 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[21]~72 ),
	.combout(\u_AD1_CNT32|Q1[22]~73_combout ),
	.cout(\u_AD1_CNT32|Q1[22]~74 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[22]~73 .lut_mask = 16'h5A5F;
defparam \u_AD1_CNT32|Q1[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N13
dffeas \u_AD1_CNT32|Q1[22] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[22]~73_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[22] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N14
cycloneive_lcell_comb \u_AD1_CNT32|Q1[23]~75 (
// Equation(s):
// \u_AD1_CNT32|Q1[23]~75_combout  = (\u_AD1_CNT32|Q1 [23] & (\u_AD1_CNT32|Q1[22]~74  $ (GND))) # (!\u_AD1_CNT32|Q1 [23] & (!\u_AD1_CNT32|Q1[22]~74  & VCC))
// \u_AD1_CNT32|Q1[23]~76  = CARRY((\u_AD1_CNT32|Q1 [23] & !\u_AD1_CNT32|Q1[22]~74 ))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[22]~74 ),
	.combout(\u_AD1_CNT32|Q1[23]~75_combout ),
	.cout(\u_AD1_CNT32|Q1[23]~76 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[23]~75 .lut_mask = 16'hC30C;
defparam \u_AD1_CNT32|Q1[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N15
dffeas \u_AD1_CNT32|Q1[23] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[23]~75_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[23] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N16
cycloneive_lcell_comb \u_AD1_CNT32|Q1[24]~77 (
// Equation(s):
// \u_AD1_CNT32|Q1[24]~77_combout  = (\u_AD1_CNT32|Q1 [24] & (!\u_AD1_CNT32|Q1[23]~76 )) # (!\u_AD1_CNT32|Q1 [24] & ((\u_AD1_CNT32|Q1[23]~76 ) # (GND)))
// \u_AD1_CNT32|Q1[24]~78  = CARRY((!\u_AD1_CNT32|Q1[23]~76 ) # (!\u_AD1_CNT32|Q1 [24]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[23]~76 ),
	.combout(\u_AD1_CNT32|Q1[24]~77_combout ),
	.cout(\u_AD1_CNT32|Q1[24]~78 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[24]~77 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N17
dffeas \u_AD1_CNT32|Q1[24] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[24]~77_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[24] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
cycloneive_lcell_comb \u_AD1_CNT32|Q1[25]~79 (
// Equation(s):
// \u_AD1_CNT32|Q1[25]~79_combout  = (\u_AD1_CNT32|Q1 [25] & (\u_AD1_CNT32|Q1[24]~78  $ (GND))) # (!\u_AD1_CNT32|Q1 [25] & (!\u_AD1_CNT32|Q1[24]~78  & VCC))
// \u_AD1_CNT32|Q1[25]~80  = CARRY((\u_AD1_CNT32|Q1 [25] & !\u_AD1_CNT32|Q1[24]~78 ))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[24]~78 ),
	.combout(\u_AD1_CNT32|Q1[25]~79_combout ),
	.cout(\u_AD1_CNT32|Q1[25]~80 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[25]~79 .lut_mask = 16'hC30C;
defparam \u_AD1_CNT32|Q1[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N19
dffeas \u_AD1_CNT32|Q1[25] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[25]~79_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[25] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
cycloneive_lcell_comb \u_AD1_CNT32|Q1[26]~81 (
// Equation(s):
// \u_AD1_CNT32|Q1[26]~81_combout  = (\u_AD1_CNT32|Q1 [26] & (!\u_AD1_CNT32|Q1[25]~80 )) # (!\u_AD1_CNT32|Q1 [26] & ((\u_AD1_CNT32|Q1[25]~80 ) # (GND)))
// \u_AD1_CNT32|Q1[26]~82  = CARRY((!\u_AD1_CNT32|Q1[25]~80 ) # (!\u_AD1_CNT32|Q1 [26]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[25]~80 ),
	.combout(\u_AD1_CNT32|Q1[26]~81_combout ),
	.cout(\u_AD1_CNT32|Q1[26]~82 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[26]~81 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N21
dffeas \u_AD1_CNT32|Q1[26] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[26]~81_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[26] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
cycloneive_lcell_comb \u_AD1_CNT32|Q1[27]~83 (
// Equation(s):
// \u_AD1_CNT32|Q1[27]~83_combout  = (\u_AD1_CNT32|Q1 [27] & (\u_AD1_CNT32|Q1[26]~82  $ (GND))) # (!\u_AD1_CNT32|Q1 [27] & (!\u_AD1_CNT32|Q1[26]~82  & VCC))
// \u_AD1_CNT32|Q1[27]~84  = CARRY((\u_AD1_CNT32|Q1 [27] & !\u_AD1_CNT32|Q1[26]~82 ))

	.dataa(\u_AD1_CNT32|Q1 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[26]~82 ),
	.combout(\u_AD1_CNT32|Q1[27]~83_combout ),
	.cout(\u_AD1_CNT32|Q1[27]~84 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[27]~83 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N23
dffeas \u_AD1_CNT32|Q1[27] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[27]~83_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[27] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
cycloneive_lcell_comb \u_AD1_CNT32|Q1[28]~85 (
// Equation(s):
// \u_AD1_CNT32|Q1[28]~85_combout  = (\u_AD1_CNT32|Q1 [28] & (!\u_AD1_CNT32|Q1[27]~84 )) # (!\u_AD1_CNT32|Q1 [28] & ((\u_AD1_CNT32|Q1[27]~84 ) # (GND)))
// \u_AD1_CNT32|Q1[28]~86  = CARRY((!\u_AD1_CNT32|Q1[27]~84 ) # (!\u_AD1_CNT32|Q1 [28]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[27]~84 ),
	.combout(\u_AD1_CNT32|Q1[28]~85_combout ),
	.cout(\u_AD1_CNT32|Q1[28]~86 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[28]~85 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N25
dffeas \u_AD1_CNT32|Q1[28] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[28]~85_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[28] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
cycloneive_lcell_comb \u_AD1_CNT32|Q1[29]~87 (
// Equation(s):
// \u_AD1_CNT32|Q1[29]~87_combout  = (\u_AD1_CNT32|Q1 [29] & (\u_AD1_CNT32|Q1[28]~86  $ (GND))) # (!\u_AD1_CNT32|Q1 [29] & (!\u_AD1_CNT32|Q1[28]~86  & VCC))
// \u_AD1_CNT32|Q1[29]~88  = CARRY((\u_AD1_CNT32|Q1 [29] & !\u_AD1_CNT32|Q1[28]~86 ))

	.dataa(\u_AD1_CNT32|Q1 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[28]~86 ),
	.combout(\u_AD1_CNT32|Q1[29]~87_combout ),
	.cout(\u_AD1_CNT32|Q1[29]~88 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[29]~87 .lut_mask = 16'hA50A;
defparam \u_AD1_CNT32|Q1[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N27
dffeas \u_AD1_CNT32|Q1[29] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[29]~87_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[29] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
cycloneive_lcell_comb \u_AD1_CNT32|Q1[30]~89 (
// Equation(s):
// \u_AD1_CNT32|Q1[30]~89_combout  = (\u_AD1_CNT32|Q1 [30] & (!\u_AD1_CNT32|Q1[29]~88 )) # (!\u_AD1_CNT32|Q1 [30] & ((\u_AD1_CNT32|Q1[29]~88 ) # (GND)))
// \u_AD1_CNT32|Q1[30]~90  = CARRY((!\u_AD1_CNT32|Q1[29]~88 ) # (!\u_AD1_CNT32|Q1 [30]))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_CNT32|Q1[29]~88 ),
	.combout(\u_AD1_CNT32|Q1[30]~89_combout ),
	.cout(\u_AD1_CNT32|Q1[30]~90 ));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[30]~89 .lut_mask = 16'h3C3F;
defparam \u_AD1_CNT32|Q1[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \u_AD1_CNT32|Q1[30] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[30]~89_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[30] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
cycloneive_lcell_comb \u_AD1_CNT32|Q1[31]~91 (
// Equation(s):
// \u_AD1_CNT32|Q1[31]~91_combout  = \u_AD1_CNT32|Q1 [31] $ (!\u_AD1_CNT32|Q1[30]~90 )

	.dataa(\u_AD1_CNT32|Q1 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_AD1_CNT32|Q1[30]~90 ),
	.combout(\u_AD1_CNT32|Q1[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[31]~91 .lut_mask = 16'hA5A5;
defparam \u_AD1_CNT32|Q1[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N31
dffeas \u_AD1_CNT32|Q1[31] (
	.clk(\AD1_INPUT_CLK~input_o ),
	.d(\u_AD1_CNT32|Q1[31]~91_combout ),
	.asdata(vcc),
	.clrn(\inst3|CTRL_DATA [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_CNT32|Q1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_CNT32|Q1[31] .is_wysiwyg = "true";
defparam \u_AD1_CNT32|Q1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0 (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0_combout  = (\u_AD_FREQ_MEASURE|always0~0_combout  & (!\inst|addr [2] & (\inst|Equal10~1_combout  & !\inst|addr [0])))

	.dataa(\u_AD_FREQ_MEASURE|always0~0_combout ),
	.datab(\inst|addr [2]),
	.datac(\inst|Equal10~1_combout ),
	.datad(\inst|addr [0]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0 .lut_mask = 16'h0020;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ));
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl .clock_type = "global clock";
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [15] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [31])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [15])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [31]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [15]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [15]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \inst|Selector0~4 (
// Equation(s):
// \inst|Selector0~4_combout  = (\inst|Equal10~2_combout  & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [15]) # ((\inst|Equal1~3_combout  & \inst3|CTRL_DATA [15])))) # (!\inst|Equal10~2_combout  & (\inst|Equal1~3_combout  & (\inst3|CTRL_DATA [15])))

	.dataa(\inst|Equal10~2_combout ),
	.datab(\inst|Equal1~3_combout ),
	.datac(\inst3|CTRL_DATA [15]),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [15]),
	.cin(gnd),
	.combout(\inst|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneive_lcell_comb \inst|Equal11~0 (
// Equation(s):
// \inst|Equal11~0_combout  = (!\inst|addr [2] & (\inst|Equal10~1_combout  & \inst|addr [0]))

	.dataa(gnd),
	.datab(\inst|addr [2]),
	.datac(\inst|Equal10~1_combout ),
	.datad(\inst|addr [0]),
	.cin(gnd),
	.combout(\inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal11~0 .lut_mask = 16'h3000;
defparam \inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0 (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0_combout  = (\u_AD_FREQ_MEASURE|always0~0_combout  & (!\inst|addr [2] & (\inst|Equal10~1_combout  & \inst|addr [0])))

	.dataa(\u_AD_FREQ_MEASURE|always0~0_combout ),
	.datab(\inst|addr [2]),
	.datac(\inst|Equal10~1_combout ),
	.datad(\inst|addr [0]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0 .lut_mask = 16'h2000;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ));
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl .clock_type = "global clock";
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [15] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [15])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [15])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [15]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [15]),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [15]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15] .lut_mask = 16'hCCF0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \inst|Selector0~5 (
// Equation(s):
// \inst|Selector0~5_combout  = (\inst|Selector0~4_combout ) # ((\inst|Equal11~0_combout  & \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [15]))

	.dataa(\inst|Selector0~4_combout ),
	.datab(\inst|Equal11~0_combout ),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~5 .lut_mask = 16'hEAEA;
defparam \inst|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \inst|Selector0~6 (
// Equation(s):
// \inst|Selector0~6_combout  = (\inst|Selector0~1_combout ) # ((\inst|Selector0~2_combout ) # ((\inst|Selector0~3_combout ) # (\inst|Selector0~5_combout )))

	.dataa(\inst|Selector0~1_combout ),
	.datab(\inst|Selector0~2_combout ),
	.datac(\inst|Selector0~3_combout ),
	.datad(\inst|Selector0~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N0
cycloneive_lcell_comb \u_DA_FREQ_WORD|always0~0 (
// Equation(s):
// \u_DA_FREQ_WORD|always0~0_combout  = (!\FPGA_WR_NWE~input_o  & (!\FPGA_CS_NEL~input_o  & \FPGA_NL_NADV~input_o ))

	.dataa(\FPGA_WR_NWE~input_o ),
	.datab(gnd),
	.datac(\FPGA_CS_NEL~input_o ),
	.datad(\FPGA_NL_NADV~input_o ),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|always0~0 .lut_mask = 16'h0500;
defparam \u_DA_FREQ_WORD|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \inst|rd_data_reg[15]~0 (
// Equation(s):
// \inst|rd_data_reg[15]~0_combout  = (\RST~input_o  & (!\u_DA_FREQ_WORD|always0~0_combout  & \inst|fmc_rd_en~combout ))

	.dataa(gnd),
	.datab(\RST~input_o ),
	.datac(\u_DA_FREQ_WORD|always0~0_combout ),
	.datad(\inst|fmc_rd_en~combout ),
	.cin(gnd),
	.combout(\inst|rd_data_reg[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rd_data_reg[15]~0 .lut_mask = 16'h0C00;
defparam \inst|rd_data_reg[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \inst|rd_data_reg[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[15] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[14] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [14] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [14])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [14])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datac(\u_AD2_CNT32|Q1 [14]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [14]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [14]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[14] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[14] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [14] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [30])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [14])))

	.dataa(\u_AD2_CNT32|Q1 [30]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [14]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [14]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[14] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
cycloneive_lcell_comb \inst|Selector1~2 (
// Equation(s):
// \inst|Selector1~2_combout  = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [14] & ((\inst|Equal13~0_combout ) # ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [14] & \inst|Equal12~0_combout )))) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [14] & 
// (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [14] & ((\inst|Equal12~0_combout ))))

	.dataa(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [14]),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [14]),
	.datac(\inst|Equal13~0_combout ),
	.datad(\inst|Equal12~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~2 .lut_mask = 16'hECA0;
defparam \inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[14] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [14] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [14])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [14])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datac(\u_AD2_CNT32|Q1BASE [14]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [14]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [14]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[14] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[14] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [14] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [30])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [14])))

	.dataa(\u_AD2_CNT32|Q1BASE [30]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [14]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [14]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[14] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneive_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = (\inst|Equal5~0_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [14]) # ((\inst|Equal4~1_combout  & \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [14])))) # (!\inst|Equal5~0_combout  & (((\inst|Equal4~1_combout  & 
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [14]))))

	.dataa(\inst|Equal5~0_combout ),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [14]),
	.datac(\inst|Equal4~1_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [14]),
	.cin(gnd),
	.combout(\inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~0 .lut_mask = 16'hF888;
defparam \inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneive_lcell_comb \inst|Selector1~1 (
// Equation(s):
// \inst|Selector1~1_combout  = (\inst|Selector1~0_combout ) # ((\inst|rd_data_reg [14] & !\inst|WideNor0~4_combout ))

	.dataa(\inst|Selector1~0_combout ),
	.datab(\inst|rd_data_reg [14]),
	.datac(\inst|WideNor0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~1 .lut_mask = 16'hAEAE;
defparam \inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[14] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [14] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [30])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [14])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [30]),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [14]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [14]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[14] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[14] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [14] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [14])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [14])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [14]),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [14]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [14]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[14] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N26
cycloneive_lcell_comb \inst|Selector1~3 (
// Equation(s):
// \inst|Selector1~3_combout  = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [14] & ((\inst|Equal2~0_combout ) # ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [14] & \inst|Equal3~0_combout )))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [14] & 
// (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [14] & (\inst|Equal3~0_combout )))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [14]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [14]),
	.datac(\inst|Equal3~0_combout ),
	.datad(\inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[14] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [14] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [14])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [14])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [14]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [14]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [14]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[14] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N7
dffeas \inst|read_data_1__reg[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[14]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[14] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N6
cycloneive_lcell_comb \inst3|CTRL_DATA[14] (
// Equation(s):
// \inst3|CTRL_DATA [14] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [14])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [14])))

	.dataa(\inst3|always0~2_combout ),
	.datab(gnd),
	.datac(\inst|read_data_1__reg [14]),
	.datad(\inst3|CTRL_DATA [14]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [14]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[14] .lut_mask = 16'hF5A0;
defparam \inst3|CTRL_DATA[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N22
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[14] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [14] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [30])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [14])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [30]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [14]),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [14]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[14] .lut_mask = 16'hCCF0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N16
cycloneive_lcell_comb \inst|Selector1~4 (
// Equation(s):
// \inst|Selector1~4_combout  = (\inst3|CTRL_DATA [14] & ((\inst|Equal1~3_combout ) # ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [14] & \inst|Equal10~2_combout )))) # (!\inst3|CTRL_DATA [14] & (((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [14] & \inst|Equal10~2_combout 
// ))))

	.dataa(\inst3|CTRL_DATA [14]),
	.datab(\inst|Equal1~3_combout ),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [14]),
	.datad(\inst|Equal10~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~4 .lut_mask = 16'hF888;
defparam \inst|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneive_lcell_comb \inst|Selector1~5 (
// Equation(s):
// \inst|Selector1~5_combout  = (\inst|Selector1~4_combout ) # ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [14] & \inst|Equal11~0_combout ))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [14]),
	.datac(\inst|Equal11~0_combout ),
	.datad(\inst|Selector1~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~5 .lut_mask = 16'hFFC0;
defparam \inst|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \inst|Selector1~6 (
// Equation(s):
// \inst|Selector1~6_combout  = (\inst|Selector1~2_combout ) # ((\inst|Selector1~1_combout ) # ((\inst|Selector1~3_combout ) # (\inst|Selector1~5_combout )))

	.dataa(\inst|Selector1~2_combout ),
	.datab(\inst|Selector1~1_combout ),
	.datac(\inst|Selector1~3_combout ),
	.datad(\inst|Selector1~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \inst|rd_data_reg[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[14] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[13] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [13] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [13])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [13])))

	.dataa(\u_AD1_CNT32|Q1 [13]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [13]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [13]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[13] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N1
dffeas \inst|read_data_1__reg[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[13]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[13] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N0
cycloneive_lcell_comb \inst3|CTRL_DATA[13] (
// Equation(s):
// \inst3|CTRL_DATA [13] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [13])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [13])))

	.dataa(\inst3|always0~2_combout ),
	.datab(gnd),
	.datac(\inst|read_data_1__reg [13]),
	.datad(\inst3|CTRL_DATA [13]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [13]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[13] .lut_mask = 16'hF5A0;
defparam \inst3|CTRL_DATA[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[13] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [13] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [29])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [13])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [29]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [13]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [13]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[13] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N26
cycloneive_lcell_comb \inst|Selector2~4 (
// Equation(s):
// \inst|Selector2~4_combout  = (\inst|Equal10~2_combout  & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [13]) # ((\inst3|CTRL_DATA [13] & \inst|Equal1~3_combout )))) # (!\inst|Equal10~2_combout  & (\inst3|CTRL_DATA [13] & (\inst|Equal1~3_combout )))

	.dataa(\inst|Equal10~2_combout ),
	.datab(\inst3|CTRL_DATA [13]),
	.datac(\inst|Equal1~3_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [13]),
	.cin(gnd),
	.combout(\inst|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
cycloneive_lcell_comb \inst|Selector2~5 (
// Equation(s):
// \inst|Selector2~5_combout  = (\inst|Selector2~4_combout ) # ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [13] & \inst|Equal11~0_combout ))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [13]),
	.datac(\inst|Equal11~0_combout ),
	.datad(\inst|Selector2~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~5 .lut_mask = 16'hFFC0;
defparam \inst|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[13] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [13] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [29])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [13])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [29]),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [13]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [13]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[13] .lut_mask = 16'hCCF0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[13] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [13] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [13])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [13])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datac(\u_AD2_CNT32|Q1 [13]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [13]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [13]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[13] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneive_lcell_comb \inst|Selector2~2 (
// Equation(s):
// \inst|Selector2~2_combout  = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [13] & ((\inst|Equal12~0_combout ) # ((\inst|Equal13~0_combout  & \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [13])))) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [13] & (((\inst|Equal13~0_combout  & 
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [13]))))

	.dataa(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [13]),
	.datab(\inst|Equal12~0_combout ),
	.datac(\inst|Equal13~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [13]),
	.cin(gnd),
	.combout(\inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~2 .lut_mask = 16'hF888;
defparam \inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[13] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [13] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [13])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [13])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datac(\u_AD2_CNT32|Q1BASE [13]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [13]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [13]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[13] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[13] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [13] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [29])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [13])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [29]),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [13]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [13]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[13] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneive_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = (\inst|Equal5~0_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [13]) # ((\inst|Equal4~1_combout  & \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [13])))) # (!\inst|Equal5~0_combout  & (((\inst|Equal4~1_combout  & 
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [13]))))

	.dataa(\inst|Equal5~0_combout ),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [13]),
	.datac(\inst|Equal4~1_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [13]),
	.cin(gnd),
	.combout(\inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~0 .lut_mask = 16'hF888;
defparam \inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cycloneive_lcell_comb \inst|Selector2~1 (
// Equation(s):
// \inst|Selector2~1_combout  = (\inst|Selector2~0_combout ) # ((\inst|rd_data_reg [13] & !\inst|WideNor0~4_combout ))

	.dataa(gnd),
	.datab(\inst|rd_data_reg [13]),
	.datac(\inst|WideNor0~4_combout ),
	.datad(\inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~1 .lut_mask = 16'hFF0C;
defparam \inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N28
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[13] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [13] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [29])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [13])))

	.dataa(\u_AD1_CNT32|Q1BASE [29]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [13]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [13]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[13] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N2
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[13] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [13] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [13])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [13])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [13]),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [13]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [13]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[13] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneive_lcell_comb \inst|Selector2~3 (
// Equation(s):
// \inst|Selector2~3_combout  = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [13] & ((\inst|Equal2~0_combout ) # ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [13] & \inst|Equal3~0_combout )))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [13] & 
// (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [13] & (\inst|Equal3~0_combout )))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [13]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [13]),
	.datac(\inst|Equal3~0_combout ),
	.datad(\inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
cycloneive_lcell_comb \inst|Selector2~6 (
// Equation(s):
// \inst|Selector2~6_combout  = (\inst|Selector2~5_combout ) # ((\inst|Selector2~2_combout ) # ((\inst|Selector2~1_combout ) # (\inst|Selector2~3_combout )))

	.dataa(\inst|Selector2~5_combout ),
	.datab(\inst|Selector2~2_combout ),
	.datac(\inst|Selector2~1_combout ),
	.datad(\inst|Selector2~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N19
dffeas \inst|rd_data_reg[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[13] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[12] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [12] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [12])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [12])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [12]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [12]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [12]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[12] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N3
dffeas \inst|read_data_1__reg[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[12]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[12] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N2
cycloneive_lcell_comb \inst3|CTRL_DATA[12] (
// Equation(s):
// \inst3|CTRL_DATA [12] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [12])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [12])))

	.dataa(\inst3|always0~2_combout ),
	.datab(gnd),
	.datac(\inst|read_data_1__reg [12]),
	.datad(\inst3|CTRL_DATA [12]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [12]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[12] .lut_mask = 16'hF5A0;
defparam \inst3|CTRL_DATA[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N10
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[12] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [12] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [28])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [12])))

	.dataa(\u_AD1_CNT32|Q1 [28]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [12]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [12]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[12] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N4
cycloneive_lcell_comb \inst|Selector3~4 (
// Equation(s):
// \inst|Selector3~4_combout  = (\inst|Equal10~2_combout  & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [12]) # ((\inst3|CTRL_DATA [12] & \inst|Equal1~3_combout )))) # (!\inst|Equal10~2_combout  & (\inst3|CTRL_DATA [12] & (\inst|Equal1~3_combout )))

	.dataa(\inst|Equal10~2_combout ),
	.datab(\inst3|CTRL_DATA [12]),
	.datac(\inst|Equal1~3_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [12]),
	.cin(gnd),
	.combout(\inst|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cycloneive_lcell_comb \inst|Selector3~5 (
// Equation(s):
// \inst|Selector3~5_combout  = (\inst|Selector3~4_combout ) # ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [12] & \inst|Equal11~0_combout ))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [12]),
	.datac(\inst|Equal11~0_combout ),
	.datad(\inst|Selector3~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~5 .lut_mask = 16'hFFC0;
defparam \inst|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[12] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [12] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [28])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [12])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [28]),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [12]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [12]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[12] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[12] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [12] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [12])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [12])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datac(\u_AD2_CNT32|Q1 [12]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [12]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [12]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[12] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
cycloneive_lcell_comb \inst|Selector3~2 (
// Equation(s):
// \inst|Selector3~2_combout  = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [12] & ((\inst|Equal12~0_combout ) # ((\inst|Equal13~0_combout  & \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [12])))) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [12] & (((\inst|Equal13~0_combout  & 
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [12]))))

	.dataa(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [12]),
	.datab(\inst|Equal12~0_combout ),
	.datac(\inst|Equal13~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [12]),
	.cin(gnd),
	.combout(\inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~2 .lut_mask = 16'hF888;
defparam \inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[12] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [12] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [28])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [12])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [28]),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [12]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [12]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[12] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[12] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [12] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [12])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [12])))

	.dataa(\u_AD2_CNT32|Q1BASE [12]),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [12]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[12] .lut_mask = 16'hB8B8;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = (\inst|Equal5~0_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [12]) # ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [12] & \inst|Equal4~1_combout )))) # (!\inst|Equal5~0_combout  & (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [12] & 
// ((\inst|Equal4~1_combout ))))

	.dataa(\inst|Equal5~0_combout ),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [12]),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [12]),
	.datad(\inst|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~0 .lut_mask = 16'hECA0;
defparam \inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
cycloneive_lcell_comb \inst|Selector3~1 (
// Equation(s):
// \inst|Selector3~1_combout  = (\inst|Selector3~0_combout ) # ((\inst|rd_data_reg [12] & !\inst|WideNor0~4_combout ))

	.dataa(\inst|rd_data_reg [12]),
	.datab(gnd),
	.datac(\inst|WideNor0~4_combout ),
	.datad(\inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~1 .lut_mask = 16'hFF0A;
defparam \inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[12] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [12] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [12])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [12])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datac(\u_AD1_CNT32|Q1BASE [12]),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [12]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [12]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[12] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[12] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [12] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD1_CNT32|Q1BASE [28]))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [12]))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [12]),
	.datad(\u_AD1_CNT32|Q1BASE [28]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [12]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[12] .lut_mask = 16'hFA50;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N30
cycloneive_lcell_comb \inst|Selector3~3 (
// Equation(s):
// \inst|Selector3~3_combout  = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [12] & ((\inst|Equal3~0_combout ) # ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [12] & \inst|Equal2~0_combout )))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [12] & 
// (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [12] & ((\inst|Equal2~0_combout ))))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [12]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [12]),
	.datac(\inst|Equal3~0_combout ),
	.datad(\inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~3 .lut_mask = 16'hECA0;
defparam \inst|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneive_lcell_comb \inst|Selector3~6 (
// Equation(s):
// \inst|Selector3~6_combout  = (\inst|Selector3~5_combout ) # ((\inst|Selector3~2_combout ) # ((\inst|Selector3~1_combout ) # (\inst|Selector3~3_combout )))

	.dataa(\inst|Selector3~5_combout ),
	.datab(\inst|Selector3~2_combout ),
	.datac(\inst|Selector3~1_combout ),
	.datad(\inst|Selector3~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N13
dffeas \inst|rd_data_reg[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[12] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[11] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [11] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [11])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [11])))

	.dataa(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.datab(\u_AD1_CNT32|Q1 [11]),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [11]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [11]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[11] .lut_mask = 16'hDD88;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[11] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [11] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [27])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [11])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [27]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [11]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [11]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[11] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \inst|Selector4~5 (
// Equation(s):
// \inst|Selector4~5_combout  = (\inst|Equal10~2_combout  & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [11]) # ((\inst|Equal11~0_combout  & \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [11])))) # (!\inst|Equal10~2_combout  & (\inst|Equal11~0_combout  & 
// (\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [11])))

	.dataa(\inst|Equal10~2_combout ),
	.datab(\inst|Equal11~0_combout ),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [11]),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [11]),
	.cin(gnd),
	.combout(\inst|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~5 .lut_mask = 16'hEAC0;
defparam \inst|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N10
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[11] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [11] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [27])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [11])))

	.dataa(\u_AD1_CNT32|Q1BASE [27]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [11]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [11]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[11] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[11] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [11] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [11])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [11])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datac(\u_AD1_CNT32|Q1BASE [11]),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [11]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [11]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[11] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N16
cycloneive_lcell_comb \inst|Selector4~4 (
// Equation(s):
// \inst|Selector4~4_combout  = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [11] & ((\inst|Equal2~0_combout ) # ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [11] & \inst|Equal3~0_combout )))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [11] & 
// (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [11] & (\inst|Equal3~0_combout )))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [11]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [11]),
	.datac(\inst|Equal3~0_combout ),
	.datad(\inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[11] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [11] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [27])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [11])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [27]),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [11]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [11]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[11] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[11] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [11] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [11])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [11])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datac(\u_AD2_CNT32|Q1 [11]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [11]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [11]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[11] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
cycloneive_lcell_comb \inst|Selector4~3 (
// Equation(s):
// \inst|Selector4~3_combout  = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [11] & ((\inst|Equal12~0_combout ) # ((\inst|Equal13~0_combout  & \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [11])))) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [11] & (((\inst|Equal13~0_combout  & 
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [11]))))

	.dataa(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [11]),
	.datab(\inst|Equal12~0_combout ),
	.datac(\inst|Equal13~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [11]),
	.cin(gnd),
	.combout(\inst|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~3 .lut_mask = 16'hF888;
defparam \inst|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N2
cycloneive_lcell_comb \inst|Equal6~2 (
// Equation(s):
// \inst|Equal6~2_combout  = (\inst|addr [1] & (\inst|Equal4~0_combout  & \inst|addr [2]))

	.dataa(\inst|addr [1]),
	.datab(\inst|Equal4~0_combout ),
	.datac(gnd),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\inst|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal6~2 .lut_mask = 16'h8800;
defparam \inst|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2 (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  = (\inst|fmc_rd_en~combout  & (!\inst|addr [0] & (!\FPGA_CS_NEL~input_o  & \inst|Equal6~2_combout )))

	.dataa(\inst|fmc_rd_en~combout ),
	.datab(\inst|addr [0]),
	.datac(\FPGA_CS_NEL~input_o ),
	.datad(\inst|Equal6~2_combout ),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2 .lut_mask = 16'h0200;
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N25
dffeas \inst|read_data_1__reg[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[4]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[4] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N24
cycloneive_lcell_comb \inst3|CTRL_DATA[4] (
// Equation(s):
// \inst3|CTRL_DATA [4] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [4])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [4])))

	.dataa(gnd),
	.datab(\inst3|always0~2_combout ),
	.datac(\inst|read_data_1__reg [4]),
	.datad(\inst3|CTRL_DATA [4]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [4]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[4] .lut_mask = 16'hF3C0;
defparam \inst3|CTRL_DATA[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N8
cycloneive_lcell_comb \inst|Equal6~0 (
// Equation(s):
// \inst|Equal6~0_combout  = (\inst|addr [1] & (\inst|addr [2] & (!\inst|addr [0] & !\inst|addr [3])))

	.dataa(\inst|addr [1]),
	.datab(\inst|addr [2]),
	.datac(\inst|addr [0]),
	.datad(\inst|addr [3]),
	.cin(gnd),
	.combout(\inst|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal6~0 .lut_mask = 16'h0008;
defparam \inst|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N30
cycloneive_lcell_comb \inst|Equal6~1 (
// Equation(s):
// \inst|Equal6~1_combout  = (\inst|Equal1~0_combout  & (\inst|Equal1~1_combout  & (\inst|Equal6~0_combout  & \inst|Equal1~2_combout )))

	.dataa(\inst|Equal1~0_combout ),
	.datab(\inst|Equal1~1_combout ),
	.datac(\inst|Equal6~0_combout ),
	.datad(\inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal6~1 .lut_mask = 16'h8000;
defparam \inst|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N28
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[15]~2 (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  = (\inst|Equal6~1_combout  & (\FPGA_NL_NADV~input_o  & (!\FPGA_CS_NEL~input_o  & !\FPGA_WR_NWE~input_o )))

	.dataa(\inst|Equal6~1_combout ),
	.datab(\FPGA_NL_NADV~input_o ),
	.datac(\FPGA_CS_NEL~input_o ),
	.datad(\FPGA_WR_NWE~input_o ),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[15]~2 .lut_mask = 16'h0008;
defparam \u_AD_FREQ_WORD|AD1_OUTH[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N8
cycloneive_lcell_comb \inst|read_data_6__reg[15]~feeder (
// Equation(s):
// \inst|read_data_6__reg[15]~feeder_combout  = \FPGA_DB[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[15]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_6__reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_6__reg[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_6__reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N9
dffeas \inst|read_data_6__reg[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_6__reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[15] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[15] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [15] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [15])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [15])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_6__reg [15]),
	.datad(\u_AD_FREQ_WORD|AD1_OUTH [15]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [15]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[15] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD1_OUTH[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N1
dffeas \u_AD1_DEV|FREQ_WORD[31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[31] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
cycloneive_lcell_comb \inst|read_data_6__reg[14]~feeder (
// Equation(s):
// \inst|read_data_6__reg[14]~feeder_combout  = \FPGA_DB[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[14]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_6__reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_6__reg[14]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_6__reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N11
dffeas \inst|read_data_6__reg[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_6__reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[14] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N18
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[14] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [14] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [14])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [14])))

	.dataa(\inst|read_data_6__reg [14]),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_WORD|AD1_OUTH [14]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [14]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[14] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_WORD|AD1_OUTH[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N19
dffeas \u_AD1_DEV|FREQ_WORD[30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[30] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N12
cycloneive_lcell_comb \inst|read_data_6__reg[13]~feeder (
// Equation(s):
// \inst|read_data_6__reg[13]~feeder_combout  = \FPGA_DB[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[13]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_6__reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_6__reg[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_6__reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N13
dffeas \inst|read_data_6__reg[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_6__reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[13] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[13] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [13] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [13])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [13])))

	.dataa(\inst|read_data_6__reg [13]),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_WORD|AD1_OUTH [13]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [13]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[13] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_WORD|AD1_OUTH[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N29
dffeas \u_AD1_DEV|FREQ_WORD[29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[29] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
cycloneive_lcell_comb \inst|read_data_6__reg[12]~feeder (
// Equation(s):
// \inst|read_data_6__reg[12]~feeder_combout  = \FPGA_DB[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[12]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_6__reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_6__reg[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_6__reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N31
dffeas \inst|read_data_6__reg[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_6__reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[12] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N22
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[12] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [12] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [12])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [12])))

	.dataa(\inst|read_data_6__reg [12]),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(\u_AD_FREQ_WORD|AD1_OUTH [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [12]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[12] .lut_mask = 16'hB8B8;
defparam \u_AD_FREQ_WORD|AD1_OUTH[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N23
dffeas \u_AD1_DEV|FREQ_WORD[28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[28] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
cycloneive_lcell_comb \inst|read_data_6__reg[11]~feeder (
// Equation(s):
// \inst|read_data_6__reg[11]~feeder_combout  = \FPGA_DB[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[11]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_6__reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_6__reg[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_6__reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N25
dffeas \inst|read_data_6__reg[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_6__reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[11] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N16
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[11] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [11] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [11])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [11])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_6__reg [11]),
	.datad(\u_AD_FREQ_WORD|AD1_OUTH [11]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [11]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[11] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD1_OUTH[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N17
dffeas \u_AD1_DEV|FREQ_WORD[27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[27] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N27
dffeas \inst|read_data_6__reg[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[10]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[10] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N2
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[10] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [10] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [10])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [10])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_6__reg [10]),
	.datad(\u_AD_FREQ_WORD|AD1_OUTH [10]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [10]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[10] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD1_OUTH[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N3
dffeas \u_AD1_DEV|FREQ_WORD[26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[26] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
cycloneive_lcell_comb \inst|read_data_6__reg[9]~feeder (
// Equation(s):
// \inst|read_data_6__reg[9]~feeder_combout  = \FPGA_DB[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[9]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_6__reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_6__reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_6__reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N5
dffeas \inst|read_data_6__reg[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_6__reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[9] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N20
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[9] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [9] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [9])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [9])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_6__reg [9]),
	.datad(\u_AD_FREQ_WORD|AD1_OUTH [9]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [9]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[9] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD1_OUTH[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N21
dffeas \u_AD1_DEV|FREQ_WORD[25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[25] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N15
dffeas \inst|read_data_6__reg[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[8]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[8] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N6
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[8] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [8] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [8])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [8])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_6__reg [8]),
	.datad(\u_AD_FREQ_WORD|AD1_OUTH [8]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [8]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[8] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD1_OUTH[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N7
dffeas \u_AD1_DEV|FREQ_WORD[24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[24] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N25
dffeas \inst|read_data_6__reg[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[7]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[7] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N0
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[7] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [7] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [7])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [7])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_6__reg [7]),
	.datad(\u_AD_FREQ_WORD|AD1_OUTH [7]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [7]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[7] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD1_OUTH[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N1
dffeas \u_AD1_DEV|FREQ_WORD[23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[23] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N26
cycloneive_lcell_comb \inst|read_data_6__reg[6]~feeder (
// Equation(s):
// \inst|read_data_6__reg[6]~feeder_combout  = \FPGA_DB[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[6]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_6__reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_6__reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_6__reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N27
dffeas \inst|read_data_6__reg[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_6__reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[6] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N18
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[6] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [6] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [6])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [6])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_6__reg [6]),
	.datad(\u_AD_FREQ_WORD|AD1_OUTH [6]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [6]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[6] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD1_OUTH[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N19
dffeas \u_AD1_DEV|FREQ_WORD[22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[22] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N12
cycloneive_lcell_comb \inst|read_data_6__reg[5]~feeder (
// Equation(s):
// \inst|read_data_6__reg[5]~feeder_combout  = \FPGA_DB[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[5]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_6__reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_6__reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_6__reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N13
dffeas \inst|read_data_6__reg[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_6__reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[5] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N20
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[5] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [5] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [5])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [5])))

	.dataa(\inst|read_data_6__reg [5]),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_WORD|AD1_OUTH [5]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [5]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[5] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_WORD|AD1_OUTH[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N21
dffeas \u_AD1_DEV|FREQ_WORD[21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[21] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N15
dffeas \inst|read_data_6__reg[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[4]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[4] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N6
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[4] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [4] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [4])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [4])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_6__reg [4]),
	.datad(\u_AD_FREQ_WORD|AD1_OUTH [4]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [4]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[4] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD1_OUTH[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N7
dffeas \u_AD1_DEV|FREQ_WORD[20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[20] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N8
cycloneive_lcell_comb \inst|read_data_6__reg[3]~feeder (
// Equation(s):
// \inst|read_data_6__reg[3]~feeder_combout  = \FPGA_DB[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[3]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_6__reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_6__reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_6__reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N9
dffeas \inst|read_data_6__reg[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_6__reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[3] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N16
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[3] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [3] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [3])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [3])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_6__reg [3]),
	.datad(\u_AD_FREQ_WORD|AD1_OUTH [3]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [3]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[3] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD1_OUTH[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N17
dffeas \u_AD1_DEV|FREQ_WORD[19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[19] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N11
dffeas \inst|read_data_6__reg[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[2]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[2] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N2
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[2] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [2] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [2])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [2])))

	.dataa(\inst|read_data_6__reg [2]),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_WORD|AD1_OUTH [2]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [2]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[2] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_WORD|AD1_OUTH[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N3
dffeas \u_AD1_DEV|FREQ_WORD[18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[18] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N4
cycloneive_lcell_comb \inst|read_data_6__reg[1]~feeder (
// Equation(s):
// \inst|read_data_6__reg[1]~feeder_combout  = \FPGA_DB[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[1]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_6__reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_6__reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_6__reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N5
dffeas \inst|read_data_6__reg[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_6__reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[1] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N28
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[1] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [1] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [1])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [1])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_6__reg [1]),
	.datad(\u_AD_FREQ_WORD|AD1_OUTH [1]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [1]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[1] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD1_OUTH[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N29
dffeas \u_AD1_DEV|FREQ_WORD[17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[17] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N23
dffeas \inst|read_data_6__reg[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[0]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_6__reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_6__reg[0] .is_wysiwyg = "true";
defparam \inst|read_data_6__reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N30
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTH[0] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTH [0] = (\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & (\inst|read_data_6__reg [0])) # (!\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout  & ((\u_AD_FREQ_WORD|AD1_OUTH [0])))

	.dataa(\inst|read_data_6__reg [0]),
	.datab(\u_AD_FREQ_WORD|AD1_OUTH[15]~2_combout ),
	.datac(\u_AD_FREQ_WORD|AD1_OUTH [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTH [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTH[0] .lut_mask = 16'hB8B8;
defparam \u_AD_FREQ_WORD|AD1_OUTH[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N31
dffeas \u_AD1_DEV|FREQ_WORD[16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTH [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[16] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N8
cycloneive_lcell_comb \inst|read_data_7__reg[15]~feeder (
// Equation(s):
// \inst|read_data_7__reg[15]~feeder_combout  = \FPGA_DB[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[15]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_7__reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_7__reg[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_7__reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[15]~0 (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  = (\inst|addr [0] & (\u_DA_FREQ_WORD|always0~0_combout  & \inst|Equal6~2_combout ))

	.dataa(gnd),
	.datab(\inst|addr [0]),
	.datac(\u_DA_FREQ_WORD|always0~0_combout ),
	.datad(\inst|Equal6~2_combout ),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[15]~0 .lut_mask = 16'hC000;
defparam \u_AD_FREQ_WORD|AD1_OUTL[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N9
dffeas \inst|read_data_7__reg[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_7__reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[15] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N0
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[15] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [15] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\inst|read_data_7__reg [15])) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\u_AD_FREQ_WORD|AD1_OUTL [15])))

	.dataa(gnd),
	.datab(\inst|read_data_7__reg [15]),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD1_OUTL [15]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [15]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[15] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD1_OUTL[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N1
dffeas \u_AD1_DEV|FREQ_WORD[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[15] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N10
cycloneive_lcell_comb \inst|read_data_7__reg[14]~feeder (
// Equation(s):
// \inst|read_data_7__reg[14]~feeder_combout  = \FPGA_DB[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[14]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_7__reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_7__reg[14]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_7__reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N11
dffeas \inst|read_data_7__reg[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_7__reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[14] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N18
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[14] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [14] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\inst|read_data_7__reg [14])) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\u_AD_FREQ_WORD|AD1_OUTL [14])))

	.dataa(\inst|read_data_7__reg [14]),
	.datab(gnd),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD1_OUTL [14]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [14]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[14] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_WORD|AD1_OUTL[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N19
dffeas \u_AD1_DEV|FREQ_WORD[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[14] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N4
cycloneive_lcell_comb \inst|read_data_7__reg[13]~feeder (
// Equation(s):
// \inst|read_data_7__reg[13]~feeder_combout  = \FPGA_DB[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[13]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_7__reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_7__reg[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_7__reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N5
dffeas \inst|read_data_7__reg[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_7__reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[13] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N20
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[13] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [13] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\inst|read_data_7__reg [13])) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\u_AD_FREQ_WORD|AD1_OUTL [13])))

	.dataa(gnd),
	.datab(\inst|read_data_7__reg [13]),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD1_OUTL [13]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [13]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[13] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD1_OUTL[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N21
dffeas \u_AD1_DEV|FREQ_WORD[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[13] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N31
dffeas \inst|read_data_7__reg[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[12]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[12] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N6
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[12] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [12] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\inst|read_data_7__reg [12])) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\u_AD_FREQ_WORD|AD1_OUTL [12])))

	.dataa(\inst|read_data_7__reg [12]),
	.datab(gnd),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD1_OUTL [12]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [12]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[12] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_WORD|AD1_OUTL[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N7
dffeas \u_AD1_DEV|FREQ_WORD[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[12] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N24
cycloneive_lcell_comb \inst|read_data_7__reg[11]~feeder (
// Equation(s):
// \inst|read_data_7__reg[11]~feeder_combout  = \FPGA_DB[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[11]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_7__reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_7__reg[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_7__reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N25
dffeas \inst|read_data_7__reg[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_7__reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[11] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N16
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[11] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [11] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\inst|read_data_7__reg [11])) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\u_AD_FREQ_WORD|AD1_OUTL [11])))

	.dataa(gnd),
	.datab(\inst|read_data_7__reg [11]),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD1_OUTL [11]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [11]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[11] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD1_OUTL[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N17
dffeas \u_AD1_DEV|FREQ_WORD[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[11] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N27
dffeas \inst|read_data_7__reg[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[10]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[10] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N2
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[10] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [10] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\inst|read_data_7__reg [10])) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\u_AD_FREQ_WORD|AD1_OUTL [10])))

	.dataa(\inst|read_data_7__reg [10]),
	.datab(gnd),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD1_OUTL [10]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [10]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[10] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_WORD|AD1_OUTL[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N3
dffeas \u_AD1_DEV|FREQ_WORD[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[10] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N28
cycloneive_lcell_comb \inst|read_data_7__reg[9]~feeder (
// Equation(s):
// \inst|read_data_7__reg[9]~feeder_combout  = \FPGA_DB[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[9]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_7__reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_7__reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_7__reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N29
dffeas \inst|read_data_7__reg[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_7__reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[9] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N12
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[9] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [9] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\inst|read_data_7__reg [9])) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\u_AD_FREQ_WORD|AD1_OUTL [9])))

	.dataa(gnd),
	.datab(\inst|read_data_7__reg [9]),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD1_OUTL [9]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [9]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[9] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD1_OUTL[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N13
dffeas \u_AD1_DEV|FREQ_WORD[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[9] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N22
cycloneive_lcell_comb \inst|read_data_7__reg[8]~feeder (
// Equation(s):
// \inst|read_data_7__reg[8]~feeder_combout  = \FPGA_DB[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[8]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_7__reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_7__reg[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_7__reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N23
dffeas \inst|read_data_7__reg[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_7__reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[8] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N14
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[8] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [8] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\inst|read_data_7__reg [8]))) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\u_AD_FREQ_WORD|AD1_OUTL [8]))

	.dataa(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datab(gnd),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL [8]),
	.datad(\inst|read_data_7__reg [8]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [8]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[8] .lut_mask = 16'hFA50;
defparam \u_AD_FREQ_WORD|AD1_OUTL[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N15
dffeas \u_AD1_DEV|FREQ_WORD[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[8] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N9
dffeas \inst|read_data_7__reg[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[7]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[7] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N0
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[7] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [7] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\inst|read_data_7__reg [7])) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\u_AD_FREQ_WORD|AD1_OUTL [7])))

	.dataa(gnd),
	.datab(\inst|read_data_7__reg [7]),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD1_OUTL [7]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [7]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[7] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD1_OUTL[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N1
dffeas \u_AD1_DEV|FREQ_WORD[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[7] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N10
cycloneive_lcell_comb \inst|read_data_7__reg[6]~feeder (
// Equation(s):
// \inst|read_data_7__reg[6]~feeder_combout  = \FPGA_DB[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[6]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_7__reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_7__reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_7__reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N11
dffeas \inst|read_data_7__reg[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_7__reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[6] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N18
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[6] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [6] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\inst|read_data_7__reg [6])) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\u_AD_FREQ_WORD|AD1_OUTL [6])))

	.dataa(\inst|read_data_7__reg [6]),
	.datab(gnd),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD1_OUTL [6]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [6]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[6] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_WORD|AD1_OUTL[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N19
dffeas \u_AD1_DEV|FREQ_WORD[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[6] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N5
dffeas \inst|read_data_7__reg[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[5]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[5] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N28
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[5] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [5] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\inst|read_data_7__reg [5])) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\u_AD_FREQ_WORD|AD1_OUTL [5])))

	.dataa(gnd),
	.datab(\inst|read_data_7__reg [5]),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD1_OUTL [5]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [5]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[5] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD1_OUTL[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N29
dffeas \u_AD1_DEV|FREQ_WORD[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[5] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N23
dffeas \inst|read_data_7__reg[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[4]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[4] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N30
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[4] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [4] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\inst|read_data_7__reg [4]))) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\u_AD_FREQ_WORD|AD1_OUTL [4]))

	.dataa(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datab(gnd),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL [4]),
	.datad(\inst|read_data_7__reg [4]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [4]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[4] .lut_mask = 16'hFA50;
defparam \u_AD_FREQ_WORD|AD1_OUTL[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N31
dffeas \u_AD1_DEV|FREQ_WORD[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[4] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N24
cycloneive_lcell_comb \inst|read_data_7__reg[3]~feeder (
// Equation(s):
// \inst|read_data_7__reg[3]~feeder_combout  = \FPGA_DB[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[3]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_7__reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_7__reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_7__reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N25
dffeas \inst|read_data_7__reg[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_7__reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[3] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N16
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[3] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [3] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\inst|read_data_7__reg [3])) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\u_AD_FREQ_WORD|AD1_OUTL [3])))

	.dataa(gnd),
	.datab(\inst|read_data_7__reg [3]),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD1_OUTL [3]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [3]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[3] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD1_OUTL[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N17
dffeas \u_AD1_DEV|FREQ_WORD[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[3] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N26
cycloneive_lcell_comb \inst|read_data_7__reg[2]~feeder (
// Equation(s):
// \inst|read_data_7__reg[2]~feeder_combout  = \FPGA_DB[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[2]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_7__reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_7__reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_7__reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N27
dffeas \inst|read_data_7__reg[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_7__reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[2] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N2
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[2] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [2] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\inst|read_data_7__reg [2])) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\u_AD_FREQ_WORD|AD1_OUTL [2])))

	.dataa(\inst|read_data_7__reg [2]),
	.datab(gnd),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD1_OUTL [2]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [2]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[2] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_WORD|AD1_OUTL[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N3
dffeas \u_AD1_DEV|FREQ_WORD[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[2] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N20
cycloneive_lcell_comb \inst|read_data_7__reg[1]~feeder (
// Equation(s):
// \inst|read_data_7__reg[1]~feeder_combout  = \FPGA_DB[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[1]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_7__reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_7__reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_7__reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N21
dffeas \inst|read_data_7__reg[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_7__reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[1] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N12
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[1] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [1] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\inst|read_data_7__reg [1])) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\u_AD_FREQ_WORD|AD1_OUTL [1])))

	.dataa(\inst|read_data_7__reg [1]),
	.datab(gnd),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD1_OUTL [1]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [1]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[1] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_WORD|AD1_OUTL[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N13
dffeas \u_AD1_DEV|FREQ_WORD[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[1] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N15
dffeas \inst|read_data_7__reg[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[0]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_7__reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_7__reg[0] .is_wysiwyg = "true";
defparam \inst|read_data_7__reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N6
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD1_OUTL[0] (
// Equation(s):
// \u_AD_FREQ_WORD|AD1_OUTL [0] = (\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & (\inst|read_data_7__reg [0])) # (!\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout  & ((\u_AD_FREQ_WORD|AD1_OUTL [0])))

	.dataa(gnd),
	.datab(\inst|read_data_7__reg [0]),
	.datac(\u_AD_FREQ_WORD|AD1_OUTL[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD1_OUTL [0]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD1_OUTL [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD1_OUTL[0] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD1_OUTL[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N7
dffeas \u_AD1_DEV|FREQ_WORD[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD1_OUTL [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_WORD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_WORD[0] .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_WORD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N0
cycloneive_lcell_comb \u_AD1_DEV|ACC[0]~32 (
// Equation(s):
// \u_AD1_DEV|ACC[0]~32_combout  = (\u_AD1_DEV|FREQ_WORD [0] & (\u_AD1_DEV|ACC [0] $ (VCC))) # (!\u_AD1_DEV|FREQ_WORD [0] & (\u_AD1_DEV|ACC [0] & VCC))
// \u_AD1_DEV|ACC[0]~33  = CARRY((\u_AD1_DEV|FREQ_WORD [0] & \u_AD1_DEV|ACC [0]))

	.dataa(\u_AD1_DEV|FREQ_WORD [0]),
	.datab(\u_AD1_DEV|ACC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_AD1_DEV|ACC[0]~32_combout ),
	.cout(\u_AD1_DEV|ACC[0]~33 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[0]~32 .lut_mask = 16'h6688;
defparam \u_AD1_DEV|ACC[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N13
dffeas \inst|read_data_1__reg[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[2]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[2] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N12
cycloneive_lcell_comb \inst3|CTRL_DATA[2] (
// Equation(s):
// \inst3|CTRL_DATA [2] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [2])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [2])))

	.dataa(gnd),
	.datab(\inst3|always0~2_combout ),
	.datac(\inst|read_data_1__reg [2]),
	.datad(\inst3|CTRL_DATA [2]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [2]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[2] .lut_mask = 16'hF3C0;
defparam \inst3|CTRL_DATA[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N1
dffeas \u_AD1_DEV|ACC[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[0] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N2
cycloneive_lcell_comb \u_AD1_DEV|ACC[1]~34 (
// Equation(s):
// \u_AD1_DEV|ACC[1]~34_combout  = (\u_AD1_DEV|FREQ_WORD [1] & ((\u_AD1_DEV|ACC [1] & (\u_AD1_DEV|ACC[0]~33  & VCC)) # (!\u_AD1_DEV|ACC [1] & (!\u_AD1_DEV|ACC[0]~33 )))) # (!\u_AD1_DEV|FREQ_WORD [1] & ((\u_AD1_DEV|ACC [1] & (!\u_AD1_DEV|ACC[0]~33 )) # 
// (!\u_AD1_DEV|ACC [1] & ((\u_AD1_DEV|ACC[0]~33 ) # (GND)))))
// \u_AD1_DEV|ACC[1]~35  = CARRY((\u_AD1_DEV|FREQ_WORD [1] & (!\u_AD1_DEV|ACC [1] & !\u_AD1_DEV|ACC[0]~33 )) # (!\u_AD1_DEV|FREQ_WORD [1] & ((!\u_AD1_DEV|ACC[0]~33 ) # (!\u_AD1_DEV|ACC [1]))))

	.dataa(\u_AD1_DEV|FREQ_WORD [1]),
	.datab(\u_AD1_DEV|ACC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[0]~33 ),
	.combout(\u_AD1_DEV|ACC[1]~34_combout ),
	.cout(\u_AD1_DEV|ACC[1]~35 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[1]~34 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N3
dffeas \u_AD1_DEV|ACC[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[1] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N4
cycloneive_lcell_comb \u_AD1_DEV|ACC[2]~36 (
// Equation(s):
// \u_AD1_DEV|ACC[2]~36_combout  = ((\u_AD1_DEV|FREQ_WORD [2] $ (\u_AD1_DEV|ACC [2] $ (!\u_AD1_DEV|ACC[1]~35 )))) # (GND)
// \u_AD1_DEV|ACC[2]~37  = CARRY((\u_AD1_DEV|FREQ_WORD [2] & ((\u_AD1_DEV|ACC [2]) # (!\u_AD1_DEV|ACC[1]~35 ))) # (!\u_AD1_DEV|FREQ_WORD [2] & (\u_AD1_DEV|ACC [2] & !\u_AD1_DEV|ACC[1]~35 )))

	.dataa(\u_AD1_DEV|FREQ_WORD [2]),
	.datab(\u_AD1_DEV|ACC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[1]~35 ),
	.combout(\u_AD1_DEV|ACC[2]~36_combout ),
	.cout(\u_AD1_DEV|ACC[2]~37 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[2]~36 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N5
dffeas \u_AD1_DEV|ACC[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[2] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N6
cycloneive_lcell_comb \u_AD1_DEV|ACC[3]~38 (
// Equation(s):
// \u_AD1_DEV|ACC[3]~38_combout  = (\u_AD1_DEV|ACC [3] & ((\u_AD1_DEV|FREQ_WORD [3] & (\u_AD1_DEV|ACC[2]~37  & VCC)) # (!\u_AD1_DEV|FREQ_WORD [3] & (!\u_AD1_DEV|ACC[2]~37 )))) # (!\u_AD1_DEV|ACC [3] & ((\u_AD1_DEV|FREQ_WORD [3] & (!\u_AD1_DEV|ACC[2]~37 )) # 
// (!\u_AD1_DEV|FREQ_WORD [3] & ((\u_AD1_DEV|ACC[2]~37 ) # (GND)))))
// \u_AD1_DEV|ACC[3]~39  = CARRY((\u_AD1_DEV|ACC [3] & (!\u_AD1_DEV|FREQ_WORD [3] & !\u_AD1_DEV|ACC[2]~37 )) # (!\u_AD1_DEV|ACC [3] & ((!\u_AD1_DEV|ACC[2]~37 ) # (!\u_AD1_DEV|FREQ_WORD [3]))))

	.dataa(\u_AD1_DEV|ACC [3]),
	.datab(\u_AD1_DEV|FREQ_WORD [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[2]~37 ),
	.combout(\u_AD1_DEV|ACC[3]~38_combout ),
	.cout(\u_AD1_DEV|ACC[3]~39 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[3]~38 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N7
dffeas \u_AD1_DEV|ACC[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[3] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N8
cycloneive_lcell_comb \u_AD1_DEV|ACC[4]~40 (
// Equation(s):
// \u_AD1_DEV|ACC[4]~40_combout  = ((\u_AD1_DEV|FREQ_WORD [4] $ (\u_AD1_DEV|ACC [4] $ (!\u_AD1_DEV|ACC[3]~39 )))) # (GND)
// \u_AD1_DEV|ACC[4]~41  = CARRY((\u_AD1_DEV|FREQ_WORD [4] & ((\u_AD1_DEV|ACC [4]) # (!\u_AD1_DEV|ACC[3]~39 ))) # (!\u_AD1_DEV|FREQ_WORD [4] & (\u_AD1_DEV|ACC [4] & !\u_AD1_DEV|ACC[3]~39 )))

	.dataa(\u_AD1_DEV|FREQ_WORD [4]),
	.datab(\u_AD1_DEV|ACC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[3]~39 ),
	.combout(\u_AD1_DEV|ACC[4]~40_combout ),
	.cout(\u_AD1_DEV|ACC[4]~41 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[4]~40 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N9
dffeas \u_AD1_DEV|ACC[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[4] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N10
cycloneive_lcell_comb \u_AD1_DEV|ACC[5]~42 (
// Equation(s):
// \u_AD1_DEV|ACC[5]~42_combout  = (\u_AD1_DEV|ACC [5] & ((\u_AD1_DEV|FREQ_WORD [5] & (\u_AD1_DEV|ACC[4]~41  & VCC)) # (!\u_AD1_DEV|FREQ_WORD [5] & (!\u_AD1_DEV|ACC[4]~41 )))) # (!\u_AD1_DEV|ACC [5] & ((\u_AD1_DEV|FREQ_WORD [5] & (!\u_AD1_DEV|ACC[4]~41 )) # 
// (!\u_AD1_DEV|FREQ_WORD [5] & ((\u_AD1_DEV|ACC[4]~41 ) # (GND)))))
// \u_AD1_DEV|ACC[5]~43  = CARRY((\u_AD1_DEV|ACC [5] & (!\u_AD1_DEV|FREQ_WORD [5] & !\u_AD1_DEV|ACC[4]~41 )) # (!\u_AD1_DEV|ACC [5] & ((!\u_AD1_DEV|ACC[4]~41 ) # (!\u_AD1_DEV|FREQ_WORD [5]))))

	.dataa(\u_AD1_DEV|ACC [5]),
	.datab(\u_AD1_DEV|FREQ_WORD [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[4]~41 ),
	.combout(\u_AD1_DEV|ACC[5]~42_combout ),
	.cout(\u_AD1_DEV|ACC[5]~43 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[5]~42 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N11
dffeas \u_AD1_DEV|ACC[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[5] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N12
cycloneive_lcell_comb \u_AD1_DEV|ACC[6]~44 (
// Equation(s):
// \u_AD1_DEV|ACC[6]~44_combout  = ((\u_AD1_DEV|ACC [6] $ (\u_AD1_DEV|FREQ_WORD [6] $ (!\u_AD1_DEV|ACC[5]~43 )))) # (GND)
// \u_AD1_DEV|ACC[6]~45  = CARRY((\u_AD1_DEV|ACC [6] & ((\u_AD1_DEV|FREQ_WORD [6]) # (!\u_AD1_DEV|ACC[5]~43 ))) # (!\u_AD1_DEV|ACC [6] & (\u_AD1_DEV|FREQ_WORD [6] & !\u_AD1_DEV|ACC[5]~43 )))

	.dataa(\u_AD1_DEV|ACC [6]),
	.datab(\u_AD1_DEV|FREQ_WORD [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[5]~43 ),
	.combout(\u_AD1_DEV|ACC[6]~44_combout ),
	.cout(\u_AD1_DEV|ACC[6]~45 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[6]~44 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N13
dffeas \u_AD1_DEV|ACC[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[6] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N14
cycloneive_lcell_comb \u_AD1_DEV|ACC[7]~46 (
// Equation(s):
// \u_AD1_DEV|ACC[7]~46_combout  = (\u_AD1_DEV|FREQ_WORD [7] & ((\u_AD1_DEV|ACC [7] & (\u_AD1_DEV|ACC[6]~45  & VCC)) # (!\u_AD1_DEV|ACC [7] & (!\u_AD1_DEV|ACC[6]~45 )))) # (!\u_AD1_DEV|FREQ_WORD [7] & ((\u_AD1_DEV|ACC [7] & (!\u_AD1_DEV|ACC[6]~45 )) # 
// (!\u_AD1_DEV|ACC [7] & ((\u_AD1_DEV|ACC[6]~45 ) # (GND)))))
// \u_AD1_DEV|ACC[7]~47  = CARRY((\u_AD1_DEV|FREQ_WORD [7] & (!\u_AD1_DEV|ACC [7] & !\u_AD1_DEV|ACC[6]~45 )) # (!\u_AD1_DEV|FREQ_WORD [7] & ((!\u_AD1_DEV|ACC[6]~45 ) # (!\u_AD1_DEV|ACC [7]))))

	.dataa(\u_AD1_DEV|FREQ_WORD [7]),
	.datab(\u_AD1_DEV|ACC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[6]~45 ),
	.combout(\u_AD1_DEV|ACC[7]~46_combout ),
	.cout(\u_AD1_DEV|ACC[7]~47 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[7]~46 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N15
dffeas \u_AD1_DEV|ACC[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[7] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N16
cycloneive_lcell_comb \u_AD1_DEV|ACC[8]~48 (
// Equation(s):
// \u_AD1_DEV|ACC[8]~48_combout  = ((\u_AD1_DEV|FREQ_WORD [8] $ (\u_AD1_DEV|ACC [8] $ (!\u_AD1_DEV|ACC[7]~47 )))) # (GND)
// \u_AD1_DEV|ACC[8]~49  = CARRY((\u_AD1_DEV|FREQ_WORD [8] & ((\u_AD1_DEV|ACC [8]) # (!\u_AD1_DEV|ACC[7]~47 ))) # (!\u_AD1_DEV|FREQ_WORD [8] & (\u_AD1_DEV|ACC [8] & !\u_AD1_DEV|ACC[7]~47 )))

	.dataa(\u_AD1_DEV|FREQ_WORD [8]),
	.datab(\u_AD1_DEV|ACC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[7]~47 ),
	.combout(\u_AD1_DEV|ACC[8]~48_combout ),
	.cout(\u_AD1_DEV|ACC[8]~49 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[8]~48 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N17
dffeas \u_AD1_DEV|ACC[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[8] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N18
cycloneive_lcell_comb \u_AD1_DEV|ACC[9]~50 (
// Equation(s):
// \u_AD1_DEV|ACC[9]~50_combout  = (\u_AD1_DEV|FREQ_WORD [9] & ((\u_AD1_DEV|ACC [9] & (\u_AD1_DEV|ACC[8]~49  & VCC)) # (!\u_AD1_DEV|ACC [9] & (!\u_AD1_DEV|ACC[8]~49 )))) # (!\u_AD1_DEV|FREQ_WORD [9] & ((\u_AD1_DEV|ACC [9] & (!\u_AD1_DEV|ACC[8]~49 )) # 
// (!\u_AD1_DEV|ACC [9] & ((\u_AD1_DEV|ACC[8]~49 ) # (GND)))))
// \u_AD1_DEV|ACC[9]~51  = CARRY((\u_AD1_DEV|FREQ_WORD [9] & (!\u_AD1_DEV|ACC [9] & !\u_AD1_DEV|ACC[8]~49 )) # (!\u_AD1_DEV|FREQ_WORD [9] & ((!\u_AD1_DEV|ACC[8]~49 ) # (!\u_AD1_DEV|ACC [9]))))

	.dataa(\u_AD1_DEV|FREQ_WORD [9]),
	.datab(\u_AD1_DEV|ACC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[8]~49 ),
	.combout(\u_AD1_DEV|ACC[9]~50_combout ),
	.cout(\u_AD1_DEV|ACC[9]~51 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[9]~50 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N19
dffeas \u_AD1_DEV|ACC[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[9] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N20
cycloneive_lcell_comb \u_AD1_DEV|ACC[10]~52 (
// Equation(s):
// \u_AD1_DEV|ACC[10]~52_combout  = ((\u_AD1_DEV|FREQ_WORD [10] $ (\u_AD1_DEV|ACC [10] $ (!\u_AD1_DEV|ACC[9]~51 )))) # (GND)
// \u_AD1_DEV|ACC[10]~53  = CARRY((\u_AD1_DEV|FREQ_WORD [10] & ((\u_AD1_DEV|ACC [10]) # (!\u_AD1_DEV|ACC[9]~51 ))) # (!\u_AD1_DEV|FREQ_WORD [10] & (\u_AD1_DEV|ACC [10] & !\u_AD1_DEV|ACC[9]~51 )))

	.dataa(\u_AD1_DEV|FREQ_WORD [10]),
	.datab(\u_AD1_DEV|ACC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[9]~51 ),
	.combout(\u_AD1_DEV|ACC[10]~52_combout ),
	.cout(\u_AD1_DEV|ACC[10]~53 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[10]~52 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N21
dffeas \u_AD1_DEV|ACC[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[10] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N22
cycloneive_lcell_comb \u_AD1_DEV|ACC[11]~54 (
// Equation(s):
// \u_AD1_DEV|ACC[11]~54_combout  = (\u_AD1_DEV|ACC [11] & ((\u_AD1_DEV|FREQ_WORD [11] & (\u_AD1_DEV|ACC[10]~53  & VCC)) # (!\u_AD1_DEV|FREQ_WORD [11] & (!\u_AD1_DEV|ACC[10]~53 )))) # (!\u_AD1_DEV|ACC [11] & ((\u_AD1_DEV|FREQ_WORD [11] & 
// (!\u_AD1_DEV|ACC[10]~53 )) # (!\u_AD1_DEV|FREQ_WORD [11] & ((\u_AD1_DEV|ACC[10]~53 ) # (GND)))))
// \u_AD1_DEV|ACC[11]~55  = CARRY((\u_AD1_DEV|ACC [11] & (!\u_AD1_DEV|FREQ_WORD [11] & !\u_AD1_DEV|ACC[10]~53 )) # (!\u_AD1_DEV|ACC [11] & ((!\u_AD1_DEV|ACC[10]~53 ) # (!\u_AD1_DEV|FREQ_WORD [11]))))

	.dataa(\u_AD1_DEV|ACC [11]),
	.datab(\u_AD1_DEV|FREQ_WORD [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[10]~53 ),
	.combout(\u_AD1_DEV|ACC[11]~54_combout ),
	.cout(\u_AD1_DEV|ACC[11]~55 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[11]~54 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N23
dffeas \u_AD1_DEV|ACC[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[11] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N24
cycloneive_lcell_comb \u_AD1_DEV|ACC[12]~56 (
// Equation(s):
// \u_AD1_DEV|ACC[12]~56_combout  = ((\u_AD1_DEV|FREQ_WORD [12] $ (\u_AD1_DEV|ACC [12] $ (!\u_AD1_DEV|ACC[11]~55 )))) # (GND)
// \u_AD1_DEV|ACC[12]~57  = CARRY((\u_AD1_DEV|FREQ_WORD [12] & ((\u_AD1_DEV|ACC [12]) # (!\u_AD1_DEV|ACC[11]~55 ))) # (!\u_AD1_DEV|FREQ_WORD [12] & (\u_AD1_DEV|ACC [12] & !\u_AD1_DEV|ACC[11]~55 )))

	.dataa(\u_AD1_DEV|FREQ_WORD [12]),
	.datab(\u_AD1_DEV|ACC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[11]~55 ),
	.combout(\u_AD1_DEV|ACC[12]~56_combout ),
	.cout(\u_AD1_DEV|ACC[12]~57 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[12]~56 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N25
dffeas \u_AD1_DEV|ACC[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[12] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N26
cycloneive_lcell_comb \u_AD1_DEV|ACC[13]~58 (
// Equation(s):
// \u_AD1_DEV|ACC[13]~58_combout  = (\u_AD1_DEV|ACC [13] & ((\u_AD1_DEV|FREQ_WORD [13] & (\u_AD1_DEV|ACC[12]~57  & VCC)) # (!\u_AD1_DEV|FREQ_WORD [13] & (!\u_AD1_DEV|ACC[12]~57 )))) # (!\u_AD1_DEV|ACC [13] & ((\u_AD1_DEV|FREQ_WORD [13] & 
// (!\u_AD1_DEV|ACC[12]~57 )) # (!\u_AD1_DEV|FREQ_WORD [13] & ((\u_AD1_DEV|ACC[12]~57 ) # (GND)))))
// \u_AD1_DEV|ACC[13]~59  = CARRY((\u_AD1_DEV|ACC [13] & (!\u_AD1_DEV|FREQ_WORD [13] & !\u_AD1_DEV|ACC[12]~57 )) # (!\u_AD1_DEV|ACC [13] & ((!\u_AD1_DEV|ACC[12]~57 ) # (!\u_AD1_DEV|FREQ_WORD [13]))))

	.dataa(\u_AD1_DEV|ACC [13]),
	.datab(\u_AD1_DEV|FREQ_WORD [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[12]~57 ),
	.combout(\u_AD1_DEV|ACC[13]~58_combout ),
	.cout(\u_AD1_DEV|ACC[13]~59 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[13]~58 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N27
dffeas \u_AD1_DEV|ACC[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[13] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N28
cycloneive_lcell_comb \u_AD1_DEV|ACC[14]~60 (
// Equation(s):
// \u_AD1_DEV|ACC[14]~60_combout  = ((\u_AD1_DEV|FREQ_WORD [14] $ (\u_AD1_DEV|ACC [14] $ (!\u_AD1_DEV|ACC[13]~59 )))) # (GND)
// \u_AD1_DEV|ACC[14]~61  = CARRY((\u_AD1_DEV|FREQ_WORD [14] & ((\u_AD1_DEV|ACC [14]) # (!\u_AD1_DEV|ACC[13]~59 ))) # (!\u_AD1_DEV|FREQ_WORD [14] & (\u_AD1_DEV|ACC [14] & !\u_AD1_DEV|ACC[13]~59 )))

	.dataa(\u_AD1_DEV|FREQ_WORD [14]),
	.datab(\u_AD1_DEV|ACC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[13]~59 ),
	.combout(\u_AD1_DEV|ACC[14]~60_combout ),
	.cout(\u_AD1_DEV|ACC[14]~61 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[14]~60 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N29
dffeas \u_AD1_DEV|ACC[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[14] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N30
cycloneive_lcell_comb \u_AD1_DEV|ACC[15]~62 (
// Equation(s):
// \u_AD1_DEV|ACC[15]~62_combout  = (\u_AD1_DEV|ACC [15] & ((\u_AD1_DEV|FREQ_WORD [15] & (\u_AD1_DEV|ACC[14]~61  & VCC)) # (!\u_AD1_DEV|FREQ_WORD [15] & (!\u_AD1_DEV|ACC[14]~61 )))) # (!\u_AD1_DEV|ACC [15] & ((\u_AD1_DEV|FREQ_WORD [15] & 
// (!\u_AD1_DEV|ACC[14]~61 )) # (!\u_AD1_DEV|FREQ_WORD [15] & ((\u_AD1_DEV|ACC[14]~61 ) # (GND)))))
// \u_AD1_DEV|ACC[15]~63  = CARRY((\u_AD1_DEV|ACC [15] & (!\u_AD1_DEV|FREQ_WORD [15] & !\u_AD1_DEV|ACC[14]~61 )) # (!\u_AD1_DEV|ACC [15] & ((!\u_AD1_DEV|ACC[14]~61 ) # (!\u_AD1_DEV|FREQ_WORD [15]))))

	.dataa(\u_AD1_DEV|ACC [15]),
	.datab(\u_AD1_DEV|FREQ_WORD [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[14]~61 ),
	.combout(\u_AD1_DEV|ACC[15]~62_combout ),
	.cout(\u_AD1_DEV|ACC[15]~63 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[15]~62 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y7_N31
dffeas \u_AD1_DEV|ACC[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[15] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N0
cycloneive_lcell_comb \u_AD1_DEV|ACC[16]~64 (
// Equation(s):
// \u_AD1_DEV|ACC[16]~64_combout  = ((\u_AD1_DEV|FREQ_WORD [16] $ (\u_AD1_DEV|ACC [16] $ (!\u_AD1_DEV|ACC[15]~63 )))) # (GND)
// \u_AD1_DEV|ACC[16]~65  = CARRY((\u_AD1_DEV|FREQ_WORD [16] & ((\u_AD1_DEV|ACC [16]) # (!\u_AD1_DEV|ACC[15]~63 ))) # (!\u_AD1_DEV|FREQ_WORD [16] & (\u_AD1_DEV|ACC [16] & !\u_AD1_DEV|ACC[15]~63 )))

	.dataa(\u_AD1_DEV|FREQ_WORD [16]),
	.datab(\u_AD1_DEV|ACC [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[15]~63 ),
	.combout(\u_AD1_DEV|ACC[16]~64_combout ),
	.cout(\u_AD1_DEV|ACC[16]~65 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[16]~64 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N1
dffeas \u_AD1_DEV|ACC[16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[16] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N2
cycloneive_lcell_comb \u_AD1_DEV|ACC[17]~66 (
// Equation(s):
// \u_AD1_DEV|ACC[17]~66_combout  = (\u_AD1_DEV|FREQ_WORD [17] & ((\u_AD1_DEV|ACC [17] & (\u_AD1_DEV|ACC[16]~65  & VCC)) # (!\u_AD1_DEV|ACC [17] & (!\u_AD1_DEV|ACC[16]~65 )))) # (!\u_AD1_DEV|FREQ_WORD [17] & ((\u_AD1_DEV|ACC [17] & (!\u_AD1_DEV|ACC[16]~65 )) 
// # (!\u_AD1_DEV|ACC [17] & ((\u_AD1_DEV|ACC[16]~65 ) # (GND)))))
// \u_AD1_DEV|ACC[17]~67  = CARRY((\u_AD1_DEV|FREQ_WORD [17] & (!\u_AD1_DEV|ACC [17] & !\u_AD1_DEV|ACC[16]~65 )) # (!\u_AD1_DEV|FREQ_WORD [17] & ((!\u_AD1_DEV|ACC[16]~65 ) # (!\u_AD1_DEV|ACC [17]))))

	.dataa(\u_AD1_DEV|FREQ_WORD [17]),
	.datab(\u_AD1_DEV|ACC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[16]~65 ),
	.combout(\u_AD1_DEV|ACC[17]~66_combout ),
	.cout(\u_AD1_DEV|ACC[17]~67 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[17]~66 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N3
dffeas \u_AD1_DEV|ACC[17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[17] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N4
cycloneive_lcell_comb \u_AD1_DEV|ACC[18]~68 (
// Equation(s):
// \u_AD1_DEV|ACC[18]~68_combout  = ((\u_AD1_DEV|FREQ_WORD [18] $ (\u_AD1_DEV|ACC [18] $ (!\u_AD1_DEV|ACC[17]~67 )))) # (GND)
// \u_AD1_DEV|ACC[18]~69  = CARRY((\u_AD1_DEV|FREQ_WORD [18] & ((\u_AD1_DEV|ACC [18]) # (!\u_AD1_DEV|ACC[17]~67 ))) # (!\u_AD1_DEV|FREQ_WORD [18] & (\u_AD1_DEV|ACC [18] & !\u_AD1_DEV|ACC[17]~67 )))

	.dataa(\u_AD1_DEV|FREQ_WORD [18]),
	.datab(\u_AD1_DEV|ACC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[17]~67 ),
	.combout(\u_AD1_DEV|ACC[18]~68_combout ),
	.cout(\u_AD1_DEV|ACC[18]~69 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[18]~68 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N5
dffeas \u_AD1_DEV|ACC[18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[18] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N6
cycloneive_lcell_comb \u_AD1_DEV|ACC[19]~70 (
// Equation(s):
// \u_AD1_DEV|ACC[19]~70_combout  = (\u_AD1_DEV|ACC [19] & ((\u_AD1_DEV|FREQ_WORD [19] & (\u_AD1_DEV|ACC[18]~69  & VCC)) # (!\u_AD1_DEV|FREQ_WORD [19] & (!\u_AD1_DEV|ACC[18]~69 )))) # (!\u_AD1_DEV|ACC [19] & ((\u_AD1_DEV|FREQ_WORD [19] & 
// (!\u_AD1_DEV|ACC[18]~69 )) # (!\u_AD1_DEV|FREQ_WORD [19] & ((\u_AD1_DEV|ACC[18]~69 ) # (GND)))))
// \u_AD1_DEV|ACC[19]~71  = CARRY((\u_AD1_DEV|ACC [19] & (!\u_AD1_DEV|FREQ_WORD [19] & !\u_AD1_DEV|ACC[18]~69 )) # (!\u_AD1_DEV|ACC [19] & ((!\u_AD1_DEV|ACC[18]~69 ) # (!\u_AD1_DEV|FREQ_WORD [19]))))

	.dataa(\u_AD1_DEV|ACC [19]),
	.datab(\u_AD1_DEV|FREQ_WORD [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[18]~69 ),
	.combout(\u_AD1_DEV|ACC[19]~70_combout ),
	.cout(\u_AD1_DEV|ACC[19]~71 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[19]~70 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N7
dffeas \u_AD1_DEV|ACC[19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[19] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N8
cycloneive_lcell_comb \u_AD1_DEV|ACC[20]~72 (
// Equation(s):
// \u_AD1_DEV|ACC[20]~72_combout  = ((\u_AD1_DEV|FREQ_WORD [20] $ (\u_AD1_DEV|ACC [20] $ (!\u_AD1_DEV|ACC[19]~71 )))) # (GND)
// \u_AD1_DEV|ACC[20]~73  = CARRY((\u_AD1_DEV|FREQ_WORD [20] & ((\u_AD1_DEV|ACC [20]) # (!\u_AD1_DEV|ACC[19]~71 ))) # (!\u_AD1_DEV|FREQ_WORD [20] & (\u_AD1_DEV|ACC [20] & !\u_AD1_DEV|ACC[19]~71 )))

	.dataa(\u_AD1_DEV|FREQ_WORD [20]),
	.datab(\u_AD1_DEV|ACC [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[19]~71 ),
	.combout(\u_AD1_DEV|ACC[20]~72_combout ),
	.cout(\u_AD1_DEV|ACC[20]~73 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[20]~72 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N9
dffeas \u_AD1_DEV|ACC[20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[20] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N10
cycloneive_lcell_comb \u_AD1_DEV|ACC[21]~74 (
// Equation(s):
// \u_AD1_DEV|ACC[21]~74_combout  = (\u_AD1_DEV|FREQ_WORD [21] & ((\u_AD1_DEV|ACC [21] & (\u_AD1_DEV|ACC[20]~73  & VCC)) # (!\u_AD1_DEV|ACC [21] & (!\u_AD1_DEV|ACC[20]~73 )))) # (!\u_AD1_DEV|FREQ_WORD [21] & ((\u_AD1_DEV|ACC [21] & (!\u_AD1_DEV|ACC[20]~73 )) 
// # (!\u_AD1_DEV|ACC [21] & ((\u_AD1_DEV|ACC[20]~73 ) # (GND)))))
// \u_AD1_DEV|ACC[21]~75  = CARRY((\u_AD1_DEV|FREQ_WORD [21] & (!\u_AD1_DEV|ACC [21] & !\u_AD1_DEV|ACC[20]~73 )) # (!\u_AD1_DEV|FREQ_WORD [21] & ((!\u_AD1_DEV|ACC[20]~73 ) # (!\u_AD1_DEV|ACC [21]))))

	.dataa(\u_AD1_DEV|FREQ_WORD [21]),
	.datab(\u_AD1_DEV|ACC [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[20]~73 ),
	.combout(\u_AD1_DEV|ACC[21]~74_combout ),
	.cout(\u_AD1_DEV|ACC[21]~75 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[21]~74 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N11
dffeas \u_AD1_DEV|ACC[21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[21] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N12
cycloneive_lcell_comb \u_AD1_DEV|ACC[22]~76 (
// Equation(s):
// \u_AD1_DEV|ACC[22]~76_combout  = ((\u_AD1_DEV|ACC [22] $ (\u_AD1_DEV|FREQ_WORD [22] $ (!\u_AD1_DEV|ACC[21]~75 )))) # (GND)
// \u_AD1_DEV|ACC[22]~77  = CARRY((\u_AD1_DEV|ACC [22] & ((\u_AD1_DEV|FREQ_WORD [22]) # (!\u_AD1_DEV|ACC[21]~75 ))) # (!\u_AD1_DEV|ACC [22] & (\u_AD1_DEV|FREQ_WORD [22] & !\u_AD1_DEV|ACC[21]~75 )))

	.dataa(\u_AD1_DEV|ACC [22]),
	.datab(\u_AD1_DEV|FREQ_WORD [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[21]~75 ),
	.combout(\u_AD1_DEV|ACC[22]~76_combout ),
	.cout(\u_AD1_DEV|ACC[22]~77 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[22]~76 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N13
dffeas \u_AD1_DEV|ACC[22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[22] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N14
cycloneive_lcell_comb \u_AD1_DEV|ACC[23]~78 (
// Equation(s):
// \u_AD1_DEV|ACC[23]~78_combout  = (\u_AD1_DEV|FREQ_WORD [23] & ((\u_AD1_DEV|ACC [23] & (\u_AD1_DEV|ACC[22]~77  & VCC)) # (!\u_AD1_DEV|ACC [23] & (!\u_AD1_DEV|ACC[22]~77 )))) # (!\u_AD1_DEV|FREQ_WORD [23] & ((\u_AD1_DEV|ACC [23] & (!\u_AD1_DEV|ACC[22]~77 )) 
// # (!\u_AD1_DEV|ACC [23] & ((\u_AD1_DEV|ACC[22]~77 ) # (GND)))))
// \u_AD1_DEV|ACC[23]~79  = CARRY((\u_AD1_DEV|FREQ_WORD [23] & (!\u_AD1_DEV|ACC [23] & !\u_AD1_DEV|ACC[22]~77 )) # (!\u_AD1_DEV|FREQ_WORD [23] & ((!\u_AD1_DEV|ACC[22]~77 ) # (!\u_AD1_DEV|ACC [23]))))

	.dataa(\u_AD1_DEV|FREQ_WORD [23]),
	.datab(\u_AD1_DEV|ACC [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[22]~77 ),
	.combout(\u_AD1_DEV|ACC[23]~78_combout ),
	.cout(\u_AD1_DEV|ACC[23]~79 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[23]~78 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N15
dffeas \u_AD1_DEV|ACC[23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[23] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N16
cycloneive_lcell_comb \u_AD1_DEV|ACC[24]~80 (
// Equation(s):
// \u_AD1_DEV|ACC[24]~80_combout  = ((\u_AD1_DEV|FREQ_WORD [24] $ (\u_AD1_DEV|ACC [24] $ (!\u_AD1_DEV|ACC[23]~79 )))) # (GND)
// \u_AD1_DEV|ACC[24]~81  = CARRY((\u_AD1_DEV|FREQ_WORD [24] & ((\u_AD1_DEV|ACC [24]) # (!\u_AD1_DEV|ACC[23]~79 ))) # (!\u_AD1_DEV|FREQ_WORD [24] & (\u_AD1_DEV|ACC [24] & !\u_AD1_DEV|ACC[23]~79 )))

	.dataa(\u_AD1_DEV|FREQ_WORD [24]),
	.datab(\u_AD1_DEV|ACC [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[23]~79 ),
	.combout(\u_AD1_DEV|ACC[24]~80_combout ),
	.cout(\u_AD1_DEV|ACC[24]~81 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[24]~80 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N17
dffeas \u_AD1_DEV|ACC[24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[24] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N18
cycloneive_lcell_comb \u_AD1_DEV|ACC[25]~82 (
// Equation(s):
// \u_AD1_DEV|ACC[25]~82_combout  = (\u_AD1_DEV|FREQ_WORD [25] & ((\u_AD1_DEV|ACC [25] & (\u_AD1_DEV|ACC[24]~81  & VCC)) # (!\u_AD1_DEV|ACC [25] & (!\u_AD1_DEV|ACC[24]~81 )))) # (!\u_AD1_DEV|FREQ_WORD [25] & ((\u_AD1_DEV|ACC [25] & (!\u_AD1_DEV|ACC[24]~81 )) 
// # (!\u_AD1_DEV|ACC [25] & ((\u_AD1_DEV|ACC[24]~81 ) # (GND)))))
// \u_AD1_DEV|ACC[25]~83  = CARRY((\u_AD1_DEV|FREQ_WORD [25] & (!\u_AD1_DEV|ACC [25] & !\u_AD1_DEV|ACC[24]~81 )) # (!\u_AD1_DEV|FREQ_WORD [25] & ((!\u_AD1_DEV|ACC[24]~81 ) # (!\u_AD1_DEV|ACC [25]))))

	.dataa(\u_AD1_DEV|FREQ_WORD [25]),
	.datab(\u_AD1_DEV|ACC [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[24]~81 ),
	.combout(\u_AD1_DEV|ACC[25]~82_combout ),
	.cout(\u_AD1_DEV|ACC[25]~83 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[25]~82 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N19
dffeas \u_AD1_DEV|ACC[25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[25] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N20
cycloneive_lcell_comb \u_AD1_DEV|ACC[26]~84 (
// Equation(s):
// \u_AD1_DEV|ACC[26]~84_combout  = ((\u_AD1_DEV|ACC [26] $ (\u_AD1_DEV|FREQ_WORD [26] $ (!\u_AD1_DEV|ACC[25]~83 )))) # (GND)
// \u_AD1_DEV|ACC[26]~85  = CARRY((\u_AD1_DEV|ACC [26] & ((\u_AD1_DEV|FREQ_WORD [26]) # (!\u_AD1_DEV|ACC[25]~83 ))) # (!\u_AD1_DEV|ACC [26] & (\u_AD1_DEV|FREQ_WORD [26] & !\u_AD1_DEV|ACC[25]~83 )))

	.dataa(\u_AD1_DEV|ACC [26]),
	.datab(\u_AD1_DEV|FREQ_WORD [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[25]~83 ),
	.combout(\u_AD1_DEV|ACC[26]~84_combout ),
	.cout(\u_AD1_DEV|ACC[26]~85 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[26]~84 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N21
dffeas \u_AD1_DEV|ACC[26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[26] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N22
cycloneive_lcell_comb \u_AD1_DEV|ACC[27]~86 (
// Equation(s):
// \u_AD1_DEV|ACC[27]~86_combout  = (\u_AD1_DEV|ACC [27] & ((\u_AD1_DEV|FREQ_WORD [27] & (\u_AD1_DEV|ACC[26]~85  & VCC)) # (!\u_AD1_DEV|FREQ_WORD [27] & (!\u_AD1_DEV|ACC[26]~85 )))) # (!\u_AD1_DEV|ACC [27] & ((\u_AD1_DEV|FREQ_WORD [27] & 
// (!\u_AD1_DEV|ACC[26]~85 )) # (!\u_AD1_DEV|FREQ_WORD [27] & ((\u_AD1_DEV|ACC[26]~85 ) # (GND)))))
// \u_AD1_DEV|ACC[27]~87  = CARRY((\u_AD1_DEV|ACC [27] & (!\u_AD1_DEV|FREQ_WORD [27] & !\u_AD1_DEV|ACC[26]~85 )) # (!\u_AD1_DEV|ACC [27] & ((!\u_AD1_DEV|ACC[26]~85 ) # (!\u_AD1_DEV|FREQ_WORD [27]))))

	.dataa(\u_AD1_DEV|ACC [27]),
	.datab(\u_AD1_DEV|FREQ_WORD [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[26]~85 ),
	.combout(\u_AD1_DEV|ACC[27]~86_combout ),
	.cout(\u_AD1_DEV|ACC[27]~87 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[27]~86 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N23
dffeas \u_AD1_DEV|ACC[27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[27] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N24
cycloneive_lcell_comb \u_AD1_DEV|ACC[28]~88 (
// Equation(s):
// \u_AD1_DEV|ACC[28]~88_combout  = ((\u_AD1_DEV|FREQ_WORD [28] $ (\u_AD1_DEV|ACC [28] $ (!\u_AD1_DEV|ACC[27]~87 )))) # (GND)
// \u_AD1_DEV|ACC[28]~89  = CARRY((\u_AD1_DEV|FREQ_WORD [28] & ((\u_AD1_DEV|ACC [28]) # (!\u_AD1_DEV|ACC[27]~87 ))) # (!\u_AD1_DEV|FREQ_WORD [28] & (\u_AD1_DEV|ACC [28] & !\u_AD1_DEV|ACC[27]~87 )))

	.dataa(\u_AD1_DEV|FREQ_WORD [28]),
	.datab(\u_AD1_DEV|ACC [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[27]~87 ),
	.combout(\u_AD1_DEV|ACC[28]~88_combout ),
	.cout(\u_AD1_DEV|ACC[28]~89 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[28]~88 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N25
dffeas \u_AD1_DEV|ACC[28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[28] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N26
cycloneive_lcell_comb \u_AD1_DEV|ACC[29]~90 (
// Equation(s):
// \u_AD1_DEV|ACC[29]~90_combout  = (\u_AD1_DEV|ACC [29] & ((\u_AD1_DEV|FREQ_WORD [29] & (\u_AD1_DEV|ACC[28]~89  & VCC)) # (!\u_AD1_DEV|FREQ_WORD [29] & (!\u_AD1_DEV|ACC[28]~89 )))) # (!\u_AD1_DEV|ACC [29] & ((\u_AD1_DEV|FREQ_WORD [29] & 
// (!\u_AD1_DEV|ACC[28]~89 )) # (!\u_AD1_DEV|FREQ_WORD [29] & ((\u_AD1_DEV|ACC[28]~89 ) # (GND)))))
// \u_AD1_DEV|ACC[29]~91  = CARRY((\u_AD1_DEV|ACC [29] & (!\u_AD1_DEV|FREQ_WORD [29] & !\u_AD1_DEV|ACC[28]~89 )) # (!\u_AD1_DEV|ACC [29] & ((!\u_AD1_DEV|ACC[28]~89 ) # (!\u_AD1_DEV|FREQ_WORD [29]))))

	.dataa(\u_AD1_DEV|ACC [29]),
	.datab(\u_AD1_DEV|FREQ_WORD [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[28]~89 ),
	.combout(\u_AD1_DEV|ACC[29]~90_combout ),
	.cout(\u_AD1_DEV|ACC[29]~91 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[29]~90 .lut_mask = 16'h9617;
defparam \u_AD1_DEV|ACC[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N27
dffeas \u_AD1_DEV|ACC[29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[29] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N28
cycloneive_lcell_comb \u_AD1_DEV|ACC[30]~92 (
// Equation(s):
// \u_AD1_DEV|ACC[30]~92_combout  = ((\u_AD1_DEV|FREQ_WORD [30] $ (\u_AD1_DEV|ACC [30] $ (!\u_AD1_DEV|ACC[29]~91 )))) # (GND)
// \u_AD1_DEV|ACC[30]~93  = CARRY((\u_AD1_DEV|FREQ_WORD [30] & ((\u_AD1_DEV|ACC [30]) # (!\u_AD1_DEV|ACC[29]~91 ))) # (!\u_AD1_DEV|FREQ_WORD [30] & (\u_AD1_DEV|ACC [30] & !\u_AD1_DEV|ACC[29]~91 )))

	.dataa(\u_AD1_DEV|FREQ_WORD [30]),
	.datab(\u_AD1_DEV|ACC [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD1_DEV|ACC[29]~91 ),
	.combout(\u_AD1_DEV|ACC[30]~92_combout ),
	.cout(\u_AD1_DEV|ACC[30]~93 ));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[30]~92 .lut_mask = 16'h698E;
defparam \u_AD1_DEV|ACC[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N29
dffeas \u_AD1_DEV|ACC[30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[30] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N30
cycloneive_lcell_comb \u_AD1_DEV|ACC[31]~94 (
// Equation(s):
// \u_AD1_DEV|ACC[31]~94_combout  = \u_AD1_DEV|ACC [31] $ (\u_AD1_DEV|FREQ_WORD [31] $ (\u_AD1_DEV|ACC[30]~93 ))

	.dataa(\u_AD1_DEV|ACC [31]),
	.datab(\u_AD1_DEV|FREQ_WORD [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_AD1_DEV|ACC[30]~93 ),
	.combout(\u_AD1_DEV|ACC[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_DEV|ACC[31]~94 .lut_mask = 16'h9696;
defparam \u_AD1_DEV|ACC[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N31
dffeas \u_AD1_DEV|ACC[31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|ACC[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|ACC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|ACC[31] .is_wysiwyg = "true";
defparam \u_AD1_DEV|ACC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \u_AD1_DEV|FREQ_OUT~feeder (
// Equation(s):
// \u_AD1_DEV|FREQ_OUT~feeder_combout  = \u_AD1_DEV|ACC [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_DEV|ACC [31]),
	.cin(gnd),
	.combout(\u_AD1_DEV|FREQ_OUT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_OUT~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_DEV|FREQ_OUT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N9
dffeas \u_AD1_DEV|FREQ_OUT (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD1_DEV|FREQ_OUT~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_DEV|FREQ_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_OUT .is_wysiwyg = "true";
defparam \u_AD1_DEV|FREQ_OUT .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \u_AD1_DEV|FREQ_OUT~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_AD1_DEV|FREQ_OUT~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ));
// synopsys translate_off
defparam \u_AD1_DEV|FREQ_OUT~clkctrl .clock_type = "global clock";
defparam \u_AD1_DEV|FREQ_OUT~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \inst|fmc_rd_en~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|fmc_rd_en~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|fmc_rd_en~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|fmc_rd_en~clkctrl .clock_type = "global clock";
defparam \inst|fmc_rd_en~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h0FF0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N15
dffeas \inst|read_data_1__reg[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[5]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[5] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N14
cycloneive_lcell_comb \inst3|CTRL_DATA[5] (
// Equation(s):
// \inst3|CTRL_DATA [5] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [5])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [5])))

	.dataa(gnd),
	.datab(\inst3|always0~2_combout ),
	.datac(\inst|read_data_1__reg [5]),
	.datad(\inst3|CTRL_DATA [5]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [5]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[5] .lut_mask = 16'hF3C0;
defparam \inst3|CTRL_DATA[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h5AF0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N9
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] $ 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [0])) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [3]))) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g 
// [3]) # (\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [0]))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h6FF6;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N15
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N11
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N1
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 16'h0FF0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ((\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// ((\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # (\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h00FE;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (\inst3|CTRL_DATA [5] & 
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\inst3|CTRL_DATA [5]),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h2000;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hB4F0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N31
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & !\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0002;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & !\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0020;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & 
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h5AF0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hD2F0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & !\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h0008;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h0FF0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & !\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h0002;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (((!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 16'hB4B4;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[10]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [10]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N1
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hB4F0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h1000;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h5A5A;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h3CF0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0200;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )

	.dataa(gnd),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h3C3C;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N1
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N27
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N27
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N3
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & !\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0002;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (((\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & 
// !\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(gnd),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 16'hF03C;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[10]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [10]) # 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [8] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8])))) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10] & 
// ((\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [8] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8])) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [10])))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'hBE7D;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & 
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(gnd),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'h3CF0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'h7878;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N23
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N21
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N11
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N27
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [9] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]) # 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [6])))) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [9] & 
// ((\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [6])) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h9FF9;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N3
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [2] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] $ 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [5])) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]))) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [2] & 
// ((\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]) # (\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [5]))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7BDE;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N21
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N27
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [4] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7])) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]))) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [4] & 
// ((\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]) # (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [7] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7BDE;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # ((\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'hFFFE;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h1100;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\inst3|CTRL_DATA [4] & (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ((\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ) 
// # (\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ))))

	.dataa(\inst3|CTRL_DATA [4]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'hA800;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & 
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h5AF0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~10 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~10 .lut_mask = 16'h9669;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h9966;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h6996;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N5
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] $ 
// (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h6699;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (\inst3|CTRL_DATA [4] & (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ((\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ) 
// # (\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ))))

	.dataa(\inst3|CTRL_DATA [4]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h00A8;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h78F0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N3
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & 
// (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hD2F0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N3
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] $ 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [4])) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [7]))) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g 
// [7]) # (\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [4]))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h6FF6;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N31
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] $ 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [2])) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [5]))) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g 
// [5]) # (\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [2]))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h6FF6;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N11
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N7
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] $ 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [8])) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [10]))) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] & 
// ((\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [10]) # (\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [8]))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h6FF6;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N3
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N7
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N29
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N15
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [9] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] $ 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [6])) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]))) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [9] & 
// ((\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]) # (\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [6]))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h6FF6;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # ((\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\inst3|CTRL_DATA [5] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// ((\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ) # (\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\inst3|CTRL_DATA [5]),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCCC8;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0080;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~11 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~11 .lut_mask = 16'h9669;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~10 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~10 .lut_mask = 16'h6996;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N25
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'hA55A;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ 
// (!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h6699;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0FF0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hF0B4;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder .lut_mask = 16'hFF00;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0] $ 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [0])) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [3]))) # (!\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g 
// [3]) # (\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [0]))))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7 .lut_mask = 16'h6FF6;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout  = (\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ) # 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [1]))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8 .lut_mask = 16'hFF66;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\inst3|CTRL_DATA [4] & ((\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ) # 
// (\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout )))

	.dataa(\inst3|CTRL_DATA [4]),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hA8A8;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y11_N8
cycloneive_io_ibuf \AD1_INPUT[0]~input (
	.i(AD1_INPUT[0]),
	.ibar(gnd),
	.o(\AD1_INPUT[0]~input_o ));
// synopsys translate_off
defparam \AD1_INPUT[0]~input .bus_hold = "false";
defparam \AD1_INPUT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|ram_address_a[9] (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|ram_address_a [9] = \u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [9] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [10])

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|ram_address_a [9]),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ram_address_a[9] .lut_mask = 16'h55AA;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|ram_address_a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h3333;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q )

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h55AA;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y8_N8
cycloneive_io_ibuf \AD1_INPUT[1]~input (
	.i(AD1_INPUT[1]),
	.ibar(gnd),
	.o(\AD1_INPUT[1]~input_o ));
// synopsys translate_off
defparam \AD1_INPUT[1]~input .bus_hold = "false";
defparam \AD1_INPUT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y6_N15
cycloneive_io_ibuf \AD1_INPUT[2]~input (
	.i(AD1_INPUT[2]),
	.ibar(gnd),
	.o(\AD1_INPUT[2]~input_o ));
// synopsys translate_off
defparam \AD1_INPUT[2]~input .bus_hold = "false";
defparam \AD1_INPUT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y8_N15
cycloneive_io_ibuf \AD1_INPUT[3]~input (
	.i(AD1_INPUT[3]),
	.ibar(gnd),
	.o(\AD1_INPUT[3]~input_o ));
// synopsys translate_off
defparam \AD1_INPUT[3]~input .bus_hold = "false";
defparam \AD1_INPUT[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \AD1_INPUT[4]~input (
	.i(AD1_INPUT[4]),
	.ibar(gnd),
	.o(\AD1_INPUT[4]~input_o ));
// synopsys translate_off
defparam \AD1_INPUT[4]~input .bus_hold = "false";
defparam \AD1_INPUT[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \AD1_INPUT[5]~input (
	.i(AD1_INPUT[5]),
	.ibar(gnd),
	.o(\AD1_INPUT[5]~input_o ));
// synopsys translate_off
defparam \AD1_INPUT[5]~input .bus_hold = "false";
defparam \AD1_INPUT[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y20_N15
cycloneive_io_ibuf \AD1_INPUT[6]~input (
	.i(AD1_INPUT[6]),
	.ibar(gnd),
	.o(\AD1_INPUT[6]~input_o ));
// synopsys translate_off
defparam \AD1_INPUT[6]~input .bus_hold = "false";
defparam \AD1_INPUT[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \AD1_INPUT[7]~input (
	.i(AD1_INPUT[7]),
	.ibar(gnd),
	.o(\AD1_INPUT[7]~input_o ));
// synopsys translate_off
defparam \AD1_INPUT[7]~input .bus_hold = "false";
defparam \AD1_INPUT[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N15
cycloneive_io_ibuf \AD1_INPUT[8]~input (
	.i(AD1_INPUT[8]),
	.ibar(gnd),
	.o(\AD1_INPUT[8]~input_o ));
// synopsys translate_off
defparam \AD1_INPUT[8]~input .bus_hold = "false";
defparam \AD1_INPUT[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.clk1(\inst|fmc_rd_en~clkctrl_outclk ),
	.ena0(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AD1_INPUT[8]~input_o ,\AD1_INPUT[7]~input_o ,\AD1_INPUT[6]~input_o ,\AD1_INPUT[5]~input_o ,\AD1_INPUT[4]~input_o ,\AD1_INPUT[3]~input_o ,\AD1_INPUT[2]~input_o ,\AD1_INPUT[1]~input_o ,\AD1_INPUT[0]~input_o }),
	.portaaddr({\u_AD1_FIFO|dcfifo_component|auto_generated|ram_address_a [9],\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [8],\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [7],\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [6],
\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [5],\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [4],\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [3],\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [2],
\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [1],\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ALTSYNCRAM";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 10;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 9;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 1023;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 1024;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 12;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "none";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 10;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "none";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 9;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 1023;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 1024;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 12;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[11] (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [11] = (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & (\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [0])) # (!\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [11])))

	.dataa(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(gnd),
	.datad(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [11]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [11]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[11] .lut_mask = 16'hDD88;
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[11] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [11] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [11])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [11])))

	.dataa(\u_AD2_CNT32|Q1BASE [11]),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [11]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [11]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[11] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneive_lcell_comb \inst|Selector4~2 (
// Equation(s):
// \inst|Selector4~2_combout  = (\inst|Equal5~0_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [11]) # ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [11] & \inst|Equal6~1_combout )))) # (!\inst|Equal5~0_combout  & (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [11] & 
// (\inst|Equal6~1_combout )))

	.dataa(\inst|Equal5~0_combout ),
	.datab(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [11]),
	.datac(\inst|Equal6~1_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [11]),
	.cin(gnd),
	.combout(\inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \inst|Selector4~6 (
// Equation(s):
// \inst|Selector4~6_combout  = (\inst|Selector4~5_combout ) # ((\inst|Selector4~4_combout ) # ((\inst|Selector4~3_combout ) # (\inst|Selector4~2_combout )))

	.dataa(\inst|Selector4~5_combout ),
	.datab(\inst|Selector4~4_combout ),
	.datac(\inst|Selector4~3_combout ),
	.datad(\inst|Selector4~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[11] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [11] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [27])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [11])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.datac(\u_AD2_CNT32|Q1BASE [27]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [11]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [11]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[11] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \inst|Equal8~2 (
// Equation(s):
// \inst|Equal8~2_combout  = (\inst|Equal8~1_combout  & (!\inst|addr [0] & !\inst|addr [2]))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|addr [0]),
	.datac(gnd),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\inst|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal8~2 .lut_mask = 16'h0022;
defparam \inst|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N21
dffeas \inst|read_data_1__reg[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[6]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[6] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N20
cycloneive_lcell_comb \inst3|CTRL_DATA[6] (
// Equation(s):
// \inst3|CTRL_DATA [6] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [6])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [6])))

	.dataa(gnd),
	.datab(\inst3|always0~2_combout ),
	.datac(\inst|read_data_1__reg [6]),
	.datad(\inst3|CTRL_DATA [6]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [6]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[6] .lut_mask = 16'hF3C0;
defparam \inst3|CTRL_DATA[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[15]~0 (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  = (\inst|Equal8~1_combout  & (!\inst|addr [2] & (\u_DA_FREQ_WORD|always0~0_combout  & !\inst|addr [0])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|addr [2]),
	.datac(\u_DA_FREQ_WORD|always0~0_combout ),
	.datad(\inst|addr [0]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[15]~0 .lut_mask = 16'h0020;
defparam \u_AD_FREQ_WORD|AD2_OUTH[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N25
dffeas \inst|read_data_8__reg[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[15]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[15] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N16
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[15] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [15] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [15])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [15])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datac(\inst|read_data_8__reg [15]),
	.datad(\u_AD_FREQ_WORD|AD2_OUTH [15]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [15]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[15] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD2_OUTH[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N17
dffeas \u_AD2_DEV|FREQ_WORD[31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[31] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N10
cycloneive_lcell_comb \inst|read_data_8__reg[14]~feeder (
// Equation(s):
// \inst|read_data_8__reg[14]~feeder_combout  = \FPGA_DB[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[14]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_8__reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_8__reg[14]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_8__reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N11
dffeas \inst|read_data_8__reg[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_8__reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[14] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N2
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[14] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [14] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [14])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [14])))

	.dataa(\inst|read_data_8__reg [14]),
	.datab(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_WORD|AD2_OUTH [14]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [14]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[14] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_WORD|AD2_OUTH[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N3
dffeas \u_AD2_DEV|FREQ_WORD[30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[30] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N12
cycloneive_lcell_comb \inst|read_data_8__reg[13]~feeder (
// Equation(s):
// \inst|read_data_8__reg[13]~feeder_combout  = \FPGA_DB[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[13]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_8__reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_8__reg[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_8__reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N13
dffeas \inst|read_data_8__reg[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_8__reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[13] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N28
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[13] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [13] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [13])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [13])))

	.dataa(\inst|read_data_8__reg [13]),
	.datab(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_WORD|AD2_OUTH [13]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [13]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[13] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_WORD|AD2_OUTH[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N29
dffeas \u_AD2_DEV|FREQ_WORD[29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[29] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N23
dffeas \inst|read_data_8__reg[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[12]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[12] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N30
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[12] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [12] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [12])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [12])))

	.dataa(\inst|read_data_8__reg [12]),
	.datab(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datac(\u_AD_FREQ_WORD|AD2_OUTH [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [12]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[12] .lut_mask = 16'hB8B8;
defparam \u_AD_FREQ_WORD|AD2_OUTH[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N31
dffeas \u_AD2_DEV|FREQ_WORD[28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[28] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N9
dffeas \inst|read_data_8__reg[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[11]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[11] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N0
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[11] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [11] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [11])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [11])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datac(\inst|read_data_8__reg [11]),
	.datad(\u_AD_FREQ_WORD|AD2_OUTH [11]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [11]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[11] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD2_OUTH[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N1
dffeas \u_AD2_DEV|FREQ_WORD[27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[27] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N26
cycloneive_lcell_comb \inst|read_data_8__reg[10]~feeder (
// Equation(s):
// \inst|read_data_8__reg[10]~feeder_combout  = \FPGA_DB[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[10]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_8__reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_8__reg[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_8__reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N27
dffeas \inst|read_data_8__reg[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_8__reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[10] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N18
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[10] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [10] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [10])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [10])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datac(\inst|read_data_8__reg [10]),
	.datad(\u_AD_FREQ_WORD|AD2_OUTH [10]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [10]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[10] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD2_OUTH[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N19
dffeas \u_AD2_DEV|FREQ_WORD[26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[26] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N4
cycloneive_lcell_comb \inst|read_data_8__reg[9]~feeder (
// Equation(s):
// \inst|read_data_8__reg[9]~feeder_combout  = \FPGA_DB[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[9]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_8__reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_8__reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_8__reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N5
dffeas \inst|read_data_8__reg[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_8__reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[9] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N20
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[9] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [9] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [9])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [9])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datac(\inst|read_data_8__reg [9]),
	.datad(\u_AD_FREQ_WORD|AD2_OUTH [9]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [9]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[9] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD2_OUTH[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N21
dffeas \u_AD2_DEV|FREQ_WORD[25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[25] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N15
dffeas \inst|read_data_8__reg[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[8]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[8] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N6
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[8] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [8] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [8])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [8])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datac(\inst|read_data_8__reg [8]),
	.datad(\u_AD_FREQ_WORD|AD2_OUTH [8]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [8]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[8] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD2_OUTH[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N7
dffeas \u_AD2_DEV|FREQ_WORD[24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[24] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N8
cycloneive_lcell_comb \inst|read_data_8__reg[7]~feeder (
// Equation(s):
// \inst|read_data_8__reg[7]~feeder_combout  = \FPGA_DB[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[7]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_8__reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_8__reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_8__reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N9
dffeas \inst|read_data_8__reg[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_8__reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[7] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N0
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[7] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [7] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [7])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [7])))

	.dataa(gnd),
	.datab(\inst|read_data_8__reg [7]),
	.datac(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD2_OUTH [7]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [7]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[7] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD2_OUTH[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N1
dffeas \u_AD2_DEV|FREQ_WORD[23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[23] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N26
cycloneive_lcell_comb \inst|read_data_8__reg[6]~feeder (
// Equation(s):
// \inst|read_data_8__reg[6]~feeder_combout  = \FPGA_DB[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[6]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_8__reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_8__reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_8__reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N27
dffeas \inst|read_data_8__reg[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_8__reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[6] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N18
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[6] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [6] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [6])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [6])))

	.dataa(\inst|read_data_8__reg [6]),
	.datab(gnd),
	.datac(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD2_OUTH [6]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [6]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[6] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_WORD|AD2_OUTH[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N19
dffeas \u_AD2_DEV|FREQ_WORD[22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[22] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N21
dffeas \inst|read_data_8__reg[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[5]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[5] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N28
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[5] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [5] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [5])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [5])))

	.dataa(gnd),
	.datab(\inst|read_data_8__reg [5]),
	.datac(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD2_OUTH [5]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [5]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[5] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD2_OUTH[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N29
dffeas \u_AD2_DEV|FREQ_WORD[21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[21] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N30
cycloneive_lcell_comb \inst|read_data_8__reg[4]~feeder (
// Equation(s):
// \inst|read_data_8__reg[4]~feeder_combout  = \FPGA_DB[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[4]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_8__reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_8__reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_8__reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N31
dffeas \inst|read_data_8__reg[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_8__reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[4] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N14
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[4] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [4] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [4])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [4])))

	.dataa(\inst|read_data_8__reg [4]),
	.datab(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datac(\u_AD_FREQ_WORD|AD2_OUTH [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [4]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[4] .lut_mask = 16'hB8B8;
defparam \u_AD_FREQ_WORD|AD2_OUTH[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N15
dffeas \u_AD2_DEV|FREQ_WORD[20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[20] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N24
cycloneive_lcell_comb \inst|read_data_8__reg[3]~feeder (
// Equation(s):
// \inst|read_data_8__reg[3]~feeder_combout  = \FPGA_DB[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[3]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_8__reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_8__reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_8__reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N25
dffeas \inst|read_data_8__reg[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_8__reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[3] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N16
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[3] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [3] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [3])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [3])))

	.dataa(gnd),
	.datab(\inst|read_data_8__reg [3]),
	.datac(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD2_OUTH [3]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [3]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[3] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD2_OUTH[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N17
dffeas \u_AD2_DEV|FREQ_WORD[19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[19] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N11
dffeas \inst|read_data_8__reg[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[2]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[2] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N2
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[2] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [2] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [2])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [2])))

	.dataa(\inst|read_data_8__reg [2]),
	.datab(gnd),
	.datac(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD2_OUTH [2]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [2]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[2] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_WORD|AD2_OUTH[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N3
dffeas \u_AD2_DEV|FREQ_WORD[18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[18] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N4
cycloneive_lcell_comb \inst|read_data_8__reg[1]~feeder (
// Equation(s):
// \inst|read_data_8__reg[1]~feeder_combout  = \FPGA_DB[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[1]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_8__reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_8__reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_8__reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N5
dffeas \inst|read_data_8__reg[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_8__reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[1] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N12
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[1] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [1] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [1])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [1])))

	.dataa(gnd),
	.datab(\inst|read_data_8__reg [1]),
	.datac(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD2_OUTH [1]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [1]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[1] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD2_OUTH[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N13
dffeas \u_AD2_DEV|FREQ_WORD[17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[17] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N23
dffeas \inst|read_data_8__reg[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[0]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_8__reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_8__reg[0] .is_wysiwyg = "true";
defparam \inst|read_data_8__reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N6
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTH[0] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTH [0] = (\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & (\inst|read_data_8__reg [0])) # (!\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout  & ((\u_AD_FREQ_WORD|AD2_OUTH [0])))

	.dataa(\inst|read_data_8__reg [0]),
	.datab(gnd),
	.datac(\u_AD_FREQ_WORD|AD2_OUTH[15]~0_combout ),
	.datad(\u_AD_FREQ_WORD|AD2_OUTH [0]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTH [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTH[0] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_WORD|AD2_OUTH[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N7
dffeas \u_AD2_DEV|FREQ_WORD[16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTH [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[16] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N16
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[15]~0 (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL[15]~0_combout  = (!\FPGA_WR_NWE~input_o  & (\FPGA_NL_NADV~input_o  & \inst|addr [0]))

	.dataa(\FPGA_WR_NWE~input_o ),
	.datab(\FPGA_NL_NADV~input_o ),
	.datac(gnd),
	.datad(\inst|addr [0]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[15]~0 .lut_mask = 16'h4400;
defparam \u_AD_FREQ_WORD|AD2_OUTL[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N10
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[15]~1 (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  = (\inst|Equal8~1_combout  & (!\inst|addr [2] & (!\FPGA_CS_NEL~input_o  & \u_AD_FREQ_WORD|AD2_OUTL[15]~0_combout )))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|addr [2]),
	.datac(\FPGA_CS_NEL~input_o ),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL[15]~0_combout ),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[15]~1 .lut_mask = 16'h0200;
defparam \u_AD_FREQ_WORD|AD2_OUTL[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N8
cycloneive_lcell_comb \inst|read_data_9__reg[15]~feeder (
// Equation(s):
// \inst|read_data_9__reg[15]~feeder_combout  = \FPGA_DB[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[15]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_9__reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_9__reg[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_9__reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N9
dffeas \inst|read_data_9__reg[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_9__reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[15] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N24
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[15] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [15] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [15])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [15])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datac(\inst|read_data_9__reg [15]),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL [15]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [15]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[15] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD2_OUTL[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N25
dffeas \u_AD2_DEV|FREQ_WORD[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[15] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N1
dffeas \inst|read_data_9__reg[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[14]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[14] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N2
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[14] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [14] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [14])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [14])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datac(\inst|read_data_9__reg [14]),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL [14]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [14]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[14] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD2_OUTL[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N3
dffeas \u_AD2_DEV|FREQ_WORD[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[14] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N26
cycloneive_lcell_comb \inst|read_data_9__reg[13]~feeder (
// Equation(s):
// \inst|read_data_9__reg[13]~feeder_combout  = \FPGA_DB[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[13]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_9__reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_9__reg[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_9__reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N27
dffeas \inst|read_data_9__reg[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_9__reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[13] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N12
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[13] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [13] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [13])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [13])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datac(\inst|read_data_9__reg [13]),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL [13]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [13]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[13] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD2_OUTL[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N13
dffeas \u_AD2_DEV|FREQ_WORD[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[13] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N4
cycloneive_lcell_comb \inst|read_data_9__reg[12]~feeder (
// Equation(s):
// \inst|read_data_9__reg[12]~feeder_combout  = \FPGA_DB[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[12]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_9__reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_9__reg[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_9__reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N5
dffeas \inst|read_data_9__reg[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_9__reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[12] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N6
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[12] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [12] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [12])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [12])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datac(\inst|read_data_9__reg [12]),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL [12]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [12]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[12] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD2_OUTL[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N7
dffeas \u_AD2_DEV|FREQ_WORD[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[12] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N27
dffeas \inst|read_data_9__reg[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[11]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[11] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N16
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[11] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [11] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [11])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [11])))

	.dataa(\inst|read_data_9__reg [11]),
	.datab(gnd),
	.datac(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL [11]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [11]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[11] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_WORD|AD2_OUTL[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N17
dffeas \u_AD2_DEV|FREQ_WORD[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[11] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N4
cycloneive_lcell_comb \inst|read_data_9__reg[10]~feeder (
// Equation(s):
// \inst|read_data_9__reg[10]~feeder_combout  = \FPGA_DB[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[10]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_9__reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_9__reg[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_9__reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N5
dffeas \inst|read_data_9__reg[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_9__reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[10] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N16
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[10] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [10] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [10])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [10])))

	.dataa(\inst|read_data_9__reg [10]),
	.datab(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL [10]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [10]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[10] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_WORD|AD2_OUTL[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N17
dffeas \u_AD2_DEV|FREQ_WORD[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[10] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N14
cycloneive_lcell_comb \inst|read_data_9__reg[9]~feeder (
// Equation(s):
// \inst|read_data_9__reg[9]~feeder_combout  = \FPGA_DB[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[9]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_9__reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_9__reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_9__reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N15
dffeas \inst|read_data_9__reg[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_9__reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[9] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N18
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[9] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [9] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [9])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [9])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datac(\inst|read_data_9__reg [9]),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL [9]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [9]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[9] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD2_OUTL[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N19
dffeas \u_AD2_DEV|FREQ_WORD[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[9] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N31
dffeas \inst|read_data_9__reg[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[8]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[8] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N28
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[8] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [8] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [8])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [8])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datac(\inst|read_data_9__reg [8]),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL [8]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [8]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[8] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD2_OUTL[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N29
dffeas \u_AD2_DEV|FREQ_WORD[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[8] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N9
dffeas \inst|read_data_9__reg[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[7]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[7] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N2
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[7] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [7] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [7])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [7])))

	.dataa(gnd),
	.datab(\inst|read_data_9__reg [7]),
	.datac(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL [7]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [7]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[7] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD2_OUTL[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N3
dffeas \u_AD2_DEV|FREQ_WORD[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[7] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N19
dffeas \inst|read_data_9__reg[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[6]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[6] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N22
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[6] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [6] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\inst|read_data_9__reg [6]))) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\u_AD_FREQ_WORD|AD2_OUTL [6]))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datac(\u_AD_FREQ_WORD|AD2_OUTL [6]),
	.datad(\inst|read_data_9__reg [6]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [6]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[6] .lut_mask = 16'hFC30;
defparam \u_AD_FREQ_WORD|AD2_OUTL[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N23
dffeas \u_AD2_DEV|FREQ_WORD[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[6] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N12
cycloneive_lcell_comb \inst|read_data_9__reg[5]~feeder (
// Equation(s):
// \inst|read_data_9__reg[5]~feeder_combout  = \FPGA_DB[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[5]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_9__reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_9__reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_9__reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N13
dffeas \inst|read_data_9__reg[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_9__reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[5] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N0
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[5] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [5] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [5])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [5])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datac(\inst|read_data_9__reg [5]),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL [5]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [5]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[5] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD2_OUTL[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N1
dffeas \u_AD2_DEV|FREQ_WORD[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[5] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N23
dffeas \inst|read_data_9__reg[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[4]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[4] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N10
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[4] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [4] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [4])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [4])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datac(\inst|read_data_9__reg [4]),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL [4]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [4]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[4] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD2_OUTL[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N11
dffeas \u_AD2_DEV|FREQ_WORD[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[4] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N25
dffeas \inst|read_data_9__reg[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[3]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[3] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N28
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[3] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [3] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [3])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [3])))

	.dataa(gnd),
	.datab(\inst|read_data_9__reg [3]),
	.datac(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL [3]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [3]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[3] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD2_OUTL[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N29
dffeas \u_AD2_DEV|FREQ_WORD[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[3] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N11
dffeas \inst|read_data_9__reg[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[2]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[2] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N20
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[2] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [2] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [2])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [2])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datac(\inst|read_data_9__reg [2]),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL [2]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [2]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[2] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_WORD|AD2_OUTL[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N21
dffeas \u_AD2_DEV|FREQ_WORD[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[2] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N20
cycloneive_lcell_comb \inst|read_data_9__reg[1]~feeder (
// Equation(s):
// \inst|read_data_9__reg[1]~feeder_combout  = \FPGA_DB[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[1]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_9__reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_9__reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_9__reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N21
dffeas \inst|read_data_9__reg[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_9__reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[1] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N6
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[1] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [1] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [1])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [1])))

	.dataa(gnd),
	.datab(\inst|read_data_9__reg [1]),
	.datac(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datad(\u_AD_FREQ_WORD|AD2_OUTL [1]),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [1]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[1] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_WORD|AD2_OUTL[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N7
dffeas \u_AD2_DEV|FREQ_WORD[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[1] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N31
dffeas \inst|read_data_9__reg[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[0]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_9__reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_9__reg[0] .is_wysiwyg = "true";
defparam \inst|read_data_9__reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N14
cycloneive_lcell_comb \u_AD_FREQ_WORD|AD2_OUTL[0] (
// Equation(s):
// \u_AD_FREQ_WORD|AD2_OUTL [0] = (\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & (\inst|read_data_9__reg [0])) # (!\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout  & ((\u_AD_FREQ_WORD|AD2_OUTL [0])))

	.dataa(\inst|read_data_9__reg [0]),
	.datab(\u_AD_FREQ_WORD|AD2_OUTL[15]~1_combout ),
	.datac(\u_AD_FREQ_WORD|AD2_OUTL [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD_FREQ_WORD|AD2_OUTL [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_WORD|AD2_OUTL[0] .lut_mask = 16'hB8B8;
defparam \u_AD_FREQ_WORD|AD2_OUTL[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N15
dffeas \u_AD2_DEV|FREQ_WORD[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD_FREQ_WORD|AD2_OUTL [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_WORD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_WORD[0] .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_WORD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N0
cycloneive_lcell_comb \u_AD2_DEV|ACC[0]~32 (
// Equation(s):
// \u_AD2_DEV|ACC[0]~32_combout  = (\u_AD2_DEV|FREQ_WORD [0] & (\u_AD2_DEV|ACC [0] $ (VCC))) # (!\u_AD2_DEV|FREQ_WORD [0] & (\u_AD2_DEV|ACC [0] & VCC))
// \u_AD2_DEV|ACC[0]~33  = CARRY((\u_AD2_DEV|FREQ_WORD [0] & \u_AD2_DEV|ACC [0]))

	.dataa(\u_AD2_DEV|FREQ_WORD [0]),
	.datab(\u_AD2_DEV|ACC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_AD2_DEV|ACC[0]~32_combout ),
	.cout(\u_AD2_DEV|ACC[0]~33 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[0]~32 .lut_mask = 16'h6688;
defparam \u_AD2_DEV|ACC[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N23
dffeas \inst|read_data_1__reg[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[3]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[3] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N22
cycloneive_lcell_comb \inst3|CTRL_DATA[3] (
// Equation(s):
// \inst3|CTRL_DATA [3] = (\inst3|always0~2_combout  & ((\inst|read_data_1__reg [3]))) # (!\inst3|always0~2_combout  & (\inst3|CTRL_DATA [3]))

	.dataa(\inst3|CTRL_DATA [3]),
	.datab(\inst3|always0~2_combout ),
	.datac(\inst|read_data_1__reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [3]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[3] .lut_mask = 16'hE2E2;
defparam \inst3|CTRL_DATA[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N1
dffeas \u_AD2_DEV|ACC[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[0] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N2
cycloneive_lcell_comb \u_AD2_DEV|ACC[1]~34 (
// Equation(s):
// \u_AD2_DEV|ACC[1]~34_combout  = (\u_AD2_DEV|FREQ_WORD [1] & ((\u_AD2_DEV|ACC [1] & (\u_AD2_DEV|ACC[0]~33  & VCC)) # (!\u_AD2_DEV|ACC [1] & (!\u_AD2_DEV|ACC[0]~33 )))) # (!\u_AD2_DEV|FREQ_WORD [1] & ((\u_AD2_DEV|ACC [1] & (!\u_AD2_DEV|ACC[0]~33 )) # 
// (!\u_AD2_DEV|ACC [1] & ((\u_AD2_DEV|ACC[0]~33 ) # (GND)))))
// \u_AD2_DEV|ACC[1]~35  = CARRY((\u_AD2_DEV|FREQ_WORD [1] & (!\u_AD2_DEV|ACC [1] & !\u_AD2_DEV|ACC[0]~33 )) # (!\u_AD2_DEV|FREQ_WORD [1] & ((!\u_AD2_DEV|ACC[0]~33 ) # (!\u_AD2_DEV|ACC [1]))))

	.dataa(\u_AD2_DEV|FREQ_WORD [1]),
	.datab(\u_AD2_DEV|ACC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[0]~33 ),
	.combout(\u_AD2_DEV|ACC[1]~34_combout ),
	.cout(\u_AD2_DEV|ACC[1]~35 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[1]~34 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N3
dffeas \u_AD2_DEV|ACC[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[1] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N4
cycloneive_lcell_comb \u_AD2_DEV|ACC[2]~36 (
// Equation(s):
// \u_AD2_DEV|ACC[2]~36_combout  = ((\u_AD2_DEV|FREQ_WORD [2] $ (\u_AD2_DEV|ACC [2] $ (!\u_AD2_DEV|ACC[1]~35 )))) # (GND)
// \u_AD2_DEV|ACC[2]~37  = CARRY((\u_AD2_DEV|FREQ_WORD [2] & ((\u_AD2_DEV|ACC [2]) # (!\u_AD2_DEV|ACC[1]~35 ))) # (!\u_AD2_DEV|FREQ_WORD [2] & (\u_AD2_DEV|ACC [2] & !\u_AD2_DEV|ACC[1]~35 )))

	.dataa(\u_AD2_DEV|FREQ_WORD [2]),
	.datab(\u_AD2_DEV|ACC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[1]~35 ),
	.combout(\u_AD2_DEV|ACC[2]~36_combout ),
	.cout(\u_AD2_DEV|ACC[2]~37 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[2]~36 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N5
dffeas \u_AD2_DEV|ACC[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[2] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N6
cycloneive_lcell_comb \u_AD2_DEV|ACC[3]~38 (
// Equation(s):
// \u_AD2_DEV|ACC[3]~38_combout  = (\u_AD2_DEV|ACC [3] & ((\u_AD2_DEV|FREQ_WORD [3] & (\u_AD2_DEV|ACC[2]~37  & VCC)) # (!\u_AD2_DEV|FREQ_WORD [3] & (!\u_AD2_DEV|ACC[2]~37 )))) # (!\u_AD2_DEV|ACC [3] & ((\u_AD2_DEV|FREQ_WORD [3] & (!\u_AD2_DEV|ACC[2]~37 )) # 
// (!\u_AD2_DEV|FREQ_WORD [3] & ((\u_AD2_DEV|ACC[2]~37 ) # (GND)))))
// \u_AD2_DEV|ACC[3]~39  = CARRY((\u_AD2_DEV|ACC [3] & (!\u_AD2_DEV|FREQ_WORD [3] & !\u_AD2_DEV|ACC[2]~37 )) # (!\u_AD2_DEV|ACC [3] & ((!\u_AD2_DEV|ACC[2]~37 ) # (!\u_AD2_DEV|FREQ_WORD [3]))))

	.dataa(\u_AD2_DEV|ACC [3]),
	.datab(\u_AD2_DEV|FREQ_WORD [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[2]~37 ),
	.combout(\u_AD2_DEV|ACC[3]~38_combout ),
	.cout(\u_AD2_DEV|ACC[3]~39 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[3]~38 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N7
dffeas \u_AD2_DEV|ACC[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[3] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N8
cycloneive_lcell_comb \u_AD2_DEV|ACC[4]~40 (
// Equation(s):
// \u_AD2_DEV|ACC[4]~40_combout  = ((\u_AD2_DEV|ACC [4] $ (\u_AD2_DEV|FREQ_WORD [4] $ (!\u_AD2_DEV|ACC[3]~39 )))) # (GND)
// \u_AD2_DEV|ACC[4]~41  = CARRY((\u_AD2_DEV|ACC [4] & ((\u_AD2_DEV|FREQ_WORD [4]) # (!\u_AD2_DEV|ACC[3]~39 ))) # (!\u_AD2_DEV|ACC [4] & (\u_AD2_DEV|FREQ_WORD [4] & !\u_AD2_DEV|ACC[3]~39 )))

	.dataa(\u_AD2_DEV|ACC [4]),
	.datab(\u_AD2_DEV|FREQ_WORD [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[3]~39 ),
	.combout(\u_AD2_DEV|ACC[4]~40_combout ),
	.cout(\u_AD2_DEV|ACC[4]~41 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[4]~40 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N9
dffeas \u_AD2_DEV|ACC[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[4] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N10
cycloneive_lcell_comb \u_AD2_DEV|ACC[5]~42 (
// Equation(s):
// \u_AD2_DEV|ACC[5]~42_combout  = (\u_AD2_DEV|ACC [5] & ((\u_AD2_DEV|FREQ_WORD [5] & (\u_AD2_DEV|ACC[4]~41  & VCC)) # (!\u_AD2_DEV|FREQ_WORD [5] & (!\u_AD2_DEV|ACC[4]~41 )))) # (!\u_AD2_DEV|ACC [5] & ((\u_AD2_DEV|FREQ_WORD [5] & (!\u_AD2_DEV|ACC[4]~41 )) # 
// (!\u_AD2_DEV|FREQ_WORD [5] & ((\u_AD2_DEV|ACC[4]~41 ) # (GND)))))
// \u_AD2_DEV|ACC[5]~43  = CARRY((\u_AD2_DEV|ACC [5] & (!\u_AD2_DEV|FREQ_WORD [5] & !\u_AD2_DEV|ACC[4]~41 )) # (!\u_AD2_DEV|ACC [5] & ((!\u_AD2_DEV|ACC[4]~41 ) # (!\u_AD2_DEV|FREQ_WORD [5]))))

	.dataa(\u_AD2_DEV|ACC [5]),
	.datab(\u_AD2_DEV|FREQ_WORD [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[4]~41 ),
	.combout(\u_AD2_DEV|ACC[5]~42_combout ),
	.cout(\u_AD2_DEV|ACC[5]~43 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[5]~42 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N11
dffeas \u_AD2_DEV|ACC[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[5] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N12
cycloneive_lcell_comb \u_AD2_DEV|ACC[6]~44 (
// Equation(s):
// \u_AD2_DEV|ACC[6]~44_combout  = ((\u_AD2_DEV|ACC [6] $ (\u_AD2_DEV|FREQ_WORD [6] $ (!\u_AD2_DEV|ACC[5]~43 )))) # (GND)
// \u_AD2_DEV|ACC[6]~45  = CARRY((\u_AD2_DEV|ACC [6] & ((\u_AD2_DEV|FREQ_WORD [6]) # (!\u_AD2_DEV|ACC[5]~43 ))) # (!\u_AD2_DEV|ACC [6] & (\u_AD2_DEV|FREQ_WORD [6] & !\u_AD2_DEV|ACC[5]~43 )))

	.dataa(\u_AD2_DEV|ACC [6]),
	.datab(\u_AD2_DEV|FREQ_WORD [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[5]~43 ),
	.combout(\u_AD2_DEV|ACC[6]~44_combout ),
	.cout(\u_AD2_DEV|ACC[6]~45 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[6]~44 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N13
dffeas \u_AD2_DEV|ACC[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[6] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N14
cycloneive_lcell_comb \u_AD2_DEV|ACC[7]~46 (
// Equation(s):
// \u_AD2_DEV|ACC[7]~46_combout  = (\u_AD2_DEV|FREQ_WORD [7] & ((\u_AD2_DEV|ACC [7] & (\u_AD2_DEV|ACC[6]~45  & VCC)) # (!\u_AD2_DEV|ACC [7] & (!\u_AD2_DEV|ACC[6]~45 )))) # (!\u_AD2_DEV|FREQ_WORD [7] & ((\u_AD2_DEV|ACC [7] & (!\u_AD2_DEV|ACC[6]~45 )) # 
// (!\u_AD2_DEV|ACC [7] & ((\u_AD2_DEV|ACC[6]~45 ) # (GND)))))
// \u_AD2_DEV|ACC[7]~47  = CARRY((\u_AD2_DEV|FREQ_WORD [7] & (!\u_AD2_DEV|ACC [7] & !\u_AD2_DEV|ACC[6]~45 )) # (!\u_AD2_DEV|FREQ_WORD [7] & ((!\u_AD2_DEV|ACC[6]~45 ) # (!\u_AD2_DEV|ACC [7]))))

	.dataa(\u_AD2_DEV|FREQ_WORD [7]),
	.datab(\u_AD2_DEV|ACC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[6]~45 ),
	.combout(\u_AD2_DEV|ACC[7]~46_combout ),
	.cout(\u_AD2_DEV|ACC[7]~47 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[7]~46 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N15
dffeas \u_AD2_DEV|ACC[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[7] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N16
cycloneive_lcell_comb \u_AD2_DEV|ACC[8]~48 (
// Equation(s):
// \u_AD2_DEV|ACC[8]~48_combout  = ((\u_AD2_DEV|FREQ_WORD [8] $ (\u_AD2_DEV|ACC [8] $ (!\u_AD2_DEV|ACC[7]~47 )))) # (GND)
// \u_AD2_DEV|ACC[8]~49  = CARRY((\u_AD2_DEV|FREQ_WORD [8] & ((\u_AD2_DEV|ACC [8]) # (!\u_AD2_DEV|ACC[7]~47 ))) # (!\u_AD2_DEV|FREQ_WORD [8] & (\u_AD2_DEV|ACC [8] & !\u_AD2_DEV|ACC[7]~47 )))

	.dataa(\u_AD2_DEV|FREQ_WORD [8]),
	.datab(\u_AD2_DEV|ACC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[7]~47 ),
	.combout(\u_AD2_DEV|ACC[8]~48_combout ),
	.cout(\u_AD2_DEV|ACC[8]~49 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[8]~48 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N17
dffeas \u_AD2_DEV|ACC[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[8] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N18
cycloneive_lcell_comb \u_AD2_DEV|ACC[9]~50 (
// Equation(s):
// \u_AD2_DEV|ACC[9]~50_combout  = (\u_AD2_DEV|ACC [9] & ((\u_AD2_DEV|FREQ_WORD [9] & (\u_AD2_DEV|ACC[8]~49  & VCC)) # (!\u_AD2_DEV|FREQ_WORD [9] & (!\u_AD2_DEV|ACC[8]~49 )))) # (!\u_AD2_DEV|ACC [9] & ((\u_AD2_DEV|FREQ_WORD [9] & (!\u_AD2_DEV|ACC[8]~49 )) # 
// (!\u_AD2_DEV|FREQ_WORD [9] & ((\u_AD2_DEV|ACC[8]~49 ) # (GND)))))
// \u_AD2_DEV|ACC[9]~51  = CARRY((\u_AD2_DEV|ACC [9] & (!\u_AD2_DEV|FREQ_WORD [9] & !\u_AD2_DEV|ACC[8]~49 )) # (!\u_AD2_DEV|ACC [9] & ((!\u_AD2_DEV|ACC[8]~49 ) # (!\u_AD2_DEV|FREQ_WORD [9]))))

	.dataa(\u_AD2_DEV|ACC [9]),
	.datab(\u_AD2_DEV|FREQ_WORD [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[8]~49 ),
	.combout(\u_AD2_DEV|ACC[9]~50_combout ),
	.cout(\u_AD2_DEV|ACC[9]~51 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[9]~50 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N19
dffeas \u_AD2_DEV|ACC[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[9] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N20
cycloneive_lcell_comb \u_AD2_DEV|ACC[10]~52 (
// Equation(s):
// \u_AD2_DEV|ACC[10]~52_combout  = ((\u_AD2_DEV|FREQ_WORD [10] $ (\u_AD2_DEV|ACC [10] $ (!\u_AD2_DEV|ACC[9]~51 )))) # (GND)
// \u_AD2_DEV|ACC[10]~53  = CARRY((\u_AD2_DEV|FREQ_WORD [10] & ((\u_AD2_DEV|ACC [10]) # (!\u_AD2_DEV|ACC[9]~51 ))) # (!\u_AD2_DEV|FREQ_WORD [10] & (\u_AD2_DEV|ACC [10] & !\u_AD2_DEV|ACC[9]~51 )))

	.dataa(\u_AD2_DEV|FREQ_WORD [10]),
	.datab(\u_AD2_DEV|ACC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[9]~51 ),
	.combout(\u_AD2_DEV|ACC[10]~52_combout ),
	.cout(\u_AD2_DEV|ACC[10]~53 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[10]~52 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N21
dffeas \u_AD2_DEV|ACC[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[10] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N22
cycloneive_lcell_comb \u_AD2_DEV|ACC[11]~54 (
// Equation(s):
// \u_AD2_DEV|ACC[11]~54_combout  = (\u_AD2_DEV|ACC [11] & ((\u_AD2_DEV|FREQ_WORD [11] & (\u_AD2_DEV|ACC[10]~53  & VCC)) # (!\u_AD2_DEV|FREQ_WORD [11] & (!\u_AD2_DEV|ACC[10]~53 )))) # (!\u_AD2_DEV|ACC [11] & ((\u_AD2_DEV|FREQ_WORD [11] & 
// (!\u_AD2_DEV|ACC[10]~53 )) # (!\u_AD2_DEV|FREQ_WORD [11] & ((\u_AD2_DEV|ACC[10]~53 ) # (GND)))))
// \u_AD2_DEV|ACC[11]~55  = CARRY((\u_AD2_DEV|ACC [11] & (!\u_AD2_DEV|FREQ_WORD [11] & !\u_AD2_DEV|ACC[10]~53 )) # (!\u_AD2_DEV|ACC [11] & ((!\u_AD2_DEV|ACC[10]~53 ) # (!\u_AD2_DEV|FREQ_WORD [11]))))

	.dataa(\u_AD2_DEV|ACC [11]),
	.datab(\u_AD2_DEV|FREQ_WORD [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[10]~53 ),
	.combout(\u_AD2_DEV|ACC[11]~54_combout ),
	.cout(\u_AD2_DEV|ACC[11]~55 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[11]~54 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N23
dffeas \u_AD2_DEV|ACC[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[11] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N24
cycloneive_lcell_comb \u_AD2_DEV|ACC[12]~56 (
// Equation(s):
// \u_AD2_DEV|ACC[12]~56_combout  = ((\u_AD2_DEV|FREQ_WORD [12] $ (\u_AD2_DEV|ACC [12] $ (!\u_AD2_DEV|ACC[11]~55 )))) # (GND)
// \u_AD2_DEV|ACC[12]~57  = CARRY((\u_AD2_DEV|FREQ_WORD [12] & ((\u_AD2_DEV|ACC [12]) # (!\u_AD2_DEV|ACC[11]~55 ))) # (!\u_AD2_DEV|FREQ_WORD [12] & (\u_AD2_DEV|ACC [12] & !\u_AD2_DEV|ACC[11]~55 )))

	.dataa(\u_AD2_DEV|FREQ_WORD [12]),
	.datab(\u_AD2_DEV|ACC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[11]~55 ),
	.combout(\u_AD2_DEV|ACC[12]~56_combout ),
	.cout(\u_AD2_DEV|ACC[12]~57 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[12]~56 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N25
dffeas \u_AD2_DEV|ACC[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[12] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N26
cycloneive_lcell_comb \u_AD2_DEV|ACC[13]~58 (
// Equation(s):
// \u_AD2_DEV|ACC[13]~58_combout  = (\u_AD2_DEV|ACC [13] & ((\u_AD2_DEV|FREQ_WORD [13] & (\u_AD2_DEV|ACC[12]~57  & VCC)) # (!\u_AD2_DEV|FREQ_WORD [13] & (!\u_AD2_DEV|ACC[12]~57 )))) # (!\u_AD2_DEV|ACC [13] & ((\u_AD2_DEV|FREQ_WORD [13] & 
// (!\u_AD2_DEV|ACC[12]~57 )) # (!\u_AD2_DEV|FREQ_WORD [13] & ((\u_AD2_DEV|ACC[12]~57 ) # (GND)))))
// \u_AD2_DEV|ACC[13]~59  = CARRY((\u_AD2_DEV|ACC [13] & (!\u_AD2_DEV|FREQ_WORD [13] & !\u_AD2_DEV|ACC[12]~57 )) # (!\u_AD2_DEV|ACC [13] & ((!\u_AD2_DEV|ACC[12]~57 ) # (!\u_AD2_DEV|FREQ_WORD [13]))))

	.dataa(\u_AD2_DEV|ACC [13]),
	.datab(\u_AD2_DEV|FREQ_WORD [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[12]~57 ),
	.combout(\u_AD2_DEV|ACC[13]~58_combout ),
	.cout(\u_AD2_DEV|ACC[13]~59 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[13]~58 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N27
dffeas \u_AD2_DEV|ACC[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[13] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N28
cycloneive_lcell_comb \u_AD2_DEV|ACC[14]~60 (
// Equation(s):
// \u_AD2_DEV|ACC[14]~60_combout  = ((\u_AD2_DEV|FREQ_WORD [14] $ (\u_AD2_DEV|ACC [14] $ (!\u_AD2_DEV|ACC[13]~59 )))) # (GND)
// \u_AD2_DEV|ACC[14]~61  = CARRY((\u_AD2_DEV|FREQ_WORD [14] & ((\u_AD2_DEV|ACC [14]) # (!\u_AD2_DEV|ACC[13]~59 ))) # (!\u_AD2_DEV|FREQ_WORD [14] & (\u_AD2_DEV|ACC [14] & !\u_AD2_DEV|ACC[13]~59 )))

	.dataa(\u_AD2_DEV|FREQ_WORD [14]),
	.datab(\u_AD2_DEV|ACC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[13]~59 ),
	.combout(\u_AD2_DEV|ACC[14]~60_combout ),
	.cout(\u_AD2_DEV|ACC[14]~61 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[14]~60 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N29
dffeas \u_AD2_DEV|ACC[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[14] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N30
cycloneive_lcell_comb \u_AD2_DEV|ACC[15]~62 (
// Equation(s):
// \u_AD2_DEV|ACC[15]~62_combout  = (\u_AD2_DEV|ACC [15] & ((\u_AD2_DEV|FREQ_WORD [15] & (\u_AD2_DEV|ACC[14]~61  & VCC)) # (!\u_AD2_DEV|FREQ_WORD [15] & (!\u_AD2_DEV|ACC[14]~61 )))) # (!\u_AD2_DEV|ACC [15] & ((\u_AD2_DEV|FREQ_WORD [15] & 
// (!\u_AD2_DEV|ACC[14]~61 )) # (!\u_AD2_DEV|FREQ_WORD [15] & ((\u_AD2_DEV|ACC[14]~61 ) # (GND)))))
// \u_AD2_DEV|ACC[15]~63  = CARRY((\u_AD2_DEV|ACC [15] & (!\u_AD2_DEV|FREQ_WORD [15] & !\u_AD2_DEV|ACC[14]~61 )) # (!\u_AD2_DEV|ACC [15] & ((!\u_AD2_DEV|ACC[14]~61 ) # (!\u_AD2_DEV|FREQ_WORD [15]))))

	.dataa(\u_AD2_DEV|ACC [15]),
	.datab(\u_AD2_DEV|FREQ_WORD [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[14]~61 ),
	.combout(\u_AD2_DEV|ACC[15]~62_combout ),
	.cout(\u_AD2_DEV|ACC[15]~63 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[15]~62 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N31
dffeas \u_AD2_DEV|ACC[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[15] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N0
cycloneive_lcell_comb \u_AD2_DEV|ACC[16]~64 (
// Equation(s):
// \u_AD2_DEV|ACC[16]~64_combout  = ((\u_AD2_DEV|FREQ_WORD [16] $ (\u_AD2_DEV|ACC [16] $ (!\u_AD2_DEV|ACC[15]~63 )))) # (GND)
// \u_AD2_DEV|ACC[16]~65  = CARRY((\u_AD2_DEV|FREQ_WORD [16] & ((\u_AD2_DEV|ACC [16]) # (!\u_AD2_DEV|ACC[15]~63 ))) # (!\u_AD2_DEV|FREQ_WORD [16] & (\u_AD2_DEV|ACC [16] & !\u_AD2_DEV|ACC[15]~63 )))

	.dataa(\u_AD2_DEV|FREQ_WORD [16]),
	.datab(\u_AD2_DEV|ACC [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[15]~63 ),
	.combout(\u_AD2_DEV|ACC[16]~64_combout ),
	.cout(\u_AD2_DEV|ACC[16]~65 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[16]~64 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N1
dffeas \u_AD2_DEV|ACC[16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[16] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N2
cycloneive_lcell_comb \u_AD2_DEV|ACC[17]~66 (
// Equation(s):
// \u_AD2_DEV|ACC[17]~66_combout  = (\u_AD2_DEV|FREQ_WORD [17] & ((\u_AD2_DEV|ACC [17] & (\u_AD2_DEV|ACC[16]~65  & VCC)) # (!\u_AD2_DEV|ACC [17] & (!\u_AD2_DEV|ACC[16]~65 )))) # (!\u_AD2_DEV|FREQ_WORD [17] & ((\u_AD2_DEV|ACC [17] & (!\u_AD2_DEV|ACC[16]~65 )) 
// # (!\u_AD2_DEV|ACC [17] & ((\u_AD2_DEV|ACC[16]~65 ) # (GND)))))
// \u_AD2_DEV|ACC[17]~67  = CARRY((\u_AD2_DEV|FREQ_WORD [17] & (!\u_AD2_DEV|ACC [17] & !\u_AD2_DEV|ACC[16]~65 )) # (!\u_AD2_DEV|FREQ_WORD [17] & ((!\u_AD2_DEV|ACC[16]~65 ) # (!\u_AD2_DEV|ACC [17]))))

	.dataa(\u_AD2_DEV|FREQ_WORD [17]),
	.datab(\u_AD2_DEV|ACC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[16]~65 ),
	.combout(\u_AD2_DEV|ACC[17]~66_combout ),
	.cout(\u_AD2_DEV|ACC[17]~67 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[17]~66 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N3
dffeas \u_AD2_DEV|ACC[17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[17] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N4
cycloneive_lcell_comb \u_AD2_DEV|ACC[18]~68 (
// Equation(s):
// \u_AD2_DEV|ACC[18]~68_combout  = ((\u_AD2_DEV|FREQ_WORD [18] $ (\u_AD2_DEV|ACC [18] $ (!\u_AD2_DEV|ACC[17]~67 )))) # (GND)
// \u_AD2_DEV|ACC[18]~69  = CARRY((\u_AD2_DEV|FREQ_WORD [18] & ((\u_AD2_DEV|ACC [18]) # (!\u_AD2_DEV|ACC[17]~67 ))) # (!\u_AD2_DEV|FREQ_WORD [18] & (\u_AD2_DEV|ACC [18] & !\u_AD2_DEV|ACC[17]~67 )))

	.dataa(\u_AD2_DEV|FREQ_WORD [18]),
	.datab(\u_AD2_DEV|ACC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[17]~67 ),
	.combout(\u_AD2_DEV|ACC[18]~68_combout ),
	.cout(\u_AD2_DEV|ACC[18]~69 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[18]~68 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N5
dffeas \u_AD2_DEV|ACC[18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[18] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N6
cycloneive_lcell_comb \u_AD2_DEV|ACC[19]~70 (
// Equation(s):
// \u_AD2_DEV|ACC[19]~70_combout  = (\u_AD2_DEV|ACC [19] & ((\u_AD2_DEV|FREQ_WORD [19] & (\u_AD2_DEV|ACC[18]~69  & VCC)) # (!\u_AD2_DEV|FREQ_WORD [19] & (!\u_AD2_DEV|ACC[18]~69 )))) # (!\u_AD2_DEV|ACC [19] & ((\u_AD2_DEV|FREQ_WORD [19] & 
// (!\u_AD2_DEV|ACC[18]~69 )) # (!\u_AD2_DEV|FREQ_WORD [19] & ((\u_AD2_DEV|ACC[18]~69 ) # (GND)))))
// \u_AD2_DEV|ACC[19]~71  = CARRY((\u_AD2_DEV|ACC [19] & (!\u_AD2_DEV|FREQ_WORD [19] & !\u_AD2_DEV|ACC[18]~69 )) # (!\u_AD2_DEV|ACC [19] & ((!\u_AD2_DEV|ACC[18]~69 ) # (!\u_AD2_DEV|FREQ_WORD [19]))))

	.dataa(\u_AD2_DEV|ACC [19]),
	.datab(\u_AD2_DEV|FREQ_WORD [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[18]~69 ),
	.combout(\u_AD2_DEV|ACC[19]~70_combout ),
	.cout(\u_AD2_DEV|ACC[19]~71 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[19]~70 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N7
dffeas \u_AD2_DEV|ACC[19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[19] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N8
cycloneive_lcell_comb \u_AD2_DEV|ACC[20]~72 (
// Equation(s):
// \u_AD2_DEV|ACC[20]~72_combout  = ((\u_AD2_DEV|FREQ_WORD [20] $ (\u_AD2_DEV|ACC [20] $ (!\u_AD2_DEV|ACC[19]~71 )))) # (GND)
// \u_AD2_DEV|ACC[20]~73  = CARRY((\u_AD2_DEV|FREQ_WORD [20] & ((\u_AD2_DEV|ACC [20]) # (!\u_AD2_DEV|ACC[19]~71 ))) # (!\u_AD2_DEV|FREQ_WORD [20] & (\u_AD2_DEV|ACC [20] & !\u_AD2_DEV|ACC[19]~71 )))

	.dataa(\u_AD2_DEV|FREQ_WORD [20]),
	.datab(\u_AD2_DEV|ACC [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[19]~71 ),
	.combout(\u_AD2_DEV|ACC[20]~72_combout ),
	.cout(\u_AD2_DEV|ACC[20]~73 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[20]~72 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N9
dffeas \u_AD2_DEV|ACC[20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[20] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N10
cycloneive_lcell_comb \u_AD2_DEV|ACC[21]~74 (
// Equation(s):
// \u_AD2_DEV|ACC[21]~74_combout  = (\u_AD2_DEV|ACC [21] & ((\u_AD2_DEV|FREQ_WORD [21] & (\u_AD2_DEV|ACC[20]~73  & VCC)) # (!\u_AD2_DEV|FREQ_WORD [21] & (!\u_AD2_DEV|ACC[20]~73 )))) # (!\u_AD2_DEV|ACC [21] & ((\u_AD2_DEV|FREQ_WORD [21] & 
// (!\u_AD2_DEV|ACC[20]~73 )) # (!\u_AD2_DEV|FREQ_WORD [21] & ((\u_AD2_DEV|ACC[20]~73 ) # (GND)))))
// \u_AD2_DEV|ACC[21]~75  = CARRY((\u_AD2_DEV|ACC [21] & (!\u_AD2_DEV|FREQ_WORD [21] & !\u_AD2_DEV|ACC[20]~73 )) # (!\u_AD2_DEV|ACC [21] & ((!\u_AD2_DEV|ACC[20]~73 ) # (!\u_AD2_DEV|FREQ_WORD [21]))))

	.dataa(\u_AD2_DEV|ACC [21]),
	.datab(\u_AD2_DEV|FREQ_WORD [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[20]~73 ),
	.combout(\u_AD2_DEV|ACC[21]~74_combout ),
	.cout(\u_AD2_DEV|ACC[21]~75 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[21]~74 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \u_AD2_DEV|ACC[21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[21] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N12
cycloneive_lcell_comb \u_AD2_DEV|ACC[22]~76 (
// Equation(s):
// \u_AD2_DEV|ACC[22]~76_combout  = ((\u_AD2_DEV|ACC [22] $ (\u_AD2_DEV|FREQ_WORD [22] $ (!\u_AD2_DEV|ACC[21]~75 )))) # (GND)
// \u_AD2_DEV|ACC[22]~77  = CARRY((\u_AD2_DEV|ACC [22] & ((\u_AD2_DEV|FREQ_WORD [22]) # (!\u_AD2_DEV|ACC[21]~75 ))) # (!\u_AD2_DEV|ACC [22] & (\u_AD2_DEV|FREQ_WORD [22] & !\u_AD2_DEV|ACC[21]~75 )))

	.dataa(\u_AD2_DEV|ACC [22]),
	.datab(\u_AD2_DEV|FREQ_WORD [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[21]~75 ),
	.combout(\u_AD2_DEV|ACC[22]~76_combout ),
	.cout(\u_AD2_DEV|ACC[22]~77 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[22]~76 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N13
dffeas \u_AD2_DEV|ACC[22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[22] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N14
cycloneive_lcell_comb \u_AD2_DEV|ACC[23]~78 (
// Equation(s):
// \u_AD2_DEV|ACC[23]~78_combout  = (\u_AD2_DEV|FREQ_WORD [23] & ((\u_AD2_DEV|ACC [23] & (\u_AD2_DEV|ACC[22]~77  & VCC)) # (!\u_AD2_DEV|ACC [23] & (!\u_AD2_DEV|ACC[22]~77 )))) # (!\u_AD2_DEV|FREQ_WORD [23] & ((\u_AD2_DEV|ACC [23] & (!\u_AD2_DEV|ACC[22]~77 )) 
// # (!\u_AD2_DEV|ACC [23] & ((\u_AD2_DEV|ACC[22]~77 ) # (GND)))))
// \u_AD2_DEV|ACC[23]~79  = CARRY((\u_AD2_DEV|FREQ_WORD [23] & (!\u_AD2_DEV|ACC [23] & !\u_AD2_DEV|ACC[22]~77 )) # (!\u_AD2_DEV|FREQ_WORD [23] & ((!\u_AD2_DEV|ACC[22]~77 ) # (!\u_AD2_DEV|ACC [23]))))

	.dataa(\u_AD2_DEV|FREQ_WORD [23]),
	.datab(\u_AD2_DEV|ACC [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[22]~77 ),
	.combout(\u_AD2_DEV|ACC[23]~78_combout ),
	.cout(\u_AD2_DEV|ACC[23]~79 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[23]~78 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N15
dffeas \u_AD2_DEV|ACC[23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[23] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N16
cycloneive_lcell_comb \u_AD2_DEV|ACC[24]~80 (
// Equation(s):
// \u_AD2_DEV|ACC[24]~80_combout  = ((\u_AD2_DEV|FREQ_WORD [24] $ (\u_AD2_DEV|ACC [24] $ (!\u_AD2_DEV|ACC[23]~79 )))) # (GND)
// \u_AD2_DEV|ACC[24]~81  = CARRY((\u_AD2_DEV|FREQ_WORD [24] & ((\u_AD2_DEV|ACC [24]) # (!\u_AD2_DEV|ACC[23]~79 ))) # (!\u_AD2_DEV|FREQ_WORD [24] & (\u_AD2_DEV|ACC [24] & !\u_AD2_DEV|ACC[23]~79 )))

	.dataa(\u_AD2_DEV|FREQ_WORD [24]),
	.datab(\u_AD2_DEV|ACC [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[23]~79 ),
	.combout(\u_AD2_DEV|ACC[24]~80_combout ),
	.cout(\u_AD2_DEV|ACC[24]~81 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[24]~80 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N17
dffeas \u_AD2_DEV|ACC[24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[24] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N18
cycloneive_lcell_comb \u_AD2_DEV|ACC[25]~82 (
// Equation(s):
// \u_AD2_DEV|ACC[25]~82_combout  = (\u_AD2_DEV|FREQ_WORD [25] & ((\u_AD2_DEV|ACC [25] & (\u_AD2_DEV|ACC[24]~81  & VCC)) # (!\u_AD2_DEV|ACC [25] & (!\u_AD2_DEV|ACC[24]~81 )))) # (!\u_AD2_DEV|FREQ_WORD [25] & ((\u_AD2_DEV|ACC [25] & (!\u_AD2_DEV|ACC[24]~81 )) 
// # (!\u_AD2_DEV|ACC [25] & ((\u_AD2_DEV|ACC[24]~81 ) # (GND)))))
// \u_AD2_DEV|ACC[25]~83  = CARRY((\u_AD2_DEV|FREQ_WORD [25] & (!\u_AD2_DEV|ACC [25] & !\u_AD2_DEV|ACC[24]~81 )) # (!\u_AD2_DEV|FREQ_WORD [25] & ((!\u_AD2_DEV|ACC[24]~81 ) # (!\u_AD2_DEV|ACC [25]))))

	.dataa(\u_AD2_DEV|FREQ_WORD [25]),
	.datab(\u_AD2_DEV|ACC [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[24]~81 ),
	.combout(\u_AD2_DEV|ACC[25]~82_combout ),
	.cout(\u_AD2_DEV|ACC[25]~83 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[25]~82 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N19
dffeas \u_AD2_DEV|ACC[25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[25] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N20
cycloneive_lcell_comb \u_AD2_DEV|ACC[26]~84 (
// Equation(s):
// \u_AD2_DEV|ACC[26]~84_combout  = ((\u_AD2_DEV|ACC [26] $ (\u_AD2_DEV|FREQ_WORD [26] $ (!\u_AD2_DEV|ACC[25]~83 )))) # (GND)
// \u_AD2_DEV|ACC[26]~85  = CARRY((\u_AD2_DEV|ACC [26] & ((\u_AD2_DEV|FREQ_WORD [26]) # (!\u_AD2_DEV|ACC[25]~83 ))) # (!\u_AD2_DEV|ACC [26] & (\u_AD2_DEV|FREQ_WORD [26] & !\u_AD2_DEV|ACC[25]~83 )))

	.dataa(\u_AD2_DEV|ACC [26]),
	.datab(\u_AD2_DEV|FREQ_WORD [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[25]~83 ),
	.combout(\u_AD2_DEV|ACC[26]~84_combout ),
	.cout(\u_AD2_DEV|ACC[26]~85 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[26]~84 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N21
dffeas \u_AD2_DEV|ACC[26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[26] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N22
cycloneive_lcell_comb \u_AD2_DEV|ACC[27]~86 (
// Equation(s):
// \u_AD2_DEV|ACC[27]~86_combout  = (\u_AD2_DEV|ACC [27] & ((\u_AD2_DEV|FREQ_WORD [27] & (\u_AD2_DEV|ACC[26]~85  & VCC)) # (!\u_AD2_DEV|FREQ_WORD [27] & (!\u_AD2_DEV|ACC[26]~85 )))) # (!\u_AD2_DEV|ACC [27] & ((\u_AD2_DEV|FREQ_WORD [27] & 
// (!\u_AD2_DEV|ACC[26]~85 )) # (!\u_AD2_DEV|FREQ_WORD [27] & ((\u_AD2_DEV|ACC[26]~85 ) # (GND)))))
// \u_AD2_DEV|ACC[27]~87  = CARRY((\u_AD2_DEV|ACC [27] & (!\u_AD2_DEV|FREQ_WORD [27] & !\u_AD2_DEV|ACC[26]~85 )) # (!\u_AD2_DEV|ACC [27] & ((!\u_AD2_DEV|ACC[26]~85 ) # (!\u_AD2_DEV|FREQ_WORD [27]))))

	.dataa(\u_AD2_DEV|ACC [27]),
	.datab(\u_AD2_DEV|FREQ_WORD [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[26]~85 ),
	.combout(\u_AD2_DEV|ACC[27]~86_combout ),
	.cout(\u_AD2_DEV|ACC[27]~87 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[27]~86 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N23
dffeas \u_AD2_DEV|ACC[27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[27] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N24
cycloneive_lcell_comb \u_AD2_DEV|ACC[28]~88 (
// Equation(s):
// \u_AD2_DEV|ACC[28]~88_combout  = ((\u_AD2_DEV|FREQ_WORD [28] $ (\u_AD2_DEV|ACC [28] $ (!\u_AD2_DEV|ACC[27]~87 )))) # (GND)
// \u_AD2_DEV|ACC[28]~89  = CARRY((\u_AD2_DEV|FREQ_WORD [28] & ((\u_AD2_DEV|ACC [28]) # (!\u_AD2_DEV|ACC[27]~87 ))) # (!\u_AD2_DEV|FREQ_WORD [28] & (\u_AD2_DEV|ACC [28] & !\u_AD2_DEV|ACC[27]~87 )))

	.dataa(\u_AD2_DEV|FREQ_WORD [28]),
	.datab(\u_AD2_DEV|ACC [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[27]~87 ),
	.combout(\u_AD2_DEV|ACC[28]~88_combout ),
	.cout(\u_AD2_DEV|ACC[28]~89 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[28]~88 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N25
dffeas \u_AD2_DEV|ACC[28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[28] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N26
cycloneive_lcell_comb \u_AD2_DEV|ACC[29]~90 (
// Equation(s):
// \u_AD2_DEV|ACC[29]~90_combout  = (\u_AD2_DEV|ACC [29] & ((\u_AD2_DEV|FREQ_WORD [29] & (\u_AD2_DEV|ACC[28]~89  & VCC)) # (!\u_AD2_DEV|FREQ_WORD [29] & (!\u_AD2_DEV|ACC[28]~89 )))) # (!\u_AD2_DEV|ACC [29] & ((\u_AD2_DEV|FREQ_WORD [29] & 
// (!\u_AD2_DEV|ACC[28]~89 )) # (!\u_AD2_DEV|FREQ_WORD [29] & ((\u_AD2_DEV|ACC[28]~89 ) # (GND)))))
// \u_AD2_DEV|ACC[29]~91  = CARRY((\u_AD2_DEV|ACC [29] & (!\u_AD2_DEV|FREQ_WORD [29] & !\u_AD2_DEV|ACC[28]~89 )) # (!\u_AD2_DEV|ACC [29] & ((!\u_AD2_DEV|ACC[28]~89 ) # (!\u_AD2_DEV|FREQ_WORD [29]))))

	.dataa(\u_AD2_DEV|ACC [29]),
	.datab(\u_AD2_DEV|FREQ_WORD [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[28]~89 ),
	.combout(\u_AD2_DEV|ACC[29]~90_combout ),
	.cout(\u_AD2_DEV|ACC[29]~91 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[29]~90 .lut_mask = 16'h9617;
defparam \u_AD2_DEV|ACC[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N27
dffeas \u_AD2_DEV|ACC[29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[29] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N28
cycloneive_lcell_comb \u_AD2_DEV|ACC[30]~92 (
// Equation(s):
// \u_AD2_DEV|ACC[30]~92_combout  = ((\u_AD2_DEV|FREQ_WORD [30] $ (\u_AD2_DEV|ACC [30] $ (!\u_AD2_DEV|ACC[29]~91 )))) # (GND)
// \u_AD2_DEV|ACC[30]~93  = CARRY((\u_AD2_DEV|FREQ_WORD [30] & ((\u_AD2_DEV|ACC [30]) # (!\u_AD2_DEV|ACC[29]~91 ))) # (!\u_AD2_DEV|FREQ_WORD [30] & (\u_AD2_DEV|ACC [30] & !\u_AD2_DEV|ACC[29]~91 )))

	.dataa(\u_AD2_DEV|FREQ_WORD [30]),
	.datab(\u_AD2_DEV|ACC [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_AD2_DEV|ACC[29]~91 ),
	.combout(\u_AD2_DEV|ACC[30]~92_combout ),
	.cout(\u_AD2_DEV|ACC[30]~93 ));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[30]~92 .lut_mask = 16'h698E;
defparam \u_AD2_DEV|ACC[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \u_AD2_DEV|ACC[30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[30] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N30
cycloneive_lcell_comb \u_AD2_DEV|ACC[31]~94 (
// Equation(s):
// \u_AD2_DEV|ACC[31]~94_combout  = \u_AD2_DEV|ACC [31] $ (\u_AD2_DEV|ACC[30]~93  $ (\u_AD2_DEV|FREQ_WORD [31]))

	.dataa(\u_AD2_DEV|ACC [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_DEV|FREQ_WORD [31]),
	.cin(\u_AD2_DEV|ACC[30]~93 ),
	.combout(\u_AD2_DEV|ACC[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_DEV|ACC[31]~94 .lut_mask = 16'hA55A;
defparam \u_AD2_DEV|ACC[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N31
dffeas \u_AD2_DEV|ACC[31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|ACC[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|ACC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|ACC[31] .is_wysiwyg = "true";
defparam \u_AD2_DEV|ACC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N16
cycloneive_lcell_comb \u_AD2_DEV|FREQ_OUT~feeder (
// Equation(s):
// \u_AD2_DEV|FREQ_OUT~feeder_combout  = \u_AD2_DEV|ACC [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_DEV|ACC [31]),
	.cin(gnd),
	.combout(\u_AD2_DEV|FREQ_OUT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_OUT~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_DEV|FREQ_OUT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N17
dffeas \u_AD2_DEV|FREQ_OUT (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_AD2_DEV|FREQ_OUT~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_DEV|FREQ_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_OUT .is_wysiwyg = "true";
defparam \u_AD2_DEV|FREQ_OUT .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \u_AD2_DEV|FREQ_OUT~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_AD2_DEV|FREQ_OUT~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ));
// synopsys translate_off
defparam \u_AD2_DEV|FREQ_OUT~clkctrl .clock_type = "global clock";
defparam \u_AD2_DEV|FREQ_OUT~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N15
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(gnd),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h5A5A;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h1100;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\inst3|CTRL_DATA [6] & ((\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ) 
// # (\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datad(\inst3|CTRL_DATA [6]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h5400;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  & \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h1000;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  & 
// (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'hD2F0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N5
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N17
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N27
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N11
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N9
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N17
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N25
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [2] & ((\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]))) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [2] & 
// ((\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]) # (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [5] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7BDE;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h3CF0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & 
// (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hD2F0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N29
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N23
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N29
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9] & ((\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] $ 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [6])) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [9]))) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9] & ((\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g 
// [9]) # (\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [6]))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h6FF6;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N29
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N5
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N31
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N23
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [5] & ((\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] $ 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [2])) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]))) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [5] & 
// ((\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]) # (\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [2]))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h6FF6;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & !\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0002;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (((!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 16'hC3F0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N29
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hB4F0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N3
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & !\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h0010;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (((!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout )))

	.dataa(gnd),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 16'hC3F0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N15
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N31
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N7
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] & ((\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] $ 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [8])) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [10]))) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] & 
// ((\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [10]) # (\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [8]))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h6FF6;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N9
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N27
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [7] & ((\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]))) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [7] & 
// ((\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]) # (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [4] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # ((\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [1] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1])

	.dataa(gnd),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 16'h3C3C;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ((\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// ((\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # (\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h3332;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N21
dffeas \inst|read_data_1__reg[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[7]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[7] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N20
cycloneive_lcell_comb \inst3|CTRL_DATA[7] (
// Equation(s):
// \inst3|CTRL_DATA [7] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [7])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [7])))

	.dataa(\inst3|always0~2_combout ),
	.datab(gnd),
	.datac(\inst|read_data_1__reg [7]),
	.datad(\inst3|CTRL_DATA [7]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [7]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[7] .lut_mask = 16'hF5A0;
defparam \inst3|CTRL_DATA[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & \inst3|CTRL_DATA [7])))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datad(\inst3|CTRL_DATA [7]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h2000;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(gnd),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h5AF0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N15
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hB4F0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N3
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [7] & ((\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]))) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [7] & 
// ((\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]) # (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [4] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7DBE;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [10]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N17
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N27
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [8] & ((\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10] $ 
// (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [10])) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]))) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [8] & 
// ((\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]) # (\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10] $ (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [10]))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'hDE7B;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9] & ((\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [9]) # 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [6])))) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9] & 
// ((\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [6])) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [9])))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h9FF9;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # 
// ((\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # ((\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'hFFFE;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\inst3|CTRL_DATA [6] & (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ((\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ) 
// # (\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ))))

	.dataa(\inst3|CTRL_DATA [6]),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h8880;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hD2F0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & !\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0008;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h0FF0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N3
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'h3CF0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h9696;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h6996;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~10 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~10 .lut_mask = 16'h9669;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]))

	.dataa(gnd),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h3CC3;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout  & !\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hF0B4;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  & \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h78F0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h3CF0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N19
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N3
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N19
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [0] & ((\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] $ 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [3])) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]))) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]) # (\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [3]))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7BDE;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\inst3|CTRL_DATA [7] & ((\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// ((\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # (\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\inst3|CTRL_DATA [7]),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCCC8;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & !\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0080;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N21
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0400;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & !\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h0040;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h0FF0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout )))

	.dataa(gnd),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'h3CF0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h9966;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~10 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~10 .lut_mask = 16'h6996;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~11 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~11 .lut_mask = 16'h9669;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ 
// (!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datab(gnd),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h5AA5;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(gnd),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h5A5A;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hF0B4;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\inst|fmc_rd_en~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [3] & ((\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]))) # (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [3] & 
// ((\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]) # (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [0] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]))))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7 .lut_mask = 16'h7DBE;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout  = (\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ) # 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [1]))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datab(gnd),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8 .lut_mask = 16'hFF5A;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\inst3|CTRL_DATA [6] & ((\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ) # 
// (\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout )))

	.dataa(\inst3|CTRL_DATA [6]),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~8_combout ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hA8A8;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneive_io_ibuf \AD2_INPUT[0]~input (
	.i(AD2_INPUT[0]),
	.ibar(gnd),
	.o(\AD2_INPUT[0]~input_o ));
// synopsys translate_off
defparam \AD2_INPUT[0]~input .bus_hold = "false";
defparam \AD2_INPUT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|ram_address_a[9] (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|ram_address_a [9] = \u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [9] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|ram_address_a [9]),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ram_address_a[9] .lut_mask = 16'h0FF0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|ram_address_a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h0F0F;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q )

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h55AA;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N15
cycloneive_io_ibuf \AD2_INPUT[1]~input (
	.i(AD2_INPUT[1]),
	.ibar(gnd),
	.o(\AD2_INPUT[1]~input_o ));
// synopsys translate_off
defparam \AD2_INPUT[1]~input .bus_hold = "false";
defparam \AD2_INPUT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y8_N22
cycloneive_io_ibuf \AD2_INPUT[2]~input (
	.i(AD2_INPUT[2]),
	.ibar(gnd),
	.o(\AD2_INPUT[2]~input_o ));
// synopsys translate_off
defparam \AD2_INPUT[2]~input .bus_hold = "false";
defparam \AD2_INPUT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N8
cycloneive_io_ibuf \AD2_INPUT[3]~input (
	.i(AD2_INPUT[3]),
	.ibar(gnd),
	.o(\AD2_INPUT[3]~input_o ));
// synopsys translate_off
defparam \AD2_INPUT[3]~input .bus_hold = "false";
defparam \AD2_INPUT[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cycloneive_io_ibuf \AD2_INPUT[4]~input (
	.i(AD2_INPUT[4]),
	.ibar(gnd),
	.o(\AD2_INPUT[4]~input_o ));
// synopsys translate_off
defparam \AD2_INPUT[4]~input .bus_hold = "false";
defparam \AD2_INPUT[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y5_N15
cycloneive_io_ibuf \AD2_INPUT[5]~input (
	.i(AD2_INPUT[5]),
	.ibar(gnd),
	.o(\AD2_INPUT[5]~input_o ));
// synopsys translate_off
defparam \AD2_INPUT[5]~input .bus_hold = "false";
defparam \AD2_INPUT[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneive_io_ibuf \AD2_INPUT[6]~input (
	.i(AD2_INPUT[6]),
	.ibar(gnd),
	.o(\AD2_INPUT[6]~input_o ));
// synopsys translate_off
defparam \AD2_INPUT[6]~input .bus_hold = "false";
defparam \AD2_INPUT[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \AD2_INPUT[7]~input (
	.i(AD2_INPUT[7]),
	.ibar(gnd),
	.o(\AD2_INPUT[7]~input_o ));
// synopsys translate_off
defparam \AD2_INPUT[7]~input .bus_hold = "false";
defparam \AD2_INPUT[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N15
cycloneive_io_ibuf \AD2_INPUT[8]~input (
	.i(AD2_INPUT[8]),
	.ibar(gnd),
	.o(\AD2_INPUT[8]~input_o ));
// synopsys translate_off
defparam \AD2_INPUT[8]~input .bus_hold = "false";
defparam \AD2_INPUT[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.clk1(\inst|fmc_rd_en~clkctrl_outclk ),
	.ena0(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AD2_INPUT[8]~input_o ,\AD2_INPUT[7]~input_o ,\AD2_INPUT[6]~input_o ,\AD2_INPUT[5]~input_o ,\AD2_INPUT[4]~input_o ,\AD2_INPUT[3]~input_o ,\AD2_INPUT[2]~input_o ,\AD2_INPUT[1]~input_o ,\AD2_INPUT[0]~input_o }),
	.portaaddr({\u_AD2_FIFO|dcfifo_component|auto_generated|ram_address_a [9],\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [8],\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [7],\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [6],
\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [5],\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [4],\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [3],\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [2],
\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [1],\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ALTSYNCRAM";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 10;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 9;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 1023;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 1024;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 12;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "none";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 10;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "none";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 9;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 1023;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 1024;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 12;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0 (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  = (\inst|Equal8~1_combout  & (!\inst|addr [0] & (\u_AD_FREQ_MEASURE|always0~0_combout  & !\inst|addr [2])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|addr [0]),
	.datac(\u_AD_FREQ_MEASURE|always0~0_combout ),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0 .lut_mask = 16'h0020;
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[11] (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [11] = (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & (\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [0])) # (!\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [11])))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datab(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout ),
	.datac(gnd),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [11]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [11]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[11] .lut_mask = 16'hBB88;
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = (\inst|Equal8~2_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [11]) # ((\inst3|CTRL_DATA [11] & \inst|Equal1~3_combout )))) # (!\inst|Equal8~2_combout  & (((\inst3|CTRL_DATA [11] & \inst|Equal1~3_combout ))))

	.dataa(\inst|Equal8~2_combout ),
	.datab(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [11]),
	.datac(\inst3|CTRL_DATA [11]),
	.datad(\inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~0 .lut_mask = 16'hF888;
defparam \inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \inst|Selector4~1 (
// Equation(s):
// \inst|Selector4~1_combout  = (\inst|Selector4~0_combout ) # ((\inst|Equal4~1_combout  & \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [11]))

	.dataa(gnd),
	.datab(\inst|Equal4~1_combout ),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [11]),
	.datad(\inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~1 .lut_mask = 16'hFFC0;
defparam \inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \inst|Selector4~7 (
// Equation(s):
// \inst|Selector4~7_combout  = (\inst|Selector4~6_combout ) # ((\inst|Selector4~1_combout ) # ((!\inst|WideNor0~4_combout  & \inst|rd_data_reg [11])))

	.dataa(\inst|WideNor0~4_combout ),
	.datab(\inst|Selector4~6_combout ),
	.datac(\inst|rd_data_reg [11]),
	.datad(\inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~7 .lut_mask = 16'hFFDC;
defparam \inst|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \inst|rd_data_reg[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector4~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[11] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[10] (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [10] = (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & (\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [1])) # (!\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [10])))

	.dataa(gnd),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [10]),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout ),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [10]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[10] .lut_mask = 16'hCCF0;
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = (\inst|Equal8~2_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [10]) # ((\inst3|CTRL_DATA [10] & \inst|Equal1~3_combout )))) # (!\inst|Equal8~2_combout  & (\inst3|CTRL_DATA [10] & ((\inst|Equal1~3_combout ))))

	.dataa(\inst|Equal8~2_combout ),
	.datab(\inst3|CTRL_DATA [10]),
	.datac(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [10]),
	.datad(\inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~0 .lut_mask = 16'hECA0;
defparam \inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[10] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [10] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [10])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [10])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [10]),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [10]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [10]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[10] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[10] (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [10] = (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & (\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [1])) # (!\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [10])))

	.dataa(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [10]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[10] .lut_mask = 16'hD8D8;
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneive_lcell_comb \inst|Selector5~1 (
// Equation(s):
// \inst|Selector5~1_combout  = (\inst|Equal6~1_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [10]) # ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [10] & \inst|Equal5~0_combout )))) # (!\inst|Equal6~1_combout  & (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [10] & 
// ((\inst|Equal5~0_combout ))))

	.dataa(\inst|Equal6~1_combout ),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [10]),
	.datac(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [10]),
	.datad(\inst|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~1 .lut_mask = 16'hECA0;
defparam \inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneive_lcell_comb \inst|Selector5~2 (
// Equation(s):
// \inst|Selector5~2_combout  = (\inst|Selector5~1_combout ) # ((!\inst|WideNor0~4_combout  & \inst|rd_data_reg [10]))

	.dataa(gnd),
	.datab(\inst|Selector5~1_combout ),
	.datac(\inst|WideNor0~4_combout ),
	.datad(\inst|rd_data_reg [10]),
	.cin(gnd),
	.combout(\inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~2 .lut_mask = 16'hCFCC;
defparam \inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[10] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [10] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [26])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [10])))

	.dataa(\u_AD1_CNT32|Q1 [26]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [10]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [10]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[10] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneive_lcell_comb \inst|Selector5~6 (
// Equation(s):
// \inst|Selector5~6_combout  = (\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [10] & (!\inst|addr [2] & (\inst|Equal10~1_combout  & !\inst|addr [0])))

	.dataa(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [10]),
	.datab(\inst|addr [2]),
	.datac(\inst|Equal10~1_combout ),
	.datad(\inst|addr [0]),
	.cin(gnd),
	.combout(\inst|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~6 .lut_mask = 16'h0020;
defparam \inst|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[10] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [10] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [10])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [10])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [10]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [10]),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [10]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[10] .lut_mask = 16'hCCF0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N12
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[10] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [10] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [10])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [10])))

	.dataa(\u_AD1_CNT32|Q1BASE [10]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [10]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [10]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[10] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N6
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[10] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [10] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [26])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [10])))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datab(gnd),
	.datac(\u_AD1_CNT32|Q1BASE [26]),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [10]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [10]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[10] .lut_mask = 16'hF5A0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_lcell_comb \inst|Selector5~5 (
// Equation(s):
// \inst|Selector5~5_combout  = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [10] & ((\inst|Equal3~0_combout ) # ((\inst|Equal2~0_combout  & \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [10])))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [10] & (\inst|Equal2~0_combout  & 
// ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [10]))))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [10]),
	.datab(\inst|Equal2~0_combout ),
	.datac(\inst|Equal3~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [10]),
	.cin(gnd),
	.combout(\inst|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~5 .lut_mask = 16'hECA0;
defparam \inst|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
cycloneive_lcell_comb \inst|Selector5~7 (
// Equation(s):
// \inst|Selector5~7_combout  = (\inst|Selector5~6_combout ) # ((\inst|Selector5~5_combout ) # ((\inst|Equal11~0_combout  & \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [10])))

	.dataa(\inst|Selector5~6_combout ),
	.datab(\inst|Equal11~0_combout ),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [10]),
	.datad(\inst|Selector5~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~7 .lut_mask = 16'hFFEA;
defparam \inst|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[10] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [10] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [26])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [10])))

	.dataa(\u_AD2_CNT32|Q1BASE [26]),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [10]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [10]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[10] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[10] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [10] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [26])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [10])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [26]),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [10]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [10]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[10] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[10] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [10] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [10])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [10])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datac(\u_AD2_CNT32|Q1 [10]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [10]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [10]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[10] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
cycloneive_lcell_comb \inst|Selector5~3 (
// Equation(s):
// \inst|Selector5~3_combout  = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [10] & ((\inst|Equal12~0_combout ) # ((\inst|Equal13~0_combout  & \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [10])))) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [10] & (((\inst|Equal13~0_combout  & 
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [10]))))

	.dataa(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [10]),
	.datab(\inst|Equal12~0_combout ),
	.datac(\inst|Equal13~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [10]),
	.cin(gnd),
	.combout(\inst|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~3 .lut_mask = 16'hF888;
defparam \inst|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \inst|Selector5~4 (
// Equation(s):
// \inst|Selector5~4_combout  = (\inst|Selector5~3_combout ) # ((\inst|Equal4~1_combout  & \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [10]))

	.dataa(gnd),
	.datab(\inst|Equal4~1_combout ),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [10]),
	.datad(\inst|Selector5~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~4 .lut_mask = 16'hFFC0;
defparam \inst|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cycloneive_lcell_comb \inst|Selector5~8 (
// Equation(s):
// \inst|Selector5~8_combout  = (\inst|Selector5~0_combout ) # ((\inst|Selector5~2_combout ) # ((\inst|Selector5~7_combout ) # (\inst|Selector5~4_combout )))

	.dataa(\inst|Selector5~0_combout ),
	.datab(\inst|Selector5~2_combout ),
	.datac(\inst|Selector5~7_combout ),
	.datad(\inst|Selector5~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~8 .lut_mask = 16'hFFFE;
defparam \inst|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \inst|rd_data_reg[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[10] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[9] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [9] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [25])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [9])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.datac(\u_AD2_CNT32|Q1BASE [25]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [9]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [9]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[9] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[9] (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [9] = (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & (\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [2])) # (!\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [9])))

	.dataa(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout ),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datac(gnd),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [9]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [9]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[9] .lut_mask = 16'hDD88;
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = (\inst3|CTRL_DATA [9] & ((\inst|Equal1~3_combout ) # ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [9] & \inst|Equal8~2_combout )))) # (!\inst3|CTRL_DATA [9] & (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [9] & (\inst|Equal8~2_combout )))

	.dataa(\inst3|CTRL_DATA [9]),
	.datab(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [9]),
	.datac(\inst|Equal8~2_combout ),
	.datad(\inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \inst|Selector6~1 (
// Equation(s):
// \inst|Selector6~1_combout  = (\inst|Selector6~0_combout ) # ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [9] & \inst|Equal4~1_combout ))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [9]),
	.datac(\inst|Selector6~0_combout ),
	.datad(\inst|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~1 .lut_mask = 16'hFCF0;
defparam \inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[9] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [9] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [9])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [9])))

	.dataa(\u_AD1_CNT32|Q1 [9]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [9]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [9]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[9] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[9] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [9] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [25])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [9])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [25]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [9]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [9]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[9] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \inst|Selector6~5 (
// Equation(s):
// \inst|Selector6~5_combout  = (\inst|Equal11~0_combout  & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [9]) # ((\inst|Equal10~2_combout  & \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [9])))) # (!\inst|Equal11~0_combout  & (((\inst|Equal10~2_combout  & 
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [9]))))

	.dataa(\inst|Equal11~0_combout ),
	.datab(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [9]),
	.datac(\inst|Equal10~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [9]),
	.cin(gnd),
	.combout(\inst|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~5 .lut_mask = 16'hF888;
defparam \inst|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[9] (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [9] = (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & (\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [2])) # (!\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [9])))

	.dataa(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datac(gnd),
	.datad(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [9]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [9]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[9] .lut_mask = 16'hDD88;
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[9] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [9] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [9])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [9])))

	.dataa(\u_AD2_CNT32|Q1BASE [9]),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [9]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [9]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[9] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cycloneive_lcell_comb \inst|Selector6~2 (
// Equation(s):
// \inst|Selector6~2_combout  = (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [9] & ((\inst|Equal6~1_combout ) # ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [9] & \inst|Equal5~0_combout )))) # (!\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [9] & (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L 
// [9] & ((\inst|Equal5~0_combout ))))

	.dataa(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [9]),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [9]),
	.datac(\inst|Equal6~1_combout ),
	.datad(\inst|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~2 .lut_mask = 16'hECA0;
defparam \inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[9] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [9] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [25])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [9])))

	.dataa(\u_AD2_CNT32|Q1 [25]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [9]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [9]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[9] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[9] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [9] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [9])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [9])))

	.dataa(\u_AD2_CNT32|Q1 [9]),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [9]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [9]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[9] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \inst|Selector6~3 (
// Equation(s):
// \inst|Selector6~3_combout  = (\inst|Equal12~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [9]) # ((\inst|Equal13~0_combout  & \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [9])))) # (!\inst|Equal12~0_combout  & (((\inst|Equal13~0_combout  & 
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [9]))))

	.dataa(\inst|Equal12~0_combout ),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [9]),
	.datac(\inst|Equal13~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [9]),
	.cin(gnd),
	.combout(\inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~3 .lut_mask = 16'hF888;
defparam \inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[9] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [9] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [9])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [9])))

	.dataa(\u_AD1_CNT32|Q1BASE [9]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [9]),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [9]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[9] .lut_mask = 16'hAAF0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[9] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [9] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [25])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [9])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datac(\u_AD1_CNT32|Q1BASE [25]),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [9]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [9]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[9] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \inst|Selector6~4 (
// Equation(s):
// \inst|Selector6~4_combout  = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [9] & ((\inst|Equal3~0_combout ) # ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [9] & \inst|Equal2~0_combout )))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [9] & 
// (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [9] & (\inst|Equal2~0_combout )))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [9]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [9]),
	.datac(\inst|Equal2~0_combout ),
	.datad(\inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \inst|Selector6~6 (
// Equation(s):
// \inst|Selector6~6_combout  = (\inst|Selector6~5_combout ) # ((\inst|Selector6~2_combout ) # ((\inst|Selector6~3_combout ) # (\inst|Selector6~4_combout )))

	.dataa(\inst|Selector6~5_combout ),
	.datab(\inst|Selector6~2_combout ),
	.datac(\inst|Selector6~3_combout ),
	.datad(\inst|Selector6~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \inst|Selector6~7 (
// Equation(s):
// \inst|Selector6~7_combout  = (\inst|Selector6~1_combout ) # ((\inst|Selector6~6_combout ) # ((!\inst|WideNor0~4_combout  & \inst|rd_data_reg [9])))

	.dataa(\inst|WideNor0~4_combout ),
	.datab(\inst|Selector6~1_combout ),
	.datac(\inst|rd_data_reg [9]),
	.datad(\inst|Selector6~6_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~7 .lut_mask = 16'hFFDC;
defparam \inst|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \inst|rd_data_reg[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector6~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[9] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[8] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [8] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [24])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [8])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [24]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [8]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [8]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[8] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[8] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [8] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [8])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [8])))

	.dataa(\u_AD1_CNT32|Q1 [8]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [8]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [8]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[8] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \inst|Selector7~5 (
// Equation(s):
// \inst|Selector7~5_combout  = (\inst|Equal11~0_combout  & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [8]) # ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [8] & \inst|Equal10~2_combout )))) # (!\inst|Equal11~0_combout  & (\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [8] & 
// (\inst|Equal10~2_combout )))

	.dataa(\inst|Equal11~0_combout ),
	.datab(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [8]),
	.datac(\inst|Equal10~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [8]),
	.cin(gnd),
	.combout(\inst|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~5 .lut_mask = 16'hEAC0;
defparam \inst|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[8] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [8] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [8])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [8])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datac(\u_AD2_CNT32|Q1BASE [8]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [8]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [8]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[8] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[8] (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [8] = (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & (\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [3])) # (!\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [8])))

	.dataa(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [8]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[8] .lut_mask = 16'hD8D8;
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \inst|Selector7~2 (
// Equation(s):
// \inst|Selector7~2_combout  = (\inst|Equal6~1_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [8]) # ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [8] & \inst|Equal5~0_combout )))) # (!\inst|Equal6~1_combout  & (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [8] & 
// ((\inst|Equal5~0_combout ))))

	.dataa(\inst|Equal6~1_combout ),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [8]),
	.datac(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [8]),
	.datad(\inst|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~2 .lut_mask = 16'hECA0;
defparam \inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[8] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [8] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [24])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [8])))

	.dataa(\u_AD2_CNT32|Q1 [24]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [8]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [8]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[8] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[8] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [8] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [8])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [8])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datac(\u_AD2_CNT32|Q1 [8]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [8]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [8]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[8] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \inst|Selector7~3 (
// Equation(s):
// \inst|Selector7~3_combout  = (\inst|Equal12~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [8]) # ((\inst|Equal13~0_combout  & \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [8])))) # (!\inst|Equal12~0_combout  & (((\inst|Equal13~0_combout  & 
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [8]))))

	.dataa(\inst|Equal12~0_combout ),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [8]),
	.datac(\inst|Equal13~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [8]),
	.cin(gnd),
	.combout(\inst|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~3 .lut_mask = 16'hF888;
defparam \inst|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[8] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [8] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD1_CNT32|Q1BASE [8]))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [8]))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [8]),
	.datad(\u_AD1_CNT32|Q1BASE [8]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [8]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[8] .lut_mask = 16'hFC30;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[8] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [8] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [24])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [8])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datac(\u_AD1_CNT32|Q1BASE [24]),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [8]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [8]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[8] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \inst|Selector7~4 (
// Equation(s):
// \inst|Selector7~4_combout  = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [8] & ((\inst|Equal3~0_combout ) # ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [8] & \inst|Equal2~0_combout )))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [8] & 
// (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [8] & (\inst|Equal2~0_combout )))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [8]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [8]),
	.datac(\inst|Equal2~0_combout ),
	.datad(\inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \inst|Selector7~6 (
// Equation(s):
// \inst|Selector7~6_combout  = (\inst|Selector7~5_combout ) # ((\inst|Selector7~2_combout ) # ((\inst|Selector7~3_combout ) # (\inst|Selector7~4_combout )))

	.dataa(\inst|Selector7~5_combout ),
	.datab(\inst|Selector7~2_combout ),
	.datac(\inst|Selector7~3_combout ),
	.datad(\inst|Selector7~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[8] (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [8] = (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & ((\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [3]))) # (!\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [8]))

	.dataa(gnd),
	.datab(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout ),
	.datac(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [8]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [8]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[8] .lut_mask = 16'hFC30;
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = (\inst|Equal8~2_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [8]) # ((\inst3|CTRL_DATA [8] & \inst|Equal1~3_combout )))) # (!\inst|Equal8~2_combout  & (\inst3|CTRL_DATA [8] & ((\inst|Equal1~3_combout ))))

	.dataa(\inst|Equal8~2_combout ),
	.datab(\inst3|CTRL_DATA [8]),
	.datac(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [8]),
	.datad(\inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~0 .lut_mask = 16'hECA0;
defparam \inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[8] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [8] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [24])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [8])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.datac(\u_AD2_CNT32|Q1BASE [24]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [8]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [8]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[8] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
cycloneive_lcell_comb \inst|Selector7~1 (
// Equation(s):
// \inst|Selector7~1_combout  = (\inst|Selector7~0_combout ) # ((\inst|Equal4~1_combout  & \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [8]))

	.dataa(\inst|Selector7~0_combout ),
	.datab(\inst|Equal4~1_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [8]),
	.cin(gnd),
	.combout(\inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~1 .lut_mask = 16'hEEAA;
defparam \inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N0
cycloneive_lcell_comb \inst|Selector7~7 (
// Equation(s):
// \inst|Selector7~7_combout  = (\inst|Selector7~6_combout ) # ((\inst|Selector7~1_combout ) # ((!\inst|WideNor0~4_combout  & \inst|rd_data_reg [8])))

	.dataa(\inst|WideNor0~4_combout ),
	.datab(\inst|Selector7~6_combout ),
	.datac(\inst|rd_data_reg [8]),
	.datad(\inst|Selector7~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~7 .lut_mask = 16'hFFDC;
defparam \inst|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N1
dffeas \inst|rd_data_reg[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector7~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[8] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[7] (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [7] = (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & (\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [4])) # (!\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [7])))

	.dataa(gnd),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout ),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [7]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [7]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[7] .lut_mask = 16'hCFC0;
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = (\inst|Equal8~2_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [7]) # ((\inst3|CTRL_DATA [7] & \inst|Equal1~3_combout )))) # (!\inst|Equal8~2_combout  & (\inst3|CTRL_DATA [7] & (\inst|Equal1~3_combout )))

	.dataa(\inst|Equal8~2_combout ),
	.datab(\inst3|CTRL_DATA [7]),
	.datac(\inst|Equal1~3_combout ),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [7]),
	.cin(gnd),
	.combout(\inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[7] (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [7] = (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & (\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [4])) # (!\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [7])))

	.dataa(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout ),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datad(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [7]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [7]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[7] .lut_mask = 16'hF5A0;
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[7] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [7] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [7])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [7])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datac(\u_AD2_CNT32|Q1BASE [7]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [7]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [7]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[7] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneive_lcell_comb \inst|Selector8~1 (
// Equation(s):
// \inst|Selector8~1_combout  = (\inst|Equal6~1_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [7]) # ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [7] & \inst|Equal5~0_combout )))) # (!\inst|Equal6~1_combout  & (((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [7] & 
// \inst|Equal5~0_combout ))))

	.dataa(\inst|Equal6~1_combout ),
	.datab(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [7]),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [7]),
	.datad(\inst|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~1 .lut_mask = 16'hF888;
defparam \inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
cycloneive_lcell_comb \inst|Selector8~2 (
// Equation(s):
// \inst|Selector8~2_combout  = (\inst|Selector8~1_combout ) # ((!\inst|WideNor0~4_combout  & \inst|rd_data_reg [7]))

	.dataa(\inst|Selector8~1_combout ),
	.datab(gnd),
	.datac(\inst|WideNor0~4_combout ),
	.datad(\inst|rd_data_reg [7]),
	.cin(gnd),
	.combout(\inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~2 .lut_mask = 16'hAFAA;
defparam \inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[7] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [7] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [23])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [7])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.datac(\u_AD2_CNT32|Q1BASE [23]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [7]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [7]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[7] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N6
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[7] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [7] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [7])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [7])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datac(\u_AD2_CNT32|Q1 [7]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [7]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [7]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[7] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N16
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[7] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [7] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [23])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [7])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [23]),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [7]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [7]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[7] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
cycloneive_lcell_comb \inst|Selector8~3 (
// Equation(s):
// \inst|Selector8~3_combout  = (\inst|Equal12~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [7]) # ((\inst|Equal13~0_combout  & \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [7])))) # (!\inst|Equal12~0_combout  & (\inst|Equal13~0_combout  & 
// (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [7])))

	.dataa(\inst|Equal12~0_combout ),
	.datab(\inst|Equal13~0_combout ),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [7]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [7]),
	.cin(gnd),
	.combout(\inst|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
cycloneive_lcell_comb \inst|Selector8~4 (
// Equation(s):
// \inst|Selector8~4_combout  = (\inst|Selector8~3_combout ) # ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [7] & \inst|Equal4~1_combout ))

	.dataa(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [7]),
	.datab(\inst|Equal4~1_combout ),
	.datac(\inst|Selector8~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~4 .lut_mask = 16'hF8F8;
defparam \inst|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[7] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [7] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [23])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [7])))

	.dataa(\u_AD1_CNT32|Q1BASE [23]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [7]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[7] .lut_mask = 16'hB8B8;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[7] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [7] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [7])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [7])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [7]),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [7]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [7]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[7] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \inst|Selector8~5 (
// Equation(s):
// \inst|Selector8~5_combout  = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [7] & ((\inst|Equal2~0_combout ) # ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [7] & \inst|Equal3~0_combout )))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [7] & 
// (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [7] & (\inst|Equal3~0_combout )))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [7]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [7]),
	.datac(\inst|Equal3~0_combout ),
	.datad(\inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~5 .lut_mask = 16'hEAC0;
defparam \inst|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[7] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [7] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [23])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [7])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [23]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [7]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [7]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[7] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneive_lcell_comb \inst|Selector8~6 (
// Equation(s):
// \inst|Selector8~6_combout  = (!\inst|addr [0] & (!\inst|addr [2] & (\inst|Equal10~1_combout  & \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [7])))

	.dataa(\inst|addr [0]),
	.datab(\inst|addr [2]),
	.datac(\inst|Equal10~1_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [7]),
	.cin(gnd),
	.combout(\inst|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~6 .lut_mask = 16'h1000;
defparam \inst|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[7] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [7] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [7])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [7])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [7]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [7]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [7]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[7] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneive_lcell_comb \inst|Selector8~7 (
// Equation(s):
// \inst|Selector8~7_combout  = (\inst|Selector8~5_combout ) # ((\inst|Selector8~6_combout ) # ((\inst|Equal11~0_combout  & \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [7])))

	.dataa(\inst|Equal11~0_combout ),
	.datab(\inst|Selector8~5_combout ),
	.datac(\inst|Selector8~6_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [7]),
	.cin(gnd),
	.combout(\inst|Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~7 .lut_mask = 16'hFEFC;
defparam \inst|Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
cycloneive_lcell_comb \inst|Selector8~8 (
// Equation(s):
// \inst|Selector8~8_combout  = (\inst|Selector8~0_combout ) # ((\inst|Selector8~2_combout ) # ((\inst|Selector8~4_combout ) # (\inst|Selector8~7_combout )))

	.dataa(\inst|Selector8~0_combout ),
	.datab(\inst|Selector8~2_combout ),
	.datac(\inst|Selector8~4_combout ),
	.datad(\inst|Selector8~7_combout ),
	.cin(gnd),
	.combout(\inst|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~8 .lut_mask = 16'hFFFE;
defparam \inst|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N19
dffeas \inst|rd_data_reg[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[7] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[6] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [6] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [22])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [6])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datac(\u_AD1_CNT32|Q1BASE [22]),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [6]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [6]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[6] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[6] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [6] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [6])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [6])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [6]),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [6]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [6]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[6] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \inst|Selector9~4 (
// Equation(s):
// \inst|Selector9~4_combout  = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [6] & ((\inst|Equal2~0_combout ) # ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [6] & \inst|Equal3~0_combout )))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [6] & 
// (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [6] & (\inst|Equal3~0_combout )))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [6]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [6]),
	.datac(\inst|Equal3~0_combout ),
	.datad(\inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[6] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [6] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [6])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [6])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [6]),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [6]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [6]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[6] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[6] (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [6] = (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & (\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [5])) # (!\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [6])))

	.dataa(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout ),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [6]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [6]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[6] .lut_mask = 16'hF5A0;
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneive_lcell_comb \inst|Selector9~2 (
// Equation(s):
// \inst|Selector9~2_combout  = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [6] & ((\inst|Equal5~0_combout ) # ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [6] & \inst|Equal6~1_combout )))) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [6] & (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT 
// [6] & (\inst|Equal6~1_combout )))

	.dataa(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [6]),
	.datab(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [6]),
	.datac(\inst|Equal6~1_combout ),
	.datad(\inst|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[6] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [6] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [22])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [6])))

	.dataa(\u_AD1_CNT32|Q1 [22]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [6]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [6]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[6] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[6] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [6] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [6])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [6])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [6]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [6]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [6]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[6] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
cycloneive_lcell_comb \inst|Selector9~5 (
// Equation(s):
// \inst|Selector9~5_combout  = (\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [6] & ((\inst|Equal10~2_combout ) # ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [6] & \inst|Equal11~0_combout )))) # (!\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [6] & (\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L 
// [6] & ((\inst|Equal11~0_combout ))))

	.dataa(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [6]),
	.datab(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [6]),
	.datac(\inst|Equal10~2_combout ),
	.datad(\inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~5 .lut_mask = 16'hECA0;
defparam \inst|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[6] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [6] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [6])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [6])))

	.dataa(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datab(\u_AD2_CNT32|Q1 [6]),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [6]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [6]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[6] .lut_mask = 16'hDD88;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[6] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [6] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [22])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [6])))

	.dataa(\u_AD2_CNT32|Q1 [22]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [6]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [6]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[6] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \inst|Selector9~3 (
// Equation(s):
// \inst|Selector9~3_combout  = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [6] & ((\inst|Equal13~0_combout ) # ((\inst|Equal12~0_combout  & \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [6])))) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [6] & (((\inst|Equal12~0_combout  & 
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [6]))))

	.dataa(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [6]),
	.datab(\inst|Equal13~0_combout ),
	.datac(\inst|Equal12~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [6]),
	.cin(gnd),
	.combout(\inst|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~3 .lut_mask = 16'hF888;
defparam \inst|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \inst|Selector9~6 (
// Equation(s):
// \inst|Selector9~6_combout  = (\inst|Selector9~4_combout ) # ((\inst|Selector9~2_combout ) # ((\inst|Selector9~5_combout ) # (\inst|Selector9~3_combout )))

	.dataa(\inst|Selector9~4_combout ),
	.datab(\inst|Selector9~2_combout ),
	.datac(\inst|Selector9~5_combout ),
	.datad(\inst|Selector9~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[6] (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [6] = (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & (\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [5])) # (!\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [6])))

	.dataa(gnd),
	.datab(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [6]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [6]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[6] .lut_mask = 16'hF3C0;
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = (\inst3|CTRL_DATA [6] & ((\inst|Equal1~3_combout ) # ((\inst|Equal8~2_combout  & \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [6])))) # (!\inst3|CTRL_DATA [6] & (\inst|Equal8~2_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [6]))))

	.dataa(\inst3|CTRL_DATA [6]),
	.datab(\inst|Equal8~2_combout ),
	.datac(\inst|Equal1~3_combout ),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [6]),
	.cin(gnd),
	.combout(\inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~0 .lut_mask = 16'hECA0;
defparam \inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[6] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [6] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [22])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [6])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [22]),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [6]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [6]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[6] .lut_mask = 16'hCCF0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \inst|Selector9~1 (
// Equation(s):
// \inst|Selector9~1_combout  = (\inst|Selector9~0_combout ) # ((\inst|Equal4~1_combout  & \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [6]))

	.dataa(\inst|Equal4~1_combout ),
	.datab(\inst|Selector9~0_combout ),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~1 .lut_mask = 16'hECEC;
defparam \inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \inst|Selector9~7 (
// Equation(s):
// \inst|Selector9~7_combout  = (\inst|Selector9~6_combout ) # ((\inst|Selector9~1_combout ) # ((!\inst|WideNor0~4_combout  & \inst|rd_data_reg [6])))

	.dataa(\inst|Selector9~6_combout ),
	.datab(\inst|WideNor0~4_combout ),
	.datac(\inst|rd_data_reg [6]),
	.datad(\inst|Selector9~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~7 .lut_mask = 16'hFFBA;
defparam \inst|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \inst|rd_data_reg[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector9~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[6] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[5] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [5] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD1_CNT32|Q1BASE [21]))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [5]))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [5]),
	.datad(\u_AD1_CNT32|Q1BASE [21]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [5]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[5] .lut_mask = 16'hFC30;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[5] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [5] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [5])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [5])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [5]),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [5]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [5]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[5] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \inst|Selector10~4 (
// Equation(s):
// \inst|Selector10~4_combout  = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [5] & ((\inst|Equal2~0_combout ) # ((\inst|Equal3~0_combout  & \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [5])))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [5] & (((\inst|Equal3~0_combout  & 
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [5]))))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [5]),
	.datab(\inst|Equal2~0_combout ),
	.datac(\inst|Equal3~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [5]),
	.cin(gnd),
	.combout(\inst|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~4 .lut_mask = 16'hF888;
defparam \inst|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[5] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [5] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD2_CNT32|Q1BASE [5]))) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [5]))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [5]),
	.datad(\u_AD2_CNT32|Q1BASE [5]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [5]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[5] .lut_mask = 16'hFC30;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[5] (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [5] = (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & (\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [6])) # (!\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [5])))

	.dataa(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout ),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [5]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [5]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[5] .lut_mask = 16'hF5A0;
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \inst|Selector10~2 (
// Equation(s):
// \inst|Selector10~2_combout  = (\inst|Equal6~1_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [5]) # ((\inst|Equal5~0_combout  & \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [5])))) # (!\inst|Equal6~1_combout  & (\inst|Equal5~0_combout  & 
// (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [5])))

	.dataa(\inst|Equal6~1_combout ),
	.datab(\inst|Equal5~0_combout ),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [5]),
	.datad(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [5]),
	.cin(gnd),
	.combout(\inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[5] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [5] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [21])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [5])))

	.dataa(\u_AD1_CNT32|Q1 [21]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [5]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [5]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[5] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[5] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [5] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [5])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [5])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [5]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [5]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [5]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[5] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
cycloneive_lcell_comb \inst|Selector10~5 (
// Equation(s):
// \inst|Selector10~5_combout  = (\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [5] & ((\inst|Equal10~2_combout ) # ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [5] & \inst|Equal11~0_combout )))) # (!\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [5] & (\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L 
// [5] & ((\inst|Equal11~0_combout ))))

	.dataa(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [5]),
	.datab(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [5]),
	.datac(\inst|Equal10~2_combout ),
	.datad(\inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~5 .lut_mask = 16'hECA0;
defparam \inst|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[5] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [5] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [5])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [5])))

	.dataa(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datab(gnd),
	.datac(\u_AD2_CNT32|Q1 [5]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [5]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [5]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[5] .lut_mask = 16'hF5A0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[5] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [5] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [21])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [5])))

	.dataa(\u_AD2_CNT32|Q1 [21]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [5]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [5]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[5] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \inst|Selector10~3 (
// Equation(s):
// \inst|Selector10~3_combout  = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [5] & ((\inst|Equal13~0_combout ) # ((\inst|Equal12~0_combout  & \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [5])))) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [5] & (((\inst|Equal12~0_combout  & 
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [5]))))

	.dataa(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [5]),
	.datab(\inst|Equal13~0_combout ),
	.datac(\inst|Equal12~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [5]),
	.cin(gnd),
	.combout(\inst|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~3 .lut_mask = 16'hF888;
defparam \inst|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \inst|Selector10~6 (
// Equation(s):
// \inst|Selector10~6_combout  = (\inst|Selector10~4_combout ) # ((\inst|Selector10~2_combout ) # ((\inst|Selector10~5_combout ) # (\inst|Selector10~3_combout )))

	.dataa(\inst|Selector10~4_combout ),
	.datab(\inst|Selector10~2_combout ),
	.datac(\inst|Selector10~5_combout ),
	.datad(\inst|Selector10~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[5] (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [5] = (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & (\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [6])) # (!\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [5])))

	.dataa(gnd),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datac(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout ),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [5]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [5]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[5] .lut_mask = 16'hCFC0;
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = (\inst|Equal1~3_combout  & ((\inst3|CTRL_DATA [5]) # ((\inst|Equal8~2_combout  & \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [5])))) # (!\inst|Equal1~3_combout  & (\inst|Equal8~2_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [5]))))

	.dataa(\inst|Equal1~3_combout ),
	.datab(\inst|Equal8~2_combout ),
	.datac(\inst3|CTRL_DATA [5]),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [5]),
	.cin(gnd),
	.combout(\inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~0 .lut_mask = 16'hECA0;
defparam \inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[5] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [5] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [21])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [5])))

	.dataa(\u_AD2_CNT32|Q1BASE [21]),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [5]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [5]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[5] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \inst|Selector10~1 (
// Equation(s):
// \inst|Selector10~1_combout  = (\inst|Selector10~0_combout ) # ((\inst|Equal4~1_combout  & \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [5]))

	.dataa(\inst|Equal4~1_combout ),
	.datab(\inst|Selector10~0_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [5]),
	.cin(gnd),
	.combout(\inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~1 .lut_mask = 16'hEECC;
defparam \inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \inst|Selector10~7 (
// Equation(s):
// \inst|Selector10~7_combout  = (\inst|Selector10~6_combout ) # ((\inst|Selector10~1_combout ) # ((!\inst|WideNor0~4_combout  & \inst|rd_data_reg [5])))

	.dataa(\inst|Selector10~6_combout ),
	.datab(\inst|WideNor0~4_combout ),
	.datac(\inst|rd_data_reg [5]),
	.datad(\inst|Selector10~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector10~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~7 .lut_mask = 16'hFFBA;
defparam \inst|Selector10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \inst|rd_data_reg[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector10~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[5] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[4] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [4] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [20])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [4])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datac(\u_AD1_CNT32|Q1BASE [20]),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [4]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [4]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[4] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[4] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [4] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [4])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [4])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1BASE [4]),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [4]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [4]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[4] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \inst|Selector11~5 (
// Equation(s):
// \inst|Selector11~5_combout  = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [4] & ((\inst|Equal2~0_combout ) # ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [4] & \inst|Equal3~0_combout )))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [4] & 
// (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [4] & (\inst|Equal3~0_combout )))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [4]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [4]),
	.datac(\inst|Equal3~0_combout ),
	.datad(\inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~5 .lut_mask = 16'hEAC0;
defparam \inst|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[4] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [4] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [4])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [4])))

	.dataa(\u_AD1_CNT32|Q1 [4]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [4]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [4]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[4] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneive_lcell_comb \inst|Selector11~6 (
// Equation(s):
// \inst|Selector11~6_combout  = (\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [4] & (!\inst|addr [2] & (\inst|Equal10~1_combout  & \inst|addr [0])))

	.dataa(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [4]),
	.datab(\inst|addr [2]),
	.datac(\inst|Equal10~1_combout ),
	.datad(\inst|addr [0]),
	.cin(gnd),
	.combout(\inst|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~6 .lut_mask = 16'h2000;
defparam \inst|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N30
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[4] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [4] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [20])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [4])))

	.dataa(\u_AD1_CNT32|Q1 [20]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [4]),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [4]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[4] .lut_mask = 16'hAAF0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \inst|Selector11~7 (
// Equation(s):
// \inst|Selector11~7_combout  = (\inst|Selector11~5_combout ) # ((\inst|Selector11~6_combout ) # ((\inst|Equal10~2_combout  & \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [4])))

	.dataa(\inst|Equal10~2_combout ),
	.datab(\inst|Selector11~5_combout ),
	.datac(\inst|Selector11~6_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [4]),
	.cin(gnd),
	.combout(\inst|Selector11~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~7 .lut_mask = 16'hFEFC;
defparam \inst|Selector11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[4] (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [4] = (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & (\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [7])) # (!\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [4])))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout ),
	.datac(gnd),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [4]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [4]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[4] .lut_mask = 16'hBB88;
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = (\inst3|CTRL_DATA [4] & ((\inst|Equal1~3_combout ) # ((\inst|Equal8~2_combout  & \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [4])))) # (!\inst3|CTRL_DATA [4] & (\inst|Equal8~2_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [4]))))

	.dataa(\inst3|CTRL_DATA [4]),
	.datab(\inst|Equal8~2_combout ),
	.datac(\inst|Equal1~3_combout ),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [4]),
	.cin(gnd),
	.combout(\inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~0 .lut_mask = 16'hECA0;
defparam \inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[4] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [4] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [4])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [4])))

	.dataa(\u_AD2_CNT32|Q1BASE [4]),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [4]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [4]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[4] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[4] (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [4] = (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & (\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [7])) # (!\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [4])))

	.dataa(gnd),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout ),
	.datad(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [4]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [4]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[4] .lut_mask = 16'hCFC0;
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \inst|Selector11~1 (
// Equation(s):
// \inst|Selector11~1_combout  = (\inst|Equal6~1_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [4]) # ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [4] & \inst|Equal5~0_combout )))) # (!\inst|Equal6~1_combout  & (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [4] & 
// (\inst|Equal5~0_combout )))

	.dataa(\inst|Equal6~1_combout ),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [4]),
	.datac(\inst|Equal5~0_combout ),
	.datad(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [4]),
	.cin(gnd),
	.combout(\inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N14
cycloneive_lcell_comb \inst|Selector11~2 (
// Equation(s):
// \inst|Selector11~2_combout  = (\inst|Selector11~1_combout ) # ((!\inst|WideNor0~4_combout  & \inst|rd_data_reg [4]))

	.dataa(\inst|Selector11~1_combout ),
	.datab(gnd),
	.datac(\inst|WideNor0~4_combout ),
	.datad(\inst|rd_data_reg [4]),
	.cin(gnd),
	.combout(\inst|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~2 .lut_mask = 16'hAFAA;
defparam \inst|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[4] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [4] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD2_CNT32|Q1 [20]))) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [4]))

	.dataa(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [4]),
	.datad(\u_AD2_CNT32|Q1 [20]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [4]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[4] .lut_mask = 16'hFA50;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[4] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [4] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [4])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [4])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datac(\u_AD2_CNT32|Q1 [4]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [4]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [4]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[4] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneive_lcell_comb \inst|Selector11~3 (
// Equation(s):
// \inst|Selector11~3_combout  = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [4] & ((\inst|Equal12~0_combout ) # ((\inst|Equal13~0_combout  & \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [4])))) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [4] & (\inst|Equal13~0_combout  & 
// ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [4]))))

	.dataa(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [4]),
	.datab(\inst|Equal13~0_combout ),
	.datac(\inst|Equal12~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [4]),
	.cin(gnd),
	.combout(\inst|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~3 .lut_mask = 16'hECA0;
defparam \inst|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[4] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [4] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [20])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [4])))

	.dataa(\u_AD2_CNT32|Q1BASE [20]),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [4]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [4]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[4] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
cycloneive_lcell_comb \inst|Selector11~4 (
// Equation(s):
// \inst|Selector11~4_combout  = (\inst|Selector11~3_combout ) # ((\inst|Equal4~1_combout  & \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [4]))

	.dataa(\inst|Selector11~3_combout ),
	.datab(\inst|Equal4~1_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [4]),
	.cin(gnd),
	.combout(\inst|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~4 .lut_mask = 16'hEEAA;
defparam \inst|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N28
cycloneive_lcell_comb \inst|Selector11~8 (
// Equation(s):
// \inst|Selector11~8_combout  = (\inst|Selector11~7_combout ) # ((\inst|Selector11~0_combout ) # ((\inst|Selector11~2_combout ) # (\inst|Selector11~4_combout )))

	.dataa(\inst|Selector11~7_combout ),
	.datab(\inst|Selector11~0_combout ),
	.datac(\inst|Selector11~2_combout ),
	.datad(\inst|Selector11~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector11~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~8 .lut_mask = 16'hFFFE;
defparam \inst|Selector11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N29
dffeas \inst|rd_data_reg[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector11~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[4] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[3] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [3] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [19])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [3])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.datac(\u_AD2_CNT32|Q1BASE [19]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [3]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [3]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[3] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[3] (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [3] = (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & (\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [8])) # (!\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [3])))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datab(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout ),
	.datac(gnd),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [3]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [3]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[3] .lut_mask = 16'hBB88;
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \inst|Selector12~0 (
// Equation(s):
// \inst|Selector12~0_combout  = (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [3] & ((\inst|Equal8~2_combout ) # ((\inst|Equal1~3_combout  & \inst3|CTRL_DATA [3])))) # (!\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [3] & (((\inst|Equal1~3_combout  & \inst3|CTRL_DATA [3]))))

	.dataa(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [3]),
	.datab(\inst|Equal8~2_combout ),
	.datac(\inst|Equal1~3_combout ),
	.datad(\inst3|CTRL_DATA [3]),
	.cin(gnd),
	.combout(\inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~0 .lut_mask = 16'hF888;
defparam \inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \inst|Selector12~1 (
// Equation(s):
// \inst|Selector12~1_combout  = (\inst|Selector12~0_combout ) # ((\inst|Equal4~1_combout  & \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [3]))

	.dataa(\inst|Equal4~1_combout ),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [3]),
	.datac(gnd),
	.datad(\inst|Selector12~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~1 .lut_mask = 16'hFF88;
defparam \inst|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[3] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [3] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [19])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [3])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datac(\u_AD1_CNT32|Q1BASE [19]),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [3]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [3]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[3] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[3] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [3] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [3])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [3])))

	.dataa(\u_AD1_CNT32|Q1BASE [3]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [3]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [3]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[3] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \inst|Selector12~4 (
// Equation(s):
// \inst|Selector12~4_combout  = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [3] & ((\inst|Equal2~0_combout ) # ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [3] & \inst|Equal3~0_combout )))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [3] & 
// (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [3] & (\inst|Equal3~0_combout )))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [3]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [3]),
	.datac(\inst|Equal3~0_combout ),
	.datad(\inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[3] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [3] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [3])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [3])))

	.dataa(\u_AD1_CNT32|Q1 [3]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [3]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [3]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[3] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[3] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [3] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [19])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [3])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [19]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [3]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [3]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[3] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cycloneive_lcell_comb \inst|Selector12~5 (
// Equation(s):
// \inst|Selector12~5_combout  = (\inst|Equal11~0_combout  & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [3]) # ((\inst|Equal10~2_combout  & \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [3])))) # (!\inst|Equal11~0_combout  & (((\inst|Equal10~2_combout  & 
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [3]))))

	.dataa(\inst|Equal11~0_combout ),
	.datab(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [3]),
	.datac(\inst|Equal10~2_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [3]),
	.cin(gnd),
	.combout(\inst|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~5 .lut_mask = 16'hF888;
defparam \inst|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[3] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [3] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [3])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [3])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1BASE [3]),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [3]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [3]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[3] .lut_mask = 16'hCCF0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[3] (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [3] = (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & (\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [8])) # (!\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [3])))

	.dataa(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout ),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datad(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [3]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [3]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[3] .lut_mask = 16'hF5A0;
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \inst|Selector12~2 (
// Equation(s):
// \inst|Selector12~2_combout  = (\inst|Equal6~1_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [3]) # ((\inst|Equal5~0_combout  & \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [3])))) # (!\inst|Equal6~1_combout  & (\inst|Equal5~0_combout  & 
// (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [3])))

	.dataa(\inst|Equal6~1_combout ),
	.datab(\inst|Equal5~0_combout ),
	.datac(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [3]),
	.datad(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [3]),
	.cin(gnd),
	.combout(\inst|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[3] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [3] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [3])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [3])))

	.dataa(\u_AD2_CNT32|Q1 [3]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [3]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [3]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[3] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[3] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [3] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [19])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [3])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [19]),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [3]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [3]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[3] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneive_lcell_comb \inst|Selector12~3 (
// Equation(s):
// \inst|Selector12~3_combout  = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [3] & ((\inst|Equal13~0_combout ) # ((\inst|Equal12~0_combout  & \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [3])))) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [3] & (((\inst|Equal12~0_combout  & 
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [3]))))

	.dataa(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [3]),
	.datab(\inst|Equal13~0_combout ),
	.datac(\inst|Equal12~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [3]),
	.cin(gnd),
	.combout(\inst|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~3 .lut_mask = 16'hF888;
defparam \inst|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \inst|Selector12~6 (
// Equation(s):
// \inst|Selector12~6_combout  = (\inst|Selector12~4_combout ) # ((\inst|Selector12~5_combout ) # ((\inst|Selector12~2_combout ) # (\inst|Selector12~3_combout )))

	.dataa(\inst|Selector12~4_combout ),
	.datab(\inst|Selector12~5_combout ),
	.datac(\inst|Selector12~2_combout ),
	.datad(\inst|Selector12~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \inst|Selector12~7 (
// Equation(s):
// \inst|Selector12~7_combout  = (\inst|Selector12~1_combout ) # ((\inst|Selector12~6_combout ) # ((!\inst|WideNor0~4_combout  & \inst|rd_data_reg [3])))

	.dataa(\inst|Selector12~1_combout ),
	.datab(\inst|WideNor0~4_combout ),
	.datac(\inst|rd_data_reg [3]),
	.datad(\inst|Selector12~6_combout ),
	.cin(gnd),
	.combout(\inst|Selector12~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~7 .lut_mask = 16'hFFBA;
defparam \inst|Selector12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \inst|rd_data_reg[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector12~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[3] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[2] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [2] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [18])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [2])))

	.dataa(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datab(\u_AD1_CNT32|Q1 [18]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [2]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[2] .lut_mask = 16'hD8D8;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[2] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [2] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [2])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [2])))

	.dataa(gnd),
	.datab(\u_AD1_CNT32|Q1 [2]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [2]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [2]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[2] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
cycloneive_lcell_comb \inst|Selector13~5 (
// Equation(s):
// \inst|Selector13~5_combout  = (\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [2] & ((\inst|Equal10~2_combout ) # ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [2] & \inst|Equal11~0_combout )))) # (!\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [2] & (\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L 
// [2] & ((\inst|Equal11~0_combout ))))

	.dataa(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [2]),
	.datab(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [2]),
	.datac(\inst|Equal10~2_combout ),
	.datad(\inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~5 .lut_mask = 16'hECA0;
defparam \inst|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \AD1_INPUT[9]~input (
	.i(AD1_INPUT[9]),
	.ibar(gnd),
	.o(\AD1_INPUT[9]~input_o ));
// synopsys translate_off
defparam \AD1_INPUT[9]~input .bus_hold = "false";
defparam \AD1_INPUT[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N1
cycloneive_io_ibuf \AD1_INPUT[10]~input (
	.i(AD1_INPUT[10]),
	.ibar(gnd),
	.o(\AD1_INPUT[10]~input_o ));
// synopsys translate_off
defparam \AD1_INPUT[10]~input .bus_hold = "false";
defparam \AD1_INPUT[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N15
cycloneive_io_ibuf \AD1_INPUT[11]~input (
	.i(AD1_INPUT[11]),
	.ibar(gnd),
	.o(\AD1_INPUT[11]~input_o ));
// synopsys translate_off
defparam \AD1_INPUT[11]~input .bus_hold = "false";
defparam \AD1_INPUT[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 (
	.portawe(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u_AD1_DEV|FREQ_OUT~clkctrl_outclk ),
	.clk1(\inst|fmc_rd_en~clkctrl_outclk ),
	.ena0(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_AD1_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,\AD1_INPUT[11]~input_o ,\AD1_INPUT[10]~input_o ,\AD1_INPUT[9]~input_o }),
	.portaaddr({\u_AD1_FIFO|dcfifo_component|auto_generated|ram_address_a [9],\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [8],\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [7],\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [6],
\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [5],\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [4],\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [3],\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [2],
\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [1],\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_AD1_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .clk0_core_clock_enable = "ena0";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .clk1_output_clock_enable = "ena1";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .data_interleave_offset_in_bits = 1;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .data_interleave_width_in_bits = 1;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .logical_ram_name = "TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ALTSYNCRAM";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .mixed_port_feed_through_mode = "dont_care";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .operation_mode = "dual_port";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_address_clear = "none";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_address_width = 10;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_byte_enable_clock = "none";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_out_clear = "none";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_out_clock = "none";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_width = 9;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_first_address = 0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_first_bit_number = 9;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_last_address = 1023;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_logical_ram_depth = 1024;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_logical_ram_width = 12;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_clear = "none";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_clock = "clock1";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_width = 10;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_out_clear = "none";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_out_clock = "clock1";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_width = 9;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_first_address = 0;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_first_bit_number = 9;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_last_address = 1023;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_logical_ram_depth = 1024;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_logical_ram_width = 12;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_read_enable_clock = "clock1";
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[2] (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [2] = (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & (\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [9])) # (!\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [2])))

	.dataa(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout ),
	.datab(gnd),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [2]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [2]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[2] .lut_mask = 16'hF5A0;
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[2] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [2] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [2])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [2])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datac(\u_AD2_CNT32|Q1BASE [2]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [2]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [2]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[2] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \inst|Selector13~2 (
// Equation(s):
// \inst|Selector13~2_combout  = (\inst|Equal6~1_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [2]) # ((\inst|Equal5~0_combout  & \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [2])))) # (!\inst|Equal6~1_combout  & (((\inst|Equal5~0_combout  & 
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [2]))))

	.dataa(\inst|Equal6~1_combout ),
	.datab(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [2]),
	.datac(\inst|Equal5~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [2]),
	.cin(gnd),
	.combout(\inst|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~2 .lut_mask = 16'hF888;
defparam \inst|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[2] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [2] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [2])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [2])))

	.dataa(\u_AD1_CNT32|Q1BASE [2]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [2]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [2]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[2] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[2] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [2] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [18])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [2])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datac(\u_AD1_CNT32|Q1BASE [18]),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [2]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [2]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[2] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneive_lcell_comb \inst|Selector13~4 (
// Equation(s):
// \inst|Selector13~4_combout  = (\inst|Equal3~0_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [2]) # ((\inst|Equal2~0_combout  & \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [2])))) # (!\inst|Equal3~0_combout  & (((\inst|Equal2~0_combout  & 
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [2]))))

	.dataa(\inst|Equal3~0_combout ),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [2]),
	.datac(\inst|Equal2~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [2]),
	.cin(gnd),
	.combout(\inst|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~4 .lut_mask = 16'hF888;
defparam \inst|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[2] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [2] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [18])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [2])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [18]),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [2]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [2]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[2] .lut_mask = 16'hCCF0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[2] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [2] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [2])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [2])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [2]),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [2]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [2]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[2] .lut_mask = 16'hCFC0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneive_lcell_comb \inst|Selector13~3 (
// Equation(s):
// \inst|Selector13~3_combout  = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [2] & ((\inst|Equal12~0_combout ) # ((\inst|Equal13~0_combout  & \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [2])))) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [2] & (\inst|Equal13~0_combout  & 
// ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [2]))))

	.dataa(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [2]),
	.datab(\inst|Equal13~0_combout ),
	.datac(\inst|Equal12~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [2]),
	.cin(gnd),
	.combout(\inst|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~3 .lut_mask = 16'hECA0;
defparam \inst|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N8
cycloneive_lcell_comb \inst|Selector13~6 (
// Equation(s):
// \inst|Selector13~6_combout  = (\inst|Selector13~5_combout ) # ((\inst|Selector13~2_combout ) # ((\inst|Selector13~4_combout ) # (\inst|Selector13~3_combout )))

	.dataa(\inst|Selector13~5_combout ),
	.datab(\inst|Selector13~2_combout ),
	.datac(\inst|Selector13~4_combout ),
	.datad(\inst|Selector13~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N16
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[2] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [2] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [18])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [2])))

	.dataa(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.datab(gnd),
	.datac(\u_AD2_CNT32|Q1BASE [18]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [2]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [2]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[2] .lut_mask = 16'hF5A0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y5_N22
cycloneive_io_ibuf \AD2_INPUT[9]~input (
	.i(AD2_INPUT[9]),
	.ibar(gnd),
	.o(\AD2_INPUT[9]~input_o ));
// synopsys translate_off
defparam \AD2_INPUT[9]~input .bus_hold = "false";
defparam \AD2_INPUT[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N1
cycloneive_io_ibuf \AD2_INPUT[10]~input (
	.i(AD2_INPUT[10]),
	.ibar(gnd),
	.o(\AD2_INPUT[10]~input_o ));
// synopsys translate_off
defparam \AD2_INPUT[10]~input .bus_hold = "false";
defparam \AD2_INPUT[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N15
cycloneive_io_ibuf \AD2_INPUT[11]~input (
	.i(AD2_INPUT[11]),
	.ibar(gnd),
	.o(\AD2_INPUT[11]~input_o ));
// synopsys translate_off
defparam \AD2_INPUT[11]~input .bus_hold = "false";
defparam \AD2_INPUT[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 (
	.portawe(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u_AD2_DEV|FREQ_OUT~clkctrl_outclk ),
	.clk1(\inst|fmc_rd_en~clkctrl_outclk ),
	.ena0(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_AD2_FIFO|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,\AD2_INPUT[11]~input_o ,\AD2_INPUT[10]~input_o ,\AD2_INPUT[9]~input_o }),
	.portaaddr({\u_AD2_FIFO|dcfifo_component|auto_generated|ram_address_a [9],\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [8],\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [7],\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [6],
\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [5],\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [4],\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [3],\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [2],
\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [1],\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_AD2_FIFO|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .clk0_core_clock_enable = "ena0";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .clk1_output_clock_enable = "ena1";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .data_interleave_offset_in_bits = 1;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .data_interleave_width_in_bits = 1;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .logical_ram_name = "TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ALTSYNCRAM";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .mixed_port_feed_through_mode = "dont_care";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .operation_mode = "dual_port";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_address_clear = "none";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_address_width = 10;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_byte_enable_clock = "none";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_out_clear = "none";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_out_clock = "none";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_width = 9;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_first_address = 0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_first_bit_number = 9;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_last_address = 1023;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_logical_ram_depth = 1024;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_logical_ram_width = 12;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_clear = "none";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_clock = "clock1";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_width = 10;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_out_clear = "none";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_out_clock = "clock1";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_width = 9;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_first_address = 0;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_first_bit_number = 9;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_last_address = 1023;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_logical_ram_depth = 1024;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_logical_ram_width = 12;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_read_enable_clock = "clock1";
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N18
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[2] (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [2] = (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & (\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [9])) # (!\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [2])))

	.dataa(gnd),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout ),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [2]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [2]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[2] .lut_mask = 16'hCFC0;
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N12
cycloneive_lcell_comb \inst|Selector13~0 (
// Equation(s):
// \inst|Selector13~0_combout  = (\inst|Equal8~2_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [2]) # ((\inst|Equal1~3_combout  & \inst3|CTRL_DATA [2])))) # (!\inst|Equal8~2_combout  & (((\inst|Equal1~3_combout  & \inst3|CTRL_DATA [2]))))

	.dataa(\inst|Equal8~2_combout ),
	.datab(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [2]),
	.datac(\inst|Equal1~3_combout ),
	.datad(\inst3|CTRL_DATA [2]),
	.cin(gnd),
	.combout(\inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~0 .lut_mask = 16'hF888;
defparam \inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N22
cycloneive_lcell_comb \inst|Selector13~1 (
// Equation(s):
// \inst|Selector13~1_combout  = (\inst|Selector13~0_combout ) # ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [2] & \inst|Equal4~1_combout ))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [2]),
	.datac(\inst|Equal4~1_combout ),
	.datad(\inst|Selector13~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~1 .lut_mask = 16'hFFC0;
defparam \inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneive_lcell_comb \inst|Selector13~7 (
// Equation(s):
// \inst|Selector13~7_combout  = (\inst|Selector13~6_combout ) # ((\inst|Selector13~1_combout ) # ((!\inst|WideNor0~4_combout  & \inst|rd_data_reg [2])))

	.dataa(\inst|WideNor0~4_combout ),
	.datab(\inst|Selector13~6_combout ),
	.datac(\inst|rd_data_reg [2]),
	.datad(\inst|Selector13~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~7 .lut_mask = 16'hFFDC;
defparam \inst|Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N25
dffeas \inst|rd_data_reg[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector13~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[2] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N11
dffeas \inst|read_data_1__reg[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[1]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[1] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N10
cycloneive_lcell_comb \inst3|CTRL_DATA[1] (
// Equation(s):
// \inst3|CTRL_DATA [1] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [1])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [1])))

	.dataa(gnd),
	.datab(\inst3|always0~2_combout ),
	.datac(\inst|read_data_1__reg [1]),
	.datad(\inst3|CTRL_DATA [1]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [1]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[1] .lut_mask = 16'hF3C0;
defparam \inst3|CTRL_DATA[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N28
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[1] (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [1] = (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & (\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [10])) # (!\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [1])))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datab(gnd),
	.datac(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout ),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [1]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [1]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[1] .lut_mask = 16'hAFA0;
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N26
cycloneive_lcell_comb \inst|Selector14~0 (
// Equation(s):
// \inst|Selector14~0_combout  = (\inst|Equal8~2_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [1]) # ((\inst3|CTRL_DATA [1] & \inst|Equal1~3_combout )))) # (!\inst|Equal8~2_combout  & (\inst3|CTRL_DATA [1] & (\inst|Equal1~3_combout )))

	.dataa(\inst|Equal8~2_combout ),
	.datab(\inst3|CTRL_DATA [1]),
	.datac(\inst|Equal1~3_combout ),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [1]),
	.cin(gnd),
	.combout(\inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N6
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[1] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [1] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [17])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [1])))

	.dataa(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.datab(gnd),
	.datac(\u_AD2_CNT32|Q1BASE [17]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [1]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [1]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[1] .lut_mask = 16'hF5A0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[1] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [1] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [1])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [1])))

	.dataa(\u_AD2_CNT32|Q1 [1]),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [1]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [1]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[1] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[1] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [1] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [17])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [1])))

	.dataa(gnd),
	.datab(\u_AD2_CNT32|Q1 [17]),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [1]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [1]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[1] .lut_mask = 16'hCCF0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \inst|Selector14~3 (
// Equation(s):
// \inst|Selector14~3_combout  = (\inst|Equal12~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [1]) # ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [1] & \inst|Equal13~0_combout )))) # (!\inst|Equal12~0_combout  & (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [1] & 
// (\inst|Equal13~0_combout )))

	.dataa(\inst|Equal12~0_combout ),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [1]),
	.datac(\inst|Equal13~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [1]),
	.cin(gnd),
	.combout(\inst|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N14
cycloneive_lcell_comb \inst|Selector14~4 (
// Equation(s):
// \inst|Selector14~4_combout  = (\inst|Selector14~3_combout ) # ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [1] & \inst|Equal4~1_combout ))

	.dataa(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [1]),
	.datab(gnd),
	.datac(\inst|Equal4~1_combout ),
	.datad(\inst|Selector14~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~4 .lut_mask = 16'hFFA0;
defparam \inst|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[1] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [1] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [17])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [1])))

	.dataa(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datab(\u_AD1_CNT32|Q1 [17]),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [1]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[1] .lut_mask = 16'hD8D8;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneive_lcell_comb \inst|Selector14~6 (
// Equation(s):
// \inst|Selector14~6_combout  = (\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [1] & (!\inst|addr [2] & (\inst|Equal10~1_combout  & !\inst|addr [0])))

	.dataa(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [1]),
	.datab(\inst|addr [2]),
	.datac(\inst|Equal10~1_combout ),
	.datad(\inst|addr [0]),
	.cin(gnd),
	.combout(\inst|Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~6 .lut_mask = 16'h0020;
defparam \inst|Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[1] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [1] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [1])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [1])))

	.dataa(\u_AD1_CNT32|Q1 [1]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [1]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [1]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[1] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[1] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [1] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [17])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [1])))

	.dataa(\u_AD1_CNT32|Q1BASE [17]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [1]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [1]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[1] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[1] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [1] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [1])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [1])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datac(\u_AD1_CNT32|Q1BASE [1]),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [1]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [1]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[1] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneive_lcell_comb \inst|Selector14~5 (
// Equation(s):
// \inst|Selector14~5_combout  = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [1] & ((\inst|Equal2~0_combout ) # ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [1] & \inst|Equal3~0_combout )))) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [1] & 
// (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [1] & ((\inst|Equal3~0_combout ))))

	.dataa(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [1]),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [1]),
	.datac(\inst|Equal2~0_combout ),
	.datad(\inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~5 .lut_mask = 16'hECA0;
defparam \inst|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneive_lcell_comb \inst|Selector14~7 (
// Equation(s):
// \inst|Selector14~7_combout  = (\inst|Selector14~6_combout ) # ((\inst|Selector14~5_combout ) # ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [1] & \inst|Equal11~0_combout )))

	.dataa(\inst|Selector14~6_combout ),
	.datab(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [1]),
	.datac(\inst|Equal11~0_combout ),
	.datad(\inst|Selector14~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector14~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~7 .lut_mask = 16'hFFEA;
defparam \inst|Selector14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[1] (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [1] = (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & (\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [10])) # (!\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [1])))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datab(gnd),
	.datac(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout ),
	.datad(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [1]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [1]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[1] .lut_mask = 16'hAFA0;
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[1] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [1] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [1])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [1])))

	.dataa(\u_AD2_CNT32|Q1BASE [1]),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [1]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [1]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[1] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \inst|Selector14~1 (
// Equation(s):
// \inst|Selector14~1_combout  = (\inst|Equal6~1_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [1]) # ((\inst|Equal5~0_combout  & \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [1])))) # (!\inst|Equal6~1_combout  & (((\inst|Equal5~0_combout  & 
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [1]))))

	.dataa(\inst|Equal6~1_combout ),
	.datab(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [1]),
	.datac(\inst|Equal5~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [1]),
	.cin(gnd),
	.combout(\inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~1 .lut_mask = 16'hF888;
defparam \inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N20
cycloneive_lcell_comb \inst|Selector14~2 (
// Equation(s):
// \inst|Selector14~2_combout  = (\inst|Selector14~1_combout ) # ((!\inst|WideNor0~4_combout  & \inst|rd_data_reg [1]))

	.dataa(\inst|WideNor0~4_combout ),
	.datab(\inst|Selector14~1_combout ),
	.datac(gnd),
	.datad(\inst|rd_data_reg [1]),
	.cin(gnd),
	.combout(\inst|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~2 .lut_mask = 16'hDDCC;
defparam \inst|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N10
cycloneive_lcell_comb \inst|Selector14~8 (
// Equation(s):
// \inst|Selector14~8_combout  = (\inst|Selector14~0_combout ) # ((\inst|Selector14~4_combout ) # ((\inst|Selector14~7_combout ) # (\inst|Selector14~2_combout )))

	.dataa(\inst|Selector14~0_combout ),
	.datab(\inst|Selector14~4_combout ),
	.datac(\inst|Selector14~7_combout ),
	.datad(\inst|Selector14~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector14~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~8 .lut_mask = 16'hFFFE;
defparam \inst|Selector14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N11
dffeas \inst|rd_data_reg[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector14~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[1] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[0] (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [0] = (\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & (\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [11])) # (!\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout  & ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [0])))

	.dataa(gnd),
	.datab(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0_combout ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [0]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[0] .lut_mask = 16'hF3C0;
defparam \u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ) # 
// ((\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ) # (\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [1] $ (\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1])))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datac(\u_AD2_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datad(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ),
	.cin(gnd),
	.combout(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 16'hFFDE;
defparam \u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FLAG_SHOW[15]~0 (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FLAG_SHOW[15]~0_combout  = (\inst|Equal8~1_combout  & (\inst|addr [0] & (\u_AD_FREQ_MEASURE|always0~0_combout  & !\inst|addr [2])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|addr [0]),
	.datac(\u_AD_FREQ_MEASURE|always0~0_combout ),
	.datad(\inst|addr [2]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FLAG_SHOW[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FLAG_SHOW[15]~0 .lut_mask = 16'h0080;
defparam \u_AD_DATA_DEAL|AD2_FLAG_SHOW[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD2_FLAG_SHOW[0] (
// Equation(s):
// \u_AD_DATA_DEAL|AD2_FLAG_SHOW [0] = (\u_AD_DATA_DEAL|AD2_FLAG_SHOW[15]~0_combout  & (!\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])) # (!\u_AD_DATA_DEAL|AD2_FLAG_SHOW[15]~0_combout  & ((\u_AD_DATA_DEAL|AD2_FLAG_SHOW 
// [0])))

	.dataa(\u_AD2_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datab(\u_AD_DATA_DEAL|AD2_FLAG_SHOW[15]~0_combout ),
	.datac(gnd),
	.datad(\u_AD_DATA_DEAL|AD2_FLAG_SHOW [0]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD2_FLAG_SHOW [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD2_FLAG_SHOW[0] .lut_mask = 16'h7744;
defparam \u_AD_DATA_DEAL|AD2_FLAG_SHOW[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \inst|Selector15~7 (
// Equation(s):
// \inst|Selector15~7_combout  = (\inst|Equal8~1_combout  & (\inst|addr [0] & (!\inst|addr [2] & \u_AD_DATA_DEAL|AD2_FLAG_SHOW [0])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|addr [0]),
	.datac(\inst|addr [2]),
	.datad(\u_AD_DATA_DEAL|AD2_FLAG_SHOW [0]),
	.cin(gnd),
	.combout(\inst|Selector15~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~7 .lut_mask = 16'h0800;
defparam \inst|Selector15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \inst|Selector15~8 (
// Equation(s):
// \inst|Selector15~8_combout  = (\inst|Selector15~7_combout ) # ((\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [0] & \inst|Equal8~2_combout ))

	.dataa(gnd),
	.datab(\u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT [0]),
	.datac(\inst|Equal8~2_combout ),
	.datad(\inst|Selector15~7_combout ),
	.cin(gnd),
	.combout(\inst|Selector15~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~8 .lut_mask = 16'hFFC0;
defparam \inst|Selector15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[0] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [0] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [16])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [0])))

	.dataa(\u_AD1_CNT32|Q1 [16]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [0]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[0] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[0] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [0] = (GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & (\u_AD1_CNT32|Q1 [0])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [0])))

	.dataa(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\u_AD1_CNT32|Q1 [0]),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [0]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[0] .lut_mask = 16'hF5A0;
defparam \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \inst|Selector15~6 (
// Equation(s):
// \inst|Selector15~6_combout  = (\inst|Equal10~2_combout  & ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [0]) # ((\inst|Equal11~0_combout  & \u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [0])))) # (!\inst|Equal10~2_combout  & (\inst|Equal11~0_combout  & 
// ((\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [0]))))

	.dataa(\inst|Equal10~2_combout ),
	.datab(\inst|Equal11~0_combout ),
	.datac(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H [0]),
	.datad(\u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L [0]),
	.cin(gnd),
	.combout(\inst|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~6 .lut_mask = 16'hECA0;
defparam \inst|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N1
dffeas \inst|read_data_1__reg[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[0]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_1__reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_1__reg[0] .is_wysiwyg = "true";
defparam \inst|read_data_1__reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N0
cycloneive_lcell_comb \inst3|CTRL_DATA[0] (
// Equation(s):
// \inst3|CTRL_DATA [0] = (\inst3|always0~2_combout  & (\inst|read_data_1__reg [0])) # (!\inst3|always0~2_combout  & ((\inst3|CTRL_DATA [0])))

	.dataa(gnd),
	.datab(\inst3|always0~2_combout ),
	.datac(\inst|read_data_1__reg [0]),
	.datad(\inst3|CTRL_DATA [0]),
	.cin(gnd),
	.combout(\inst3|CTRL_DATA [0]),
	.cout());
// synopsys translate_off
defparam \inst3|CTRL_DATA[0] .lut_mask = 16'hF3C0;
defparam \inst3|CTRL_DATA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \inst|Selector15~9 (
// Equation(s):
// \inst|Selector15~9_combout  = (\inst|Selector15~8_combout ) # ((\inst|Selector15~6_combout ) # ((\inst|Equal1~3_combout  & \inst3|CTRL_DATA [0])))

	.dataa(\inst|Selector15~8_combout ),
	.datab(\inst|Equal1~3_combout ),
	.datac(\inst|Selector15~6_combout ),
	.datad(\inst3|CTRL_DATA [0]),
	.cin(gnd),
	.combout(\inst|Selector15~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~9 .lut_mask = 16'hFEFA;
defparam \inst|Selector15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[0] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [0] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [16])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [0])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2_combout ),
	.datac(\u_AD1_CNT32|Q1BASE [16]),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [0]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[0] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[0] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [0] = (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & (\u_AD1_CNT32|Q1BASE [0])) # (!\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [0])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2_combout ),
	.datac(\u_AD1_CNT32|Q1BASE [0]),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [0]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[0] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneive_lcell_comb \inst|Selector15~4 (
// Equation(s):
// \inst|Selector15~4_combout  = (\inst|Equal3~0_combout  & ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [0]) # ((\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [0] & \inst|Equal2~0_combout )))) # (!\inst|Equal3~0_combout  & (\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [0] & 
// (\inst|Equal2~0_combout )))

	.dataa(\inst|Equal3~0_combout ),
	.datab(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H [0]),
	.datac(\inst|Equal2~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L [0]),
	.cin(gnd),
	.combout(\inst|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[0] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [0] = (GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & (\u_AD2_CNT32|Q1 [16])) # (!GLOBAL(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ) & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [0])))

	.dataa(\u_AD2_CNT32|Q1 [16]),
	.datab(gnd),
	.datac(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0clkctrl_outclk ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [0]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[0] .lut_mask = 16'hAFA0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[0] (
// Equation(s):
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [0] = (\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & (\u_AD2_CNT32|Q1 [0])) # (!\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [0])))

	.dataa(gnd),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0_combout ),
	.datac(\u_AD2_CNT32|Q1 [0]),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [0]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[0] .lut_mask = 16'hF3C0;
defparam \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \inst|Selector15~3 (
// Equation(s):
// \inst|Selector15~3_combout  = (\inst|Equal12~0_combout  & ((\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [0]) # ((\inst|Equal13~0_combout  & \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [0])))) # (!\inst|Equal12~0_combout  & (((\inst|Equal13~0_combout  & 
// \u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [0]))))

	.dataa(\inst|Equal12~0_combout ),
	.datab(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H [0]),
	.datac(\inst|Equal13~0_combout ),
	.datad(\u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L [0]),
	.cin(gnd),
	.combout(\inst|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~3 .lut_mask = 16'hF888;
defparam \inst|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \inst|Selector15~5 (
// Equation(s):
// \inst|Selector15~5_combout  = (\inst|Selector15~4_combout ) # (\inst|Selector15~3_combout )

	.dataa(gnd),
	.datab(\inst|Selector15~4_combout ),
	.datac(gnd),
	.datad(\inst|Selector15~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~5 .lut_mask = 16'hFFCC;
defparam \inst|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[0] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [0] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [0])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [0])))

	.dataa(\u_AD2_CNT32|Q1BASE [0]),
	.datab(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2_combout ),
	.datac(gnd),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [0]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[0] .lut_mask = 16'hBB88;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[0] (
// Equation(s):
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [0] = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & (\u_AD2_CNT32|Q1BASE [16])) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout  & ((\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [0])))

	.dataa(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2_combout ),
	.datab(gnd),
	.datac(\u_AD2_CNT32|Q1BASE [16]),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [0]),
	.cin(gnd),
	.combout(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[0] .lut_mask = 16'hF5A0;
defparam \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneive_lcell_comb \inst|Selector15~2 (
// Equation(s):
// \inst|Selector15~2_combout  = (\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [0] & ((\inst|Equal5~0_combout ) # ((\inst|Equal4~1_combout  & \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [0])))) # (!\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [0] & (((\inst|Equal4~1_combout  & 
// \u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [0]))))

	.dataa(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L [0]),
	.datab(\inst|Equal5~0_combout ),
	.datac(\inst|Equal4~1_combout ),
	.datad(\u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H [0]),
	.cin(gnd),
	.combout(\inst|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~2 .lut_mask = 16'hF888;
defparam \inst|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FLAG_SHOW[15]~2 (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FLAG_SHOW[15]~2_combout  = (\inst|fmc_rd_en~combout  & (\inst|addr [0] & (!\FPGA_CS_NEL~input_o  & \inst|Equal6~2_combout )))

	.dataa(\inst|fmc_rd_en~combout ),
	.datab(\inst|addr [0]),
	.datac(\FPGA_CS_NEL~input_o ),
	.datad(\inst|Equal6~2_combout ),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FLAG_SHOW[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FLAG_SHOW[15]~2 .lut_mask = 16'h0800;
defparam \u_AD_DATA_DEAL|AD1_FLAG_SHOW[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ) # 
// ((\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ) # (\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] $ (\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [1])))

	.dataa(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datad(\u_AD1_FIFO|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 16'hEFFE;
defparam \u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FLAG_SHOW[0] (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FLAG_SHOW [0] = (\u_AD_DATA_DEAL|AD1_FLAG_SHOW[15]~2_combout  & (!\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])) # (!\u_AD_DATA_DEAL|AD1_FLAG_SHOW[15]~2_combout  & ((\u_AD_DATA_DEAL|AD1_FLAG_SHOW 
// [0])))

	.dataa(gnd),
	.datab(\u_AD_DATA_DEAL|AD1_FLAG_SHOW[15]~2_combout ),
	.datac(\u_AD1_FIFO|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datad(\u_AD_DATA_DEAL|AD1_FLAG_SHOW [0]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FLAG_SHOW [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FLAG_SHOW[0] .lut_mask = 16'h3F0C;
defparam \u_AD_DATA_DEAL|AD1_FLAG_SHOW[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[0] (
// Equation(s):
// \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [0] = (\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & (\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [11])) # (!\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout  & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [0])))

	.dataa(gnd),
	.datab(\u_AD1_FIFO|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2_combout ),
	.datad(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [0]),
	.cin(gnd),
	.combout(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [0]),
	.cout());
// synopsys translate_off
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[0] .lut_mask = 16'hCFC0;
defparam \u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \inst|Selector15~0 (
// Equation(s):
// \inst|Selector15~0_combout  = (\inst|Equal6~2_combout  & ((\inst|addr [0] & (\u_AD_DATA_DEAL|AD1_FLAG_SHOW [0])) # (!\inst|addr [0] & ((\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [0])))))

	.dataa(\u_AD_DATA_DEAL|AD1_FLAG_SHOW [0]),
	.datab(\u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT [0]),
	.datac(\inst|addr [0]),
	.datad(\inst|Equal6~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~0 .lut_mask = 16'hAC00;
defparam \inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \inst|Selector15~1 (
// Equation(s):
// \inst|Selector15~1_combout  = (\inst|Selector15~0_combout ) # ((!\inst|WideNor0~4_combout  & \inst|rd_data_reg [0]))

	.dataa(\inst|WideNor0~4_combout ),
	.datab(\inst|rd_data_reg [0]),
	.datac(gnd),
	.datad(\inst|Selector15~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~1 .lut_mask = 16'hFF44;
defparam \inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \inst|Selector15~10 (
// Equation(s):
// \inst|Selector15~10_combout  = (\inst|Selector15~9_combout ) # ((\inst|Selector15~5_combout ) # ((\inst|Selector15~2_combout ) # (\inst|Selector15~1_combout )))

	.dataa(\inst|Selector15~9_combout ),
	.datab(\inst|Selector15~5_combout ),
	.datac(\inst|Selector15~2_combout ),
	.datad(\inst|Selector15~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector15~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~10 .lut_mask = 16'hFFFE;
defparam \inst|Selector15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \inst|rd_data_reg[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Selector15~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_reg[0] .is_wysiwyg = "true";
defparam \inst|rd_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N30
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[15]~2 (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  = (!\FPGA_WR_NWE~input_o  & (!\FPGA_CS_NEL~input_o  & (\inst|Equal2~0_combout  & \FPGA_NL_NADV~input_o )))

	.dataa(\FPGA_WR_NWE~input_o ),
	.datab(\FPGA_CS_NEL~input_o ),
	.datac(\inst|Equal2~0_combout ),
	.datad(\FPGA_NL_NADV~input_o ),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[15]~2 .lut_mask = 16'h1000;
defparam \u_DA_FREQ_WORD|DA1_OUTH[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N9
dffeas \inst|read_data_2__reg[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[15]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[15] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[15] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [15] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [15])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [15])))

	.dataa(gnd),
	.datab(\inst|read_data_2__reg [15]),
	.datac(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datad(\u_DA_FREQ_WORD|DA1_OUTH [15]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [15]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[15] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA1_OUTH[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N1
dffeas \u_DA1_DEV|FREQ_WORD[31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[31] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N27
dffeas \inst|read_data_2__reg[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[14]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[14] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[14] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [14] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [14])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [14])))

	.dataa(\inst|read_data_2__reg [14]),
	.datab(gnd),
	.datac(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datad(\u_DA_FREQ_WORD|DA1_OUTH [14]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [14]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[14] .lut_mask = 16'hAFA0;
defparam \u_DA_FREQ_WORD|DA1_OUTH[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N19
dffeas \u_DA1_DEV|FREQ_WORD[30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[30] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N5
dffeas \inst|read_data_2__reg[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[13]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[13] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[13] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [13] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [13])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [13])))

	.dataa(gnd),
	.datab(\inst|read_data_2__reg [13]),
	.datac(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datad(\u_DA_FREQ_WORD|DA1_OUTH [13]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [13]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[13] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA1_OUTH[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \u_DA1_DEV|FREQ_WORD[29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[29] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N30
cycloneive_lcell_comb \inst|read_data_2__reg[12]~feeder (
// Equation(s):
// \inst|read_data_2__reg[12]~feeder_combout  = \FPGA_DB[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[12]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_2__reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_2__reg[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_2__reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N31
dffeas \inst|read_data_2__reg[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_2__reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[12] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[12] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [12] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [12])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [12])))

	.dataa(\inst|read_data_2__reg [12]),
	.datab(gnd),
	.datac(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datad(\u_DA_FREQ_WORD|DA1_OUTH [12]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [12]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[12] .lut_mask = 16'hAFA0;
defparam \u_DA_FREQ_WORD|DA1_OUTH[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N7
dffeas \u_DA1_DEV|FREQ_WORD[28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[28] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
cycloneive_lcell_comb \inst|read_data_2__reg[11]~feeder (
// Equation(s):
// \inst|read_data_2__reg[11]~feeder_combout  = \FPGA_DB[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[11]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_2__reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_2__reg[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_2__reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \inst|read_data_2__reg[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_2__reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[11] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[11] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [11] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [11])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [11])))

	.dataa(gnd),
	.datab(\inst|read_data_2__reg [11]),
	.datac(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datad(\u_DA_FREQ_WORD|DA1_OUTH [11]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [11]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[11] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA1_OUTH[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \u_DA1_DEV|FREQ_WORD[27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[27] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
cycloneive_lcell_comb \inst|read_data_2__reg[10]~feeder (
// Equation(s):
// \inst|read_data_2__reg[10]~feeder_combout  = \FPGA_DB[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[10]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_2__reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_2__reg[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_2__reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \inst|read_data_2__reg[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_2__reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[10] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[10] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [10] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [10])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [10])))

	.dataa(\inst|read_data_2__reg [10]),
	.datab(gnd),
	.datac(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datad(\u_DA_FREQ_WORD|DA1_OUTH [10]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [10]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[10] .lut_mask = 16'hAFA0;
defparam \u_DA_FREQ_WORD|DA1_OUTH[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N3
dffeas \u_DA1_DEV|FREQ_WORD[26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[26] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N21
dffeas \inst|read_data_2__reg[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[9]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[9] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[9] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [9] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [9])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [9])))

	.dataa(gnd),
	.datab(\inst|read_data_2__reg [9]),
	.datac(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datad(\u_DA_FREQ_WORD|DA1_OUTH [9]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [9]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[9] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA1_OUTH[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N29
dffeas \u_DA1_DEV|FREQ_WORD[25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[25] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N15
dffeas \inst|read_data_2__reg[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[8]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[8] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[8] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [8] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [8])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [8])))

	.dataa(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datab(\inst|read_data_2__reg [8]),
	.datac(\u_DA_FREQ_WORD|DA1_OUTH [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [8]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[8] .lut_mask = 16'hD8D8;
defparam \u_DA_FREQ_WORD|DA1_OUTH[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N23
dffeas \u_DA1_DEV|FREQ_WORD[24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[24] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N22
cycloneive_lcell_comb \inst|read_data_2__reg[7]~feeder (
// Equation(s):
// \inst|read_data_2__reg[7]~feeder_combout  = \FPGA_DB[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[7]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_2__reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_2__reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_2__reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N23
dffeas \inst|read_data_2__reg[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_2__reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[7] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N0
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[7] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [7] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [7])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [7])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_2__reg [7]),
	.datad(\u_DA_FREQ_WORD|DA1_OUTH [7]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [7]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[7] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA1_OUTH[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N1
dffeas \u_DA1_DEV|FREQ_WORD[23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[23] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N9
dffeas \inst|read_data_2__reg[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[6]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[6] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N18
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[6] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [6] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [6])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [6])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_2__reg [6]),
	.datad(\u_DA_FREQ_WORD|DA1_OUTH [6]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [6]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[6] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA1_OUTH[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N19
dffeas \u_DA1_DEV|FREQ_WORD[22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[22] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N26
cycloneive_lcell_comb \inst|read_data_2__reg[5]~feeder (
// Equation(s):
// \inst|read_data_2__reg[5]~feeder_combout  = \FPGA_DB[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[5]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_2__reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_2__reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_2__reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N27
dffeas \inst|read_data_2__reg[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_2__reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[5] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N20
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[5] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [5] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [5])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [5])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_2__reg [5]),
	.datad(\u_DA_FREQ_WORD|DA1_OUTH [5]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [5]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[5] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA1_OUTH[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N21
dffeas \u_DA1_DEV|FREQ_WORD[21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[21] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N29
dffeas \inst|read_data_2__reg[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[4]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[4] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N30
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[4] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [4] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [4])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [4])))

	.dataa(\inst|read_data_2__reg [4]),
	.datab(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datac(\u_DA_FREQ_WORD|DA1_OUTH [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [4]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[4] .lut_mask = 16'hB8B8;
defparam \u_DA_FREQ_WORD|DA1_OUTH[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N31
dffeas \u_DA1_DEV|FREQ_WORD[20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[20] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N8
cycloneive_lcell_comb \inst|read_data_2__reg[3]~feeder (
// Equation(s):
// \inst|read_data_2__reg[3]~feeder_combout  = \FPGA_DB[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[3]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_2__reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_2__reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_2__reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N9
dffeas \inst|read_data_2__reg[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_2__reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[3] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N16
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[3] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [3] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [3])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [3])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_2__reg [3]),
	.datad(\u_DA_FREQ_WORD|DA1_OUTH [3]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [3]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[3] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA1_OUTH[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N17
dffeas \u_DA1_DEV|FREQ_WORD[19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[19] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N7
dffeas \inst|read_data_2__reg[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[2]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[2] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N24
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[2] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [2] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [2])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [2])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_2__reg [2]),
	.datad(\u_DA_FREQ_WORD|DA1_OUTH [2]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [2]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[2] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA1_OUTH[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N25
dffeas \u_DA1_DEV|FREQ_WORD[18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[18] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N17
dffeas \inst|read_data_2__reg[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[1]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[1] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N2
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[1] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [1] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [1])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [1])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_2__reg [1]),
	.datad(\u_DA_FREQ_WORD|DA1_OUTH [1]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [1]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[1] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA1_OUTH[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N3
dffeas \u_DA1_DEV|FREQ_WORD[17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[17] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N26
cycloneive_lcell_comb \inst|read_data_2__reg[0]~feeder (
// Equation(s):
// \inst|read_data_2__reg[0]~feeder_combout  = \FPGA_DB[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[0]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_2__reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_2__reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_2__reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N27
dffeas \inst|read_data_2__reg[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_2__reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_2__reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_2__reg[0] .is_wysiwyg = "true";
defparam \inst|read_data_2__reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTH[0] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTH [0] = (\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & (\inst|read_data_2__reg [0])) # (!\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTH [0])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA1_OUTH[15]~2_combout ),
	.datac(\inst|read_data_2__reg [0]),
	.datad(\u_DA_FREQ_WORD|DA1_OUTH [0]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTH [0]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTH[0] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA1_OUTH[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N25
dffeas \u_DA1_DEV|FREQ_WORD[16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTH [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[16] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N8
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[15]~2 (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  = (!\FPGA_WR_NWE~input_o  & (!\FPGA_CS_NEL~input_o  & (\inst|Equal3~0_combout  & \FPGA_NL_NADV~input_o )))

	.dataa(\FPGA_WR_NWE~input_o ),
	.datab(\FPGA_CS_NEL~input_o ),
	.datac(\inst|Equal3~0_combout ),
	.datad(\FPGA_NL_NADV~input_o ),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[15]~2 .lut_mask = 16'h1000;
defparam \u_DA_FREQ_WORD|DA1_OUTL[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
cycloneive_lcell_comb \inst|read_data_3__reg[15]~feeder (
// Equation(s):
// \inst|read_data_3__reg[15]~feeder_combout  = \FPGA_DB[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[15]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_3__reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_3__reg[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_3__reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N9
dffeas \inst|read_data_3__reg[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_3__reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[15] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[15] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [15] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\inst|read_data_3__reg [15])) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTL [15])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datac(\inst|read_data_3__reg [15]),
	.datad(\u_DA_FREQ_WORD|DA1_OUTL [15]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [15]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[15] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA1_OUTL[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N1
dffeas \u_DA1_DEV|FREQ_WORD[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[15] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N27
dffeas \inst|read_data_3__reg[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[14]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[14] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[14] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [14] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\inst|read_data_3__reg [14])) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTL [14])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datac(\inst|read_data_3__reg [14]),
	.datad(\u_DA_FREQ_WORD|DA1_OUTL [14]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [14]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[14] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA1_OUTL[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N19
dffeas \u_DA1_DEV|FREQ_WORD[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[14] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
cycloneive_lcell_comb \inst|read_data_3__reg[13]~feeder (
// Equation(s):
// \inst|read_data_3__reg[13]~feeder_combout  = \FPGA_DB[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[13]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_3__reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_3__reg[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_3__reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N5
dffeas \inst|read_data_3__reg[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_3__reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[13] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[13] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [13] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\inst|read_data_3__reg [13])) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTL [13])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datac(\inst|read_data_3__reg [13]),
	.datad(\u_DA_FREQ_WORD|DA1_OUTL [13]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [13]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[13] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA1_OUTL[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N29
dffeas \u_DA1_DEV|FREQ_WORD[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[13] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
cycloneive_lcell_comb \inst|read_data_3__reg[12]~feeder (
// Equation(s):
// \inst|read_data_3__reg[12]~feeder_combout  = \FPGA_DB[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[12]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_3__reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_3__reg[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_3__reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N23
dffeas \inst|read_data_3__reg[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_3__reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[12] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[12] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [12] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\inst|read_data_3__reg [12])) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTL [12])))

	.dataa(\inst|read_data_3__reg [12]),
	.datab(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datac(\u_DA_FREQ_WORD|DA1_OUTL [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [12]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[12] .lut_mask = 16'hB8B8;
defparam \u_DA_FREQ_WORD|DA1_OUTL[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \u_DA1_DEV|FREQ_WORD[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[12] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
cycloneive_lcell_comb \inst|read_data_3__reg[11]~feeder (
// Equation(s):
// \inst|read_data_3__reg[11]~feeder_combout  = \FPGA_DB[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[11]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_3__reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_3__reg[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_3__reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N25
dffeas \inst|read_data_3__reg[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_3__reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[11] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[11] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [11] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\inst|read_data_3__reg [11])) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTL [11])))

	.dataa(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datab(\inst|read_data_3__reg [11]),
	.datac(gnd),
	.datad(\u_DA_FREQ_WORD|DA1_OUTL [11]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [11]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[11] .lut_mask = 16'hDD88;
defparam \u_DA_FREQ_WORD|DA1_OUTL[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \u_DA1_DEV|FREQ_WORD[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[11] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \inst|read_data_3__reg[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[10]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[10] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[10] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [10] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\inst|read_data_3__reg [10])) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTL [10])))

	.dataa(\inst|read_data_3__reg [10]),
	.datab(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datac(gnd),
	.datad(\u_DA_FREQ_WORD|DA1_OUTL [10]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [10]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[10] .lut_mask = 16'hBB88;
defparam \u_DA_FREQ_WORD|DA1_OUTL[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N3
dffeas \u_DA1_DEV|FREQ_WORD[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[10] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
cycloneive_lcell_comb \inst|read_data_3__reg[9]~feeder (
// Equation(s):
// \inst|read_data_3__reg[9]~feeder_combout  = \FPGA_DB[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[9]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_3__reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_3__reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_3__reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N13
dffeas \inst|read_data_3__reg[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_3__reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[9] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[9] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [9] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\inst|read_data_3__reg [9])) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTL [9])))

	.dataa(\inst|read_data_3__reg [9]),
	.datab(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datac(gnd),
	.datad(\u_DA_FREQ_WORD|DA1_OUTL [9]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [9]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[9] .lut_mask = 16'hBB88;
defparam \u_DA_FREQ_WORD|DA1_OUTL[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N21
dffeas \u_DA1_DEV|FREQ_WORD[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[9] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N7
dffeas \inst|read_data_3__reg[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[8]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[8] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N14
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[8] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [8] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\inst|read_data_3__reg [8]))) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\u_DA_FREQ_WORD|DA1_OUTL [8]))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datac(\u_DA_FREQ_WORD|DA1_OUTL [8]),
	.datad(\inst|read_data_3__reg [8]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [8]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[8] .lut_mask = 16'hFC30;
defparam \u_DA_FREQ_WORD|DA1_OUTL[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N15
dffeas \u_DA1_DEV|FREQ_WORD[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[8] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N8
cycloneive_lcell_comb \inst|read_data_3__reg[7]~feeder (
// Equation(s):
// \inst|read_data_3__reg[7]~feeder_combout  = \FPGA_DB[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[7]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_3__reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_3__reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_3__reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N9
dffeas \inst|read_data_3__reg[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_3__reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[7] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N0
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[7] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [7] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\inst|read_data_3__reg [7])) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTL [7])))

	.dataa(gnd),
	.datab(\inst|read_data_3__reg [7]),
	.datac(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datad(\u_DA_FREQ_WORD|DA1_OUTL [7]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [7]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[7] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA1_OUTL[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N1
dffeas \u_DA1_DEV|FREQ_WORD[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[7] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N26
cycloneive_lcell_comb \inst|read_data_3__reg[6]~feeder (
// Equation(s):
// \inst|read_data_3__reg[6]~feeder_combout  = \FPGA_DB[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[6]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_3__reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_3__reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_3__reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N27
dffeas \inst|read_data_3__reg[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_3__reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[6] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N2
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[6] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [6] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\inst|read_data_3__reg [6])) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTL [6])))

	.dataa(\inst|read_data_3__reg [6]),
	.datab(gnd),
	.datac(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datad(\u_DA_FREQ_WORD|DA1_OUTL [6]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [6]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[6] .lut_mask = 16'hAFA0;
defparam \u_DA_FREQ_WORD|DA1_OUTL[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N3
dffeas \u_DA1_DEV|FREQ_WORD[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[6] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N4
cycloneive_lcell_comb \inst|read_data_3__reg[5]~feeder (
// Equation(s):
// \inst|read_data_3__reg[5]~feeder_combout  = \FPGA_DB[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[5]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_3__reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_3__reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_3__reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N5
dffeas \inst|read_data_3__reg[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_3__reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[5] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N20
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[5] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [5] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\inst|read_data_3__reg [5])) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTL [5])))

	.dataa(gnd),
	.datab(\inst|read_data_3__reg [5]),
	.datac(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datad(\u_DA_FREQ_WORD|DA1_OUTL [5]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [5]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[5] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA1_OUTL[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N21
dffeas \u_DA1_DEV|FREQ_WORD[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[5] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N23
dffeas \inst|read_data_3__reg[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[4]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[4] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N6
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[4] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [4] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\inst|read_data_3__reg [4])) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTL [4])))

	.dataa(\inst|read_data_3__reg [4]),
	.datab(gnd),
	.datac(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datad(\u_DA_FREQ_WORD|DA1_OUTL [4]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [4]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[4] .lut_mask = 16'hAFA0;
defparam \u_DA_FREQ_WORD|DA1_OUTL[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N7
dffeas \u_DA1_DEV|FREQ_WORD[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[4] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N25
dffeas \inst|read_data_3__reg[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[3]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[3] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N16
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[3] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [3] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\inst|read_data_3__reg [3])) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTL [3])))

	.dataa(gnd),
	.datab(\inst|read_data_3__reg [3]),
	.datac(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datad(\u_DA_FREQ_WORD|DA1_OUTL [3]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [3]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[3] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA1_OUTL[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N17
dffeas \u_DA1_DEV|FREQ_WORD[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[3] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N11
dffeas \inst|read_data_3__reg[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[2]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[2] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N18
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[2] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [2] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\inst|read_data_3__reg [2])) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTL [2])))

	.dataa(\inst|read_data_3__reg [2]),
	.datab(gnd),
	.datac(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datad(\u_DA_FREQ_WORD|DA1_OUTL [2]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [2]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[2] .lut_mask = 16'hAFA0;
defparam \u_DA_FREQ_WORD|DA1_OUTL[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N19
dffeas \u_DA1_DEV|FREQ_WORD[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[2] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N29
dffeas \inst|read_data_3__reg[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[1]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[1] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N12
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[1] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [1] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\inst|read_data_3__reg [1])) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\u_DA_FREQ_WORD|DA1_OUTL [1])))

	.dataa(gnd),
	.datab(\inst|read_data_3__reg [1]),
	.datac(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datad(\u_DA_FREQ_WORD|DA1_OUTL [1]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [1]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[1] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA1_OUTL[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N13
dffeas \u_DA1_DEV|FREQ_WORD[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[1] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N30
cycloneive_lcell_comb \inst|read_data_3__reg[0]~feeder (
// Equation(s):
// \inst|read_data_3__reg[0]~feeder_combout  = \FPGA_DB[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[0]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_3__reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_3__reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_3__reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N31
dffeas \inst|read_data_3__reg[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_3__reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_3__reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_3__reg[0] .is_wysiwyg = "true";
defparam \inst|read_data_3__reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N14
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA1_OUTL[0] (
// Equation(s):
// \u_DA_FREQ_WORD|DA1_OUTL [0] = (\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & ((\inst|read_data_3__reg [0]))) # (!\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout  & (\u_DA_FREQ_WORD|DA1_OUTL [0]))

	.dataa(\u_DA_FREQ_WORD|DA1_OUTL[15]~2_combout ),
	.datab(gnd),
	.datac(\u_DA_FREQ_WORD|DA1_OUTL [0]),
	.datad(\inst|read_data_3__reg [0]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA1_OUTL [0]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA1_OUTL[0] .lut_mask = 16'hFA50;
defparam \u_DA_FREQ_WORD|DA1_OUTL[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N15
dffeas \u_DA1_DEV|FREQ_WORD[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA1_OUTL [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_WORD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_WORD[0] .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_WORD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N0
cycloneive_lcell_comb \u_DA1_DEV|ACC[0]~32 (
// Equation(s):
// \u_DA1_DEV|ACC[0]~32_combout  = (\u_DA1_DEV|FREQ_WORD [0] & (\u_DA1_DEV|ACC [0] $ (VCC))) # (!\u_DA1_DEV|FREQ_WORD [0] & (\u_DA1_DEV|ACC [0] & VCC))
// \u_DA1_DEV|ACC[0]~33  = CARRY((\u_DA1_DEV|FREQ_WORD [0] & \u_DA1_DEV|ACC [0]))

	.dataa(\u_DA1_DEV|FREQ_WORD [0]),
	.datab(\u_DA1_DEV|ACC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_DA1_DEV|ACC[0]~32_combout ),
	.cout(\u_DA1_DEV|ACC[0]~33 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[0]~32 .lut_mask = 16'h6688;
defparam \u_DA1_DEV|ACC[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N1
dffeas \u_DA1_DEV|ACC[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[0] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N2
cycloneive_lcell_comb \u_DA1_DEV|ACC[1]~34 (
// Equation(s):
// \u_DA1_DEV|ACC[1]~34_combout  = (\u_DA1_DEV|FREQ_WORD [1] & ((\u_DA1_DEV|ACC [1] & (\u_DA1_DEV|ACC[0]~33  & VCC)) # (!\u_DA1_DEV|ACC [1] & (!\u_DA1_DEV|ACC[0]~33 )))) # (!\u_DA1_DEV|FREQ_WORD [1] & ((\u_DA1_DEV|ACC [1] & (!\u_DA1_DEV|ACC[0]~33 )) # 
// (!\u_DA1_DEV|ACC [1] & ((\u_DA1_DEV|ACC[0]~33 ) # (GND)))))
// \u_DA1_DEV|ACC[1]~35  = CARRY((\u_DA1_DEV|FREQ_WORD [1] & (!\u_DA1_DEV|ACC [1] & !\u_DA1_DEV|ACC[0]~33 )) # (!\u_DA1_DEV|FREQ_WORD [1] & ((!\u_DA1_DEV|ACC[0]~33 ) # (!\u_DA1_DEV|ACC [1]))))

	.dataa(\u_DA1_DEV|FREQ_WORD [1]),
	.datab(\u_DA1_DEV|ACC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[0]~33 ),
	.combout(\u_DA1_DEV|ACC[1]~34_combout ),
	.cout(\u_DA1_DEV|ACC[1]~35 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[1]~34 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N3
dffeas \u_DA1_DEV|ACC[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[1] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N4
cycloneive_lcell_comb \u_DA1_DEV|ACC[2]~36 (
// Equation(s):
// \u_DA1_DEV|ACC[2]~36_combout  = ((\u_DA1_DEV|FREQ_WORD [2] $ (\u_DA1_DEV|ACC [2] $ (!\u_DA1_DEV|ACC[1]~35 )))) # (GND)
// \u_DA1_DEV|ACC[2]~37  = CARRY((\u_DA1_DEV|FREQ_WORD [2] & ((\u_DA1_DEV|ACC [2]) # (!\u_DA1_DEV|ACC[1]~35 ))) # (!\u_DA1_DEV|FREQ_WORD [2] & (\u_DA1_DEV|ACC [2] & !\u_DA1_DEV|ACC[1]~35 )))

	.dataa(\u_DA1_DEV|FREQ_WORD [2]),
	.datab(\u_DA1_DEV|ACC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[1]~35 ),
	.combout(\u_DA1_DEV|ACC[2]~36_combout ),
	.cout(\u_DA1_DEV|ACC[2]~37 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[2]~36 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N5
dffeas \u_DA1_DEV|ACC[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[2] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N6
cycloneive_lcell_comb \u_DA1_DEV|ACC[3]~38 (
// Equation(s):
// \u_DA1_DEV|ACC[3]~38_combout  = (\u_DA1_DEV|ACC [3] & ((\u_DA1_DEV|FREQ_WORD [3] & (\u_DA1_DEV|ACC[2]~37  & VCC)) # (!\u_DA1_DEV|FREQ_WORD [3] & (!\u_DA1_DEV|ACC[2]~37 )))) # (!\u_DA1_DEV|ACC [3] & ((\u_DA1_DEV|FREQ_WORD [3] & (!\u_DA1_DEV|ACC[2]~37 )) # 
// (!\u_DA1_DEV|FREQ_WORD [3] & ((\u_DA1_DEV|ACC[2]~37 ) # (GND)))))
// \u_DA1_DEV|ACC[3]~39  = CARRY((\u_DA1_DEV|ACC [3] & (!\u_DA1_DEV|FREQ_WORD [3] & !\u_DA1_DEV|ACC[2]~37 )) # (!\u_DA1_DEV|ACC [3] & ((!\u_DA1_DEV|ACC[2]~37 ) # (!\u_DA1_DEV|FREQ_WORD [3]))))

	.dataa(\u_DA1_DEV|ACC [3]),
	.datab(\u_DA1_DEV|FREQ_WORD [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[2]~37 ),
	.combout(\u_DA1_DEV|ACC[3]~38_combout ),
	.cout(\u_DA1_DEV|ACC[3]~39 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[3]~38 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N7
dffeas \u_DA1_DEV|ACC[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[3] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N8
cycloneive_lcell_comb \u_DA1_DEV|ACC[4]~40 (
// Equation(s):
// \u_DA1_DEV|ACC[4]~40_combout  = ((\u_DA1_DEV|FREQ_WORD [4] $ (\u_DA1_DEV|ACC [4] $ (!\u_DA1_DEV|ACC[3]~39 )))) # (GND)
// \u_DA1_DEV|ACC[4]~41  = CARRY((\u_DA1_DEV|FREQ_WORD [4] & ((\u_DA1_DEV|ACC [4]) # (!\u_DA1_DEV|ACC[3]~39 ))) # (!\u_DA1_DEV|FREQ_WORD [4] & (\u_DA1_DEV|ACC [4] & !\u_DA1_DEV|ACC[3]~39 )))

	.dataa(\u_DA1_DEV|FREQ_WORD [4]),
	.datab(\u_DA1_DEV|ACC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[3]~39 ),
	.combout(\u_DA1_DEV|ACC[4]~40_combout ),
	.cout(\u_DA1_DEV|ACC[4]~41 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[4]~40 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N9
dffeas \u_DA1_DEV|ACC[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[4] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N10
cycloneive_lcell_comb \u_DA1_DEV|ACC[5]~42 (
// Equation(s):
// \u_DA1_DEV|ACC[5]~42_combout  = (\u_DA1_DEV|ACC [5] & ((\u_DA1_DEV|FREQ_WORD [5] & (\u_DA1_DEV|ACC[4]~41  & VCC)) # (!\u_DA1_DEV|FREQ_WORD [5] & (!\u_DA1_DEV|ACC[4]~41 )))) # (!\u_DA1_DEV|ACC [5] & ((\u_DA1_DEV|FREQ_WORD [5] & (!\u_DA1_DEV|ACC[4]~41 )) # 
// (!\u_DA1_DEV|FREQ_WORD [5] & ((\u_DA1_DEV|ACC[4]~41 ) # (GND)))))
// \u_DA1_DEV|ACC[5]~43  = CARRY((\u_DA1_DEV|ACC [5] & (!\u_DA1_DEV|FREQ_WORD [5] & !\u_DA1_DEV|ACC[4]~41 )) # (!\u_DA1_DEV|ACC [5] & ((!\u_DA1_DEV|ACC[4]~41 ) # (!\u_DA1_DEV|FREQ_WORD [5]))))

	.dataa(\u_DA1_DEV|ACC [5]),
	.datab(\u_DA1_DEV|FREQ_WORD [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[4]~41 ),
	.combout(\u_DA1_DEV|ACC[5]~42_combout ),
	.cout(\u_DA1_DEV|ACC[5]~43 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[5]~42 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N11
dffeas \u_DA1_DEV|ACC[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[5] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N12
cycloneive_lcell_comb \u_DA1_DEV|ACC[6]~44 (
// Equation(s):
// \u_DA1_DEV|ACC[6]~44_combout  = ((\u_DA1_DEV|ACC [6] $ (\u_DA1_DEV|FREQ_WORD [6] $ (!\u_DA1_DEV|ACC[5]~43 )))) # (GND)
// \u_DA1_DEV|ACC[6]~45  = CARRY((\u_DA1_DEV|ACC [6] & ((\u_DA1_DEV|FREQ_WORD [6]) # (!\u_DA1_DEV|ACC[5]~43 ))) # (!\u_DA1_DEV|ACC [6] & (\u_DA1_DEV|FREQ_WORD [6] & !\u_DA1_DEV|ACC[5]~43 )))

	.dataa(\u_DA1_DEV|ACC [6]),
	.datab(\u_DA1_DEV|FREQ_WORD [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[5]~43 ),
	.combout(\u_DA1_DEV|ACC[6]~44_combout ),
	.cout(\u_DA1_DEV|ACC[6]~45 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[6]~44 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N13
dffeas \u_DA1_DEV|ACC[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[6] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N14
cycloneive_lcell_comb \u_DA1_DEV|ACC[7]~46 (
// Equation(s):
// \u_DA1_DEV|ACC[7]~46_combout  = (\u_DA1_DEV|FREQ_WORD [7] & ((\u_DA1_DEV|ACC [7] & (\u_DA1_DEV|ACC[6]~45  & VCC)) # (!\u_DA1_DEV|ACC [7] & (!\u_DA1_DEV|ACC[6]~45 )))) # (!\u_DA1_DEV|FREQ_WORD [7] & ((\u_DA1_DEV|ACC [7] & (!\u_DA1_DEV|ACC[6]~45 )) # 
// (!\u_DA1_DEV|ACC [7] & ((\u_DA1_DEV|ACC[6]~45 ) # (GND)))))
// \u_DA1_DEV|ACC[7]~47  = CARRY((\u_DA1_DEV|FREQ_WORD [7] & (!\u_DA1_DEV|ACC [7] & !\u_DA1_DEV|ACC[6]~45 )) # (!\u_DA1_DEV|FREQ_WORD [7] & ((!\u_DA1_DEV|ACC[6]~45 ) # (!\u_DA1_DEV|ACC [7]))))

	.dataa(\u_DA1_DEV|FREQ_WORD [7]),
	.datab(\u_DA1_DEV|ACC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[6]~45 ),
	.combout(\u_DA1_DEV|ACC[7]~46_combout ),
	.cout(\u_DA1_DEV|ACC[7]~47 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[7]~46 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N15
dffeas \u_DA1_DEV|ACC[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[7] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N16
cycloneive_lcell_comb \u_DA1_DEV|ACC[8]~48 (
// Equation(s):
// \u_DA1_DEV|ACC[8]~48_combout  = ((\u_DA1_DEV|FREQ_WORD [8] $ (\u_DA1_DEV|ACC [8] $ (!\u_DA1_DEV|ACC[7]~47 )))) # (GND)
// \u_DA1_DEV|ACC[8]~49  = CARRY((\u_DA1_DEV|FREQ_WORD [8] & ((\u_DA1_DEV|ACC [8]) # (!\u_DA1_DEV|ACC[7]~47 ))) # (!\u_DA1_DEV|FREQ_WORD [8] & (\u_DA1_DEV|ACC [8] & !\u_DA1_DEV|ACC[7]~47 )))

	.dataa(\u_DA1_DEV|FREQ_WORD [8]),
	.datab(\u_DA1_DEV|ACC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[7]~47 ),
	.combout(\u_DA1_DEV|ACC[8]~48_combout ),
	.cout(\u_DA1_DEV|ACC[8]~49 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[8]~48 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N17
dffeas \u_DA1_DEV|ACC[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[8] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N18
cycloneive_lcell_comb \u_DA1_DEV|ACC[9]~50 (
// Equation(s):
// \u_DA1_DEV|ACC[9]~50_combout  = (\u_DA1_DEV|FREQ_WORD [9] & ((\u_DA1_DEV|ACC [9] & (\u_DA1_DEV|ACC[8]~49  & VCC)) # (!\u_DA1_DEV|ACC [9] & (!\u_DA1_DEV|ACC[8]~49 )))) # (!\u_DA1_DEV|FREQ_WORD [9] & ((\u_DA1_DEV|ACC [9] & (!\u_DA1_DEV|ACC[8]~49 )) # 
// (!\u_DA1_DEV|ACC [9] & ((\u_DA1_DEV|ACC[8]~49 ) # (GND)))))
// \u_DA1_DEV|ACC[9]~51  = CARRY((\u_DA1_DEV|FREQ_WORD [9] & (!\u_DA1_DEV|ACC [9] & !\u_DA1_DEV|ACC[8]~49 )) # (!\u_DA1_DEV|FREQ_WORD [9] & ((!\u_DA1_DEV|ACC[8]~49 ) # (!\u_DA1_DEV|ACC [9]))))

	.dataa(\u_DA1_DEV|FREQ_WORD [9]),
	.datab(\u_DA1_DEV|ACC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[8]~49 ),
	.combout(\u_DA1_DEV|ACC[9]~50_combout ),
	.cout(\u_DA1_DEV|ACC[9]~51 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[9]~50 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N19
dffeas \u_DA1_DEV|ACC[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[9] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N20
cycloneive_lcell_comb \u_DA1_DEV|ACC[10]~52 (
// Equation(s):
// \u_DA1_DEV|ACC[10]~52_combout  = ((\u_DA1_DEV|ACC [10] $ (\u_DA1_DEV|FREQ_WORD [10] $ (!\u_DA1_DEV|ACC[9]~51 )))) # (GND)
// \u_DA1_DEV|ACC[10]~53  = CARRY((\u_DA1_DEV|ACC [10] & ((\u_DA1_DEV|FREQ_WORD [10]) # (!\u_DA1_DEV|ACC[9]~51 ))) # (!\u_DA1_DEV|ACC [10] & (\u_DA1_DEV|FREQ_WORD [10] & !\u_DA1_DEV|ACC[9]~51 )))

	.dataa(\u_DA1_DEV|ACC [10]),
	.datab(\u_DA1_DEV|FREQ_WORD [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[9]~51 ),
	.combout(\u_DA1_DEV|ACC[10]~52_combout ),
	.cout(\u_DA1_DEV|ACC[10]~53 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[10]~52 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N21
dffeas \u_DA1_DEV|ACC[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[10] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N22
cycloneive_lcell_comb \u_DA1_DEV|ACC[11]~54 (
// Equation(s):
// \u_DA1_DEV|ACC[11]~54_combout  = (\u_DA1_DEV|ACC [11] & ((\u_DA1_DEV|FREQ_WORD [11] & (\u_DA1_DEV|ACC[10]~53  & VCC)) # (!\u_DA1_DEV|FREQ_WORD [11] & (!\u_DA1_DEV|ACC[10]~53 )))) # (!\u_DA1_DEV|ACC [11] & ((\u_DA1_DEV|FREQ_WORD [11] & 
// (!\u_DA1_DEV|ACC[10]~53 )) # (!\u_DA1_DEV|FREQ_WORD [11] & ((\u_DA1_DEV|ACC[10]~53 ) # (GND)))))
// \u_DA1_DEV|ACC[11]~55  = CARRY((\u_DA1_DEV|ACC [11] & (!\u_DA1_DEV|FREQ_WORD [11] & !\u_DA1_DEV|ACC[10]~53 )) # (!\u_DA1_DEV|ACC [11] & ((!\u_DA1_DEV|ACC[10]~53 ) # (!\u_DA1_DEV|FREQ_WORD [11]))))

	.dataa(\u_DA1_DEV|ACC [11]),
	.datab(\u_DA1_DEV|FREQ_WORD [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[10]~53 ),
	.combout(\u_DA1_DEV|ACC[11]~54_combout ),
	.cout(\u_DA1_DEV|ACC[11]~55 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[11]~54 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N23
dffeas \u_DA1_DEV|ACC[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[11] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N24
cycloneive_lcell_comb \u_DA1_DEV|ACC[12]~56 (
// Equation(s):
// \u_DA1_DEV|ACC[12]~56_combout  = ((\u_DA1_DEV|FREQ_WORD [12] $ (\u_DA1_DEV|ACC [12] $ (!\u_DA1_DEV|ACC[11]~55 )))) # (GND)
// \u_DA1_DEV|ACC[12]~57  = CARRY((\u_DA1_DEV|FREQ_WORD [12] & ((\u_DA1_DEV|ACC [12]) # (!\u_DA1_DEV|ACC[11]~55 ))) # (!\u_DA1_DEV|FREQ_WORD [12] & (\u_DA1_DEV|ACC [12] & !\u_DA1_DEV|ACC[11]~55 )))

	.dataa(\u_DA1_DEV|FREQ_WORD [12]),
	.datab(\u_DA1_DEV|ACC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[11]~55 ),
	.combout(\u_DA1_DEV|ACC[12]~56_combout ),
	.cout(\u_DA1_DEV|ACC[12]~57 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[12]~56 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N25
dffeas \u_DA1_DEV|ACC[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[12] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N26
cycloneive_lcell_comb \u_DA1_DEV|ACC[13]~58 (
// Equation(s):
// \u_DA1_DEV|ACC[13]~58_combout  = (\u_DA1_DEV|ACC [13] & ((\u_DA1_DEV|FREQ_WORD [13] & (\u_DA1_DEV|ACC[12]~57  & VCC)) # (!\u_DA1_DEV|FREQ_WORD [13] & (!\u_DA1_DEV|ACC[12]~57 )))) # (!\u_DA1_DEV|ACC [13] & ((\u_DA1_DEV|FREQ_WORD [13] & 
// (!\u_DA1_DEV|ACC[12]~57 )) # (!\u_DA1_DEV|FREQ_WORD [13] & ((\u_DA1_DEV|ACC[12]~57 ) # (GND)))))
// \u_DA1_DEV|ACC[13]~59  = CARRY((\u_DA1_DEV|ACC [13] & (!\u_DA1_DEV|FREQ_WORD [13] & !\u_DA1_DEV|ACC[12]~57 )) # (!\u_DA1_DEV|ACC [13] & ((!\u_DA1_DEV|ACC[12]~57 ) # (!\u_DA1_DEV|FREQ_WORD [13]))))

	.dataa(\u_DA1_DEV|ACC [13]),
	.datab(\u_DA1_DEV|FREQ_WORD [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[12]~57 ),
	.combout(\u_DA1_DEV|ACC[13]~58_combout ),
	.cout(\u_DA1_DEV|ACC[13]~59 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[13]~58 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N27
dffeas \u_DA1_DEV|ACC[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[13] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N28
cycloneive_lcell_comb \u_DA1_DEV|ACC[14]~60 (
// Equation(s):
// \u_DA1_DEV|ACC[14]~60_combout  = ((\u_DA1_DEV|FREQ_WORD [14] $ (\u_DA1_DEV|ACC [14] $ (!\u_DA1_DEV|ACC[13]~59 )))) # (GND)
// \u_DA1_DEV|ACC[14]~61  = CARRY((\u_DA1_DEV|FREQ_WORD [14] & ((\u_DA1_DEV|ACC [14]) # (!\u_DA1_DEV|ACC[13]~59 ))) # (!\u_DA1_DEV|FREQ_WORD [14] & (\u_DA1_DEV|ACC [14] & !\u_DA1_DEV|ACC[13]~59 )))

	.dataa(\u_DA1_DEV|FREQ_WORD [14]),
	.datab(\u_DA1_DEV|ACC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[13]~59 ),
	.combout(\u_DA1_DEV|ACC[14]~60_combout ),
	.cout(\u_DA1_DEV|ACC[14]~61 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[14]~60 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N29
dffeas \u_DA1_DEV|ACC[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[14] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N30
cycloneive_lcell_comb \u_DA1_DEV|ACC[15]~62 (
// Equation(s):
// \u_DA1_DEV|ACC[15]~62_combout  = (\u_DA1_DEV|ACC [15] & ((\u_DA1_DEV|FREQ_WORD [15] & (\u_DA1_DEV|ACC[14]~61  & VCC)) # (!\u_DA1_DEV|FREQ_WORD [15] & (!\u_DA1_DEV|ACC[14]~61 )))) # (!\u_DA1_DEV|ACC [15] & ((\u_DA1_DEV|FREQ_WORD [15] & 
// (!\u_DA1_DEV|ACC[14]~61 )) # (!\u_DA1_DEV|FREQ_WORD [15] & ((\u_DA1_DEV|ACC[14]~61 ) # (GND)))))
// \u_DA1_DEV|ACC[15]~63  = CARRY((\u_DA1_DEV|ACC [15] & (!\u_DA1_DEV|FREQ_WORD [15] & !\u_DA1_DEV|ACC[14]~61 )) # (!\u_DA1_DEV|ACC [15] & ((!\u_DA1_DEV|ACC[14]~61 ) # (!\u_DA1_DEV|FREQ_WORD [15]))))

	.dataa(\u_DA1_DEV|ACC [15]),
	.datab(\u_DA1_DEV|FREQ_WORD [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[14]~61 ),
	.combout(\u_DA1_DEV|ACC[15]~62_combout ),
	.cout(\u_DA1_DEV|ACC[15]~63 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[15]~62 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y5_N31
dffeas \u_DA1_DEV|ACC[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[15] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N0
cycloneive_lcell_comb \u_DA1_DEV|ACC[16]~64 (
// Equation(s):
// \u_DA1_DEV|ACC[16]~64_combout  = ((\u_DA1_DEV|FREQ_WORD [16] $ (\u_DA1_DEV|ACC [16] $ (!\u_DA1_DEV|ACC[15]~63 )))) # (GND)
// \u_DA1_DEV|ACC[16]~65  = CARRY((\u_DA1_DEV|FREQ_WORD [16] & ((\u_DA1_DEV|ACC [16]) # (!\u_DA1_DEV|ACC[15]~63 ))) # (!\u_DA1_DEV|FREQ_WORD [16] & (\u_DA1_DEV|ACC [16] & !\u_DA1_DEV|ACC[15]~63 )))

	.dataa(\u_DA1_DEV|FREQ_WORD [16]),
	.datab(\u_DA1_DEV|ACC [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[15]~63 ),
	.combout(\u_DA1_DEV|ACC[16]~64_combout ),
	.cout(\u_DA1_DEV|ACC[16]~65 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[16]~64 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N1
dffeas \u_DA1_DEV|ACC[16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[16] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N2
cycloneive_lcell_comb \u_DA1_DEV|ACC[17]~66 (
// Equation(s):
// \u_DA1_DEV|ACC[17]~66_combout  = (\u_DA1_DEV|FREQ_WORD [17] & ((\u_DA1_DEV|ACC [17] & (\u_DA1_DEV|ACC[16]~65  & VCC)) # (!\u_DA1_DEV|ACC [17] & (!\u_DA1_DEV|ACC[16]~65 )))) # (!\u_DA1_DEV|FREQ_WORD [17] & ((\u_DA1_DEV|ACC [17] & (!\u_DA1_DEV|ACC[16]~65 )) 
// # (!\u_DA1_DEV|ACC [17] & ((\u_DA1_DEV|ACC[16]~65 ) # (GND)))))
// \u_DA1_DEV|ACC[17]~67  = CARRY((\u_DA1_DEV|FREQ_WORD [17] & (!\u_DA1_DEV|ACC [17] & !\u_DA1_DEV|ACC[16]~65 )) # (!\u_DA1_DEV|FREQ_WORD [17] & ((!\u_DA1_DEV|ACC[16]~65 ) # (!\u_DA1_DEV|ACC [17]))))

	.dataa(\u_DA1_DEV|FREQ_WORD [17]),
	.datab(\u_DA1_DEV|ACC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[16]~65 ),
	.combout(\u_DA1_DEV|ACC[17]~66_combout ),
	.cout(\u_DA1_DEV|ACC[17]~67 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[17]~66 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N3
dffeas \u_DA1_DEV|ACC[17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[17] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N4
cycloneive_lcell_comb \u_DA1_DEV|ACC[18]~68 (
// Equation(s):
// \u_DA1_DEV|ACC[18]~68_combout  = ((\u_DA1_DEV|FREQ_WORD [18] $ (\u_DA1_DEV|ACC [18] $ (!\u_DA1_DEV|ACC[17]~67 )))) # (GND)
// \u_DA1_DEV|ACC[18]~69  = CARRY((\u_DA1_DEV|FREQ_WORD [18] & ((\u_DA1_DEV|ACC [18]) # (!\u_DA1_DEV|ACC[17]~67 ))) # (!\u_DA1_DEV|FREQ_WORD [18] & (\u_DA1_DEV|ACC [18] & !\u_DA1_DEV|ACC[17]~67 )))

	.dataa(\u_DA1_DEV|FREQ_WORD [18]),
	.datab(\u_DA1_DEV|ACC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[17]~67 ),
	.combout(\u_DA1_DEV|ACC[18]~68_combout ),
	.cout(\u_DA1_DEV|ACC[18]~69 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[18]~68 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N5
dffeas \u_DA1_DEV|ACC[18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[18] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N6
cycloneive_lcell_comb \u_DA1_DEV|ACC[19]~70 (
// Equation(s):
// \u_DA1_DEV|ACC[19]~70_combout  = (\u_DA1_DEV|ACC [19] & ((\u_DA1_DEV|FREQ_WORD [19] & (\u_DA1_DEV|ACC[18]~69  & VCC)) # (!\u_DA1_DEV|FREQ_WORD [19] & (!\u_DA1_DEV|ACC[18]~69 )))) # (!\u_DA1_DEV|ACC [19] & ((\u_DA1_DEV|FREQ_WORD [19] & 
// (!\u_DA1_DEV|ACC[18]~69 )) # (!\u_DA1_DEV|FREQ_WORD [19] & ((\u_DA1_DEV|ACC[18]~69 ) # (GND)))))
// \u_DA1_DEV|ACC[19]~71  = CARRY((\u_DA1_DEV|ACC [19] & (!\u_DA1_DEV|FREQ_WORD [19] & !\u_DA1_DEV|ACC[18]~69 )) # (!\u_DA1_DEV|ACC [19] & ((!\u_DA1_DEV|ACC[18]~69 ) # (!\u_DA1_DEV|FREQ_WORD [19]))))

	.dataa(\u_DA1_DEV|ACC [19]),
	.datab(\u_DA1_DEV|FREQ_WORD [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[18]~69 ),
	.combout(\u_DA1_DEV|ACC[19]~70_combout ),
	.cout(\u_DA1_DEV|ACC[19]~71 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[19]~70 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N7
dffeas \u_DA1_DEV|ACC[19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[19] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N8
cycloneive_lcell_comb \u_DA1_DEV|ACC[20]~72 (
// Equation(s):
// \u_DA1_DEV|ACC[20]~72_combout  = ((\u_DA1_DEV|FREQ_WORD [20] $ (\u_DA1_DEV|ACC [20] $ (!\u_DA1_DEV|ACC[19]~71 )))) # (GND)
// \u_DA1_DEV|ACC[20]~73  = CARRY((\u_DA1_DEV|FREQ_WORD [20] & ((\u_DA1_DEV|ACC [20]) # (!\u_DA1_DEV|ACC[19]~71 ))) # (!\u_DA1_DEV|FREQ_WORD [20] & (\u_DA1_DEV|ACC [20] & !\u_DA1_DEV|ACC[19]~71 )))

	.dataa(\u_DA1_DEV|FREQ_WORD [20]),
	.datab(\u_DA1_DEV|ACC [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[19]~71 ),
	.combout(\u_DA1_DEV|ACC[20]~72_combout ),
	.cout(\u_DA1_DEV|ACC[20]~73 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[20]~72 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N9
dffeas \u_DA1_DEV|ACC[20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[20] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N10
cycloneive_lcell_comb \u_DA1_DEV|ACC[21]~74 (
// Equation(s):
// \u_DA1_DEV|ACC[21]~74_combout  = (\u_DA1_DEV|ACC [21] & ((\u_DA1_DEV|FREQ_WORD [21] & (\u_DA1_DEV|ACC[20]~73  & VCC)) # (!\u_DA1_DEV|FREQ_WORD [21] & (!\u_DA1_DEV|ACC[20]~73 )))) # (!\u_DA1_DEV|ACC [21] & ((\u_DA1_DEV|FREQ_WORD [21] & 
// (!\u_DA1_DEV|ACC[20]~73 )) # (!\u_DA1_DEV|FREQ_WORD [21] & ((\u_DA1_DEV|ACC[20]~73 ) # (GND)))))
// \u_DA1_DEV|ACC[21]~75  = CARRY((\u_DA1_DEV|ACC [21] & (!\u_DA1_DEV|FREQ_WORD [21] & !\u_DA1_DEV|ACC[20]~73 )) # (!\u_DA1_DEV|ACC [21] & ((!\u_DA1_DEV|ACC[20]~73 ) # (!\u_DA1_DEV|FREQ_WORD [21]))))

	.dataa(\u_DA1_DEV|ACC [21]),
	.datab(\u_DA1_DEV|FREQ_WORD [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[20]~73 ),
	.combout(\u_DA1_DEV|ACC[21]~74_combout ),
	.cout(\u_DA1_DEV|ACC[21]~75 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[21]~74 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N11
dffeas \u_DA1_DEV|ACC[21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[21] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N12
cycloneive_lcell_comb \u_DA1_DEV|ACC[22]~76 (
// Equation(s):
// \u_DA1_DEV|ACC[22]~76_combout  = ((\u_DA1_DEV|ACC [22] $ (\u_DA1_DEV|FREQ_WORD [22] $ (!\u_DA1_DEV|ACC[21]~75 )))) # (GND)
// \u_DA1_DEV|ACC[22]~77  = CARRY((\u_DA1_DEV|ACC [22] & ((\u_DA1_DEV|FREQ_WORD [22]) # (!\u_DA1_DEV|ACC[21]~75 ))) # (!\u_DA1_DEV|ACC [22] & (\u_DA1_DEV|FREQ_WORD [22] & !\u_DA1_DEV|ACC[21]~75 )))

	.dataa(\u_DA1_DEV|ACC [22]),
	.datab(\u_DA1_DEV|FREQ_WORD [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[21]~75 ),
	.combout(\u_DA1_DEV|ACC[22]~76_combout ),
	.cout(\u_DA1_DEV|ACC[22]~77 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[22]~76 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N13
dffeas \u_DA1_DEV|ACC[22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[22] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N14
cycloneive_lcell_comb \u_DA1_DEV|ACC[23]~78 (
// Equation(s):
// \u_DA1_DEV|ACC[23]~78_combout  = (\u_DA1_DEV|FREQ_WORD [23] & ((\u_DA1_DEV|ACC [23] & (\u_DA1_DEV|ACC[22]~77  & VCC)) # (!\u_DA1_DEV|ACC [23] & (!\u_DA1_DEV|ACC[22]~77 )))) # (!\u_DA1_DEV|FREQ_WORD [23] & ((\u_DA1_DEV|ACC [23] & (!\u_DA1_DEV|ACC[22]~77 )) 
// # (!\u_DA1_DEV|ACC [23] & ((\u_DA1_DEV|ACC[22]~77 ) # (GND)))))
// \u_DA1_DEV|ACC[23]~79  = CARRY((\u_DA1_DEV|FREQ_WORD [23] & (!\u_DA1_DEV|ACC [23] & !\u_DA1_DEV|ACC[22]~77 )) # (!\u_DA1_DEV|FREQ_WORD [23] & ((!\u_DA1_DEV|ACC[22]~77 ) # (!\u_DA1_DEV|ACC [23]))))

	.dataa(\u_DA1_DEV|FREQ_WORD [23]),
	.datab(\u_DA1_DEV|ACC [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[22]~77 ),
	.combout(\u_DA1_DEV|ACC[23]~78_combout ),
	.cout(\u_DA1_DEV|ACC[23]~79 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[23]~78 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N15
dffeas \u_DA1_DEV|ACC[23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[23] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N16
cycloneive_lcell_comb \u_DA1_DEV|ACC[24]~80 (
// Equation(s):
// \u_DA1_DEV|ACC[24]~80_combout  = ((\u_DA1_DEV|FREQ_WORD [24] $ (\u_DA1_DEV|ACC [24] $ (!\u_DA1_DEV|ACC[23]~79 )))) # (GND)
// \u_DA1_DEV|ACC[24]~81  = CARRY((\u_DA1_DEV|FREQ_WORD [24] & ((\u_DA1_DEV|ACC [24]) # (!\u_DA1_DEV|ACC[23]~79 ))) # (!\u_DA1_DEV|FREQ_WORD [24] & (\u_DA1_DEV|ACC [24] & !\u_DA1_DEV|ACC[23]~79 )))

	.dataa(\u_DA1_DEV|FREQ_WORD [24]),
	.datab(\u_DA1_DEV|ACC [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[23]~79 ),
	.combout(\u_DA1_DEV|ACC[24]~80_combout ),
	.cout(\u_DA1_DEV|ACC[24]~81 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[24]~80 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N17
dffeas \u_DA1_DEV|ACC[24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[24] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N18
cycloneive_lcell_comb \u_DA1_DEV|ACC[25]~82 (
// Equation(s):
// \u_DA1_DEV|ACC[25]~82_combout  = (\u_DA1_DEV|ACC [25] & ((\u_DA1_DEV|FREQ_WORD [25] & (\u_DA1_DEV|ACC[24]~81  & VCC)) # (!\u_DA1_DEV|FREQ_WORD [25] & (!\u_DA1_DEV|ACC[24]~81 )))) # (!\u_DA1_DEV|ACC [25] & ((\u_DA1_DEV|FREQ_WORD [25] & 
// (!\u_DA1_DEV|ACC[24]~81 )) # (!\u_DA1_DEV|FREQ_WORD [25] & ((\u_DA1_DEV|ACC[24]~81 ) # (GND)))))
// \u_DA1_DEV|ACC[25]~83  = CARRY((\u_DA1_DEV|ACC [25] & (!\u_DA1_DEV|FREQ_WORD [25] & !\u_DA1_DEV|ACC[24]~81 )) # (!\u_DA1_DEV|ACC [25] & ((!\u_DA1_DEV|ACC[24]~81 ) # (!\u_DA1_DEV|FREQ_WORD [25]))))

	.dataa(\u_DA1_DEV|ACC [25]),
	.datab(\u_DA1_DEV|FREQ_WORD [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[24]~81 ),
	.combout(\u_DA1_DEV|ACC[25]~82_combout ),
	.cout(\u_DA1_DEV|ACC[25]~83 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[25]~82 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \u_DA1_DEV|ACC[25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[25] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N20
cycloneive_lcell_comb \u_DA1_DEV|ACC[26]~84 (
// Equation(s):
// \u_DA1_DEV|ACC[26]~84_combout  = ((\u_DA1_DEV|FREQ_WORD [26] $ (\u_DA1_DEV|ACC [26] $ (!\u_DA1_DEV|ACC[25]~83 )))) # (GND)
// \u_DA1_DEV|ACC[26]~85  = CARRY((\u_DA1_DEV|FREQ_WORD [26] & ((\u_DA1_DEV|ACC [26]) # (!\u_DA1_DEV|ACC[25]~83 ))) # (!\u_DA1_DEV|FREQ_WORD [26] & (\u_DA1_DEV|ACC [26] & !\u_DA1_DEV|ACC[25]~83 )))

	.dataa(\u_DA1_DEV|FREQ_WORD [26]),
	.datab(\u_DA1_DEV|ACC [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[25]~83 ),
	.combout(\u_DA1_DEV|ACC[26]~84_combout ),
	.cout(\u_DA1_DEV|ACC[26]~85 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[26]~84 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N21
dffeas \u_DA1_DEV|ACC[26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[26] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N22
cycloneive_lcell_comb \u_DA1_DEV|ACC[27]~86 (
// Equation(s):
// \u_DA1_DEV|ACC[27]~86_combout  = (\u_DA1_DEV|ACC [27] & ((\u_DA1_DEV|FREQ_WORD [27] & (\u_DA1_DEV|ACC[26]~85  & VCC)) # (!\u_DA1_DEV|FREQ_WORD [27] & (!\u_DA1_DEV|ACC[26]~85 )))) # (!\u_DA1_DEV|ACC [27] & ((\u_DA1_DEV|FREQ_WORD [27] & 
// (!\u_DA1_DEV|ACC[26]~85 )) # (!\u_DA1_DEV|FREQ_WORD [27] & ((\u_DA1_DEV|ACC[26]~85 ) # (GND)))))
// \u_DA1_DEV|ACC[27]~87  = CARRY((\u_DA1_DEV|ACC [27] & (!\u_DA1_DEV|FREQ_WORD [27] & !\u_DA1_DEV|ACC[26]~85 )) # (!\u_DA1_DEV|ACC [27] & ((!\u_DA1_DEV|ACC[26]~85 ) # (!\u_DA1_DEV|FREQ_WORD [27]))))

	.dataa(\u_DA1_DEV|ACC [27]),
	.datab(\u_DA1_DEV|FREQ_WORD [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[26]~85 ),
	.combout(\u_DA1_DEV|ACC[27]~86_combout ),
	.cout(\u_DA1_DEV|ACC[27]~87 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[27]~86 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N23
dffeas \u_DA1_DEV|ACC[27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[27] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
cycloneive_lcell_comb \u_DA1_DEV|ACC[28]~88 (
// Equation(s):
// \u_DA1_DEV|ACC[28]~88_combout  = ((\u_DA1_DEV|FREQ_WORD [28] $ (\u_DA1_DEV|ACC [28] $ (!\u_DA1_DEV|ACC[27]~87 )))) # (GND)
// \u_DA1_DEV|ACC[28]~89  = CARRY((\u_DA1_DEV|FREQ_WORD [28] & ((\u_DA1_DEV|ACC [28]) # (!\u_DA1_DEV|ACC[27]~87 ))) # (!\u_DA1_DEV|FREQ_WORD [28] & (\u_DA1_DEV|ACC [28] & !\u_DA1_DEV|ACC[27]~87 )))

	.dataa(\u_DA1_DEV|FREQ_WORD [28]),
	.datab(\u_DA1_DEV|ACC [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[27]~87 ),
	.combout(\u_DA1_DEV|ACC[28]~88_combout ),
	.cout(\u_DA1_DEV|ACC[28]~89 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[28]~88 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \u_DA1_DEV|ACC[28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[28] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N26
cycloneive_lcell_comb \u_DA1_DEV|ACC[29]~90 (
// Equation(s):
// \u_DA1_DEV|ACC[29]~90_combout  = (\u_DA1_DEV|ACC [29] & ((\u_DA1_DEV|FREQ_WORD [29] & (\u_DA1_DEV|ACC[28]~89  & VCC)) # (!\u_DA1_DEV|FREQ_WORD [29] & (!\u_DA1_DEV|ACC[28]~89 )))) # (!\u_DA1_DEV|ACC [29] & ((\u_DA1_DEV|FREQ_WORD [29] & 
// (!\u_DA1_DEV|ACC[28]~89 )) # (!\u_DA1_DEV|FREQ_WORD [29] & ((\u_DA1_DEV|ACC[28]~89 ) # (GND)))))
// \u_DA1_DEV|ACC[29]~91  = CARRY((\u_DA1_DEV|ACC [29] & (!\u_DA1_DEV|FREQ_WORD [29] & !\u_DA1_DEV|ACC[28]~89 )) # (!\u_DA1_DEV|ACC [29] & ((!\u_DA1_DEV|ACC[28]~89 ) # (!\u_DA1_DEV|FREQ_WORD [29]))))

	.dataa(\u_DA1_DEV|ACC [29]),
	.datab(\u_DA1_DEV|FREQ_WORD [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[28]~89 ),
	.combout(\u_DA1_DEV|ACC[29]~90_combout ),
	.cout(\u_DA1_DEV|ACC[29]~91 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[29]~90 .lut_mask = 16'h9617;
defparam \u_DA1_DEV|ACC[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N27
dffeas \u_DA1_DEV|ACC[29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[29] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N28
cycloneive_lcell_comb \u_DA1_DEV|ACC[30]~92 (
// Equation(s):
// \u_DA1_DEV|ACC[30]~92_combout  = ((\u_DA1_DEV|ACC [30] $ (\u_DA1_DEV|FREQ_WORD [30] $ (!\u_DA1_DEV|ACC[29]~91 )))) # (GND)
// \u_DA1_DEV|ACC[30]~93  = CARRY((\u_DA1_DEV|ACC [30] & ((\u_DA1_DEV|FREQ_WORD [30]) # (!\u_DA1_DEV|ACC[29]~91 ))) # (!\u_DA1_DEV|ACC [30] & (\u_DA1_DEV|FREQ_WORD [30] & !\u_DA1_DEV|ACC[29]~91 )))

	.dataa(\u_DA1_DEV|ACC [30]),
	.datab(\u_DA1_DEV|FREQ_WORD [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_DEV|ACC[29]~91 ),
	.combout(\u_DA1_DEV|ACC[30]~92_combout ),
	.cout(\u_DA1_DEV|ACC[30]~93 ));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[30]~92 .lut_mask = 16'h698E;
defparam \u_DA1_DEV|ACC[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N29
dffeas \u_DA1_DEV|ACC[30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[30] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N30
cycloneive_lcell_comb \u_DA1_DEV|ACC[31]~94 (
// Equation(s):
// \u_DA1_DEV|ACC[31]~94_combout  = \u_DA1_DEV|ACC [31] $ (\u_DA1_DEV|FREQ_WORD [31] $ (\u_DA1_DEV|ACC[30]~93 ))

	.dataa(\u_DA1_DEV|ACC [31]),
	.datab(\u_DA1_DEV|FREQ_WORD [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_DA1_DEV|ACC[30]~93 ),
	.combout(\u_DA1_DEV|ACC[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u_DA1_DEV|ACC[31]~94 .lut_mask = 16'h9696;
defparam \u_DA1_DEV|ACC[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y4_N31
dffeas \u_DA1_DEV|ACC[31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|ACC[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|ACC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|ACC[31] .is_wysiwyg = "true";
defparam \u_DA1_DEV|ACC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
cycloneive_lcell_comb \u_DA1_DEV|FREQ_OUT~feeder (
// Equation(s):
// \u_DA1_DEV|FREQ_OUT~feeder_combout  = \u_DA1_DEV|ACC [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_DA1_DEV|ACC [31]),
	.cin(gnd),
	.combout(\u_DA1_DEV|FREQ_OUT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_OUT~feeder .lut_mask = 16'hFF00;
defparam \u_DA1_DEV|FREQ_OUT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N25
dffeas \u_DA1_DEV|FREQ_OUT (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA1_DEV|FREQ_OUT~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_DEV|FREQ_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_OUT .is_wysiwyg = "true";
defparam \u_DA1_DEV|FREQ_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N18
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[15]~2 (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  = (!\FPGA_WR_NWE~input_o  & (\FPGA_NL_NADV~input_o  & (!\FPGA_CS_NEL~input_o  & \inst|Equal4~1_combout )))

	.dataa(\FPGA_WR_NWE~input_o ),
	.datab(\FPGA_NL_NADV~input_o ),
	.datac(\FPGA_CS_NEL~input_o ),
	.datad(\inst|Equal4~1_combout ),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[15]~2 .lut_mask = 16'h0400;
defparam \u_DA_FREQ_WORD|DA2_OUTH[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N9
dffeas \inst|read_data_4__reg[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[15]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[15] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N16
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[15] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [15] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [15])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [15])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(\inst|read_data_4__reg [15]),
	.datad(\u_DA_FREQ_WORD|DA2_OUTH [15]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [15]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[15] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA2_OUTH[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N17
dffeas \u_DA2_DEV|FREQ_WORD[31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[31] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N25
dffeas \inst|read_data_4__reg[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[14]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[14] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N16
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[14] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [14] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [14])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [14])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(\inst|read_data_4__reg [14]),
	.datad(\u_DA_FREQ_WORD|DA2_OUTH [14]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [14]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[14] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA2_OUTH[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N17
dffeas \u_DA2_DEV|FREQ_WORD[30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[30] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N10
cycloneive_lcell_comb \inst|read_data_4__reg[13]~feeder (
// Equation(s):
// \inst|read_data_4__reg[13]~feeder_combout  = \FPGA_DB[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[13]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_4__reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_4__reg[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_4__reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N11
dffeas \inst|read_data_4__reg[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_4__reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[13] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N2
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[13] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [13] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [13])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [13])))

	.dataa(\inst|read_data_4__reg [13]),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(gnd),
	.datad(\u_DA_FREQ_WORD|DA2_OUTH [13]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [13]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[13] .lut_mask = 16'hBB88;
defparam \u_DA_FREQ_WORD|DA2_OUTH[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N3
dffeas \u_DA2_DEV|FREQ_WORD[29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[29] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N12
cycloneive_lcell_comb \inst|read_data_4__reg[12]~feeder (
// Equation(s):
// \inst|read_data_4__reg[12]~feeder_combout  = \FPGA_DB[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[12]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_4__reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_4__reg[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_4__reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N13
dffeas \inst|read_data_4__reg[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_4__reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[12] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N28
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[12] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [12] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [12])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [12])))

	.dataa(\inst|read_data_4__reg [12]),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(gnd),
	.datad(\u_DA_FREQ_WORD|DA2_OUTH [12]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [12]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[12] .lut_mask = 16'hBB88;
defparam \u_DA_FREQ_WORD|DA2_OUTH[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N29
dffeas \u_DA2_DEV|FREQ_WORD[28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[28] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N23
dffeas \inst|read_data_4__reg[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[11]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[11] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N30
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[11] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [11] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\inst|read_data_4__reg [11]))) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\u_DA_FREQ_WORD|DA2_OUTH [11]))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(\u_DA_FREQ_WORD|DA2_OUTH [11]),
	.datad(\inst|read_data_4__reg [11]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [11]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[11] .lut_mask = 16'hFC30;
defparam \u_DA_FREQ_WORD|DA2_OUTH[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N31
dffeas \u_DA2_DEV|FREQ_WORD[27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[27] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N8
cycloneive_lcell_comb \inst|read_data_4__reg[10]~feeder (
// Equation(s):
// \inst|read_data_4__reg[10]~feeder_combout  = \FPGA_DB[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[10]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_4__reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_4__reg[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_4__reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N9
dffeas \inst|read_data_4__reg[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_4__reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[10] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N0
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[10] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [10] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [10])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [10])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(\inst|read_data_4__reg [10]),
	.datad(\u_DA_FREQ_WORD|DA2_OUTH [10]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [10]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[10] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA2_OUTH[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N1
dffeas \u_DA2_DEV|FREQ_WORD[26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[26] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N26
cycloneive_lcell_comb \inst|read_data_4__reg[9]~feeder (
// Equation(s):
// \inst|read_data_4__reg[9]~feeder_combout  = \FPGA_DB[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[9]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_4__reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_4__reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_4__reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N27
dffeas \inst|read_data_4__reg[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_4__reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[9] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N18
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[9] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [9] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [9])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [9])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(\inst|read_data_4__reg [9]),
	.datad(\u_DA_FREQ_WORD|DA2_OUTH [9]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [9]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[9] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA2_OUTH[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N19
dffeas \u_DA2_DEV|FREQ_WORD[25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[25] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N27
dffeas \inst|read_data_4__reg[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[8]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[8] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N18
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[8] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [8] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [8])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [8])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(\inst|read_data_4__reg [8]),
	.datad(\u_DA_FREQ_WORD|DA2_OUTH [8]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [8]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[8] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA2_OUTH[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N19
dffeas \u_DA2_DEV|FREQ_WORD[24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[24] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N4
cycloneive_lcell_comb \inst|read_data_4__reg[7]~feeder (
// Equation(s):
// \inst|read_data_4__reg[7]~feeder_combout  = \FPGA_DB[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[7]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_4__reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_4__reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_4__reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N5
dffeas \inst|read_data_4__reg[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_4__reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[7] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N28
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[7] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [7] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [7])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [7])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(\inst|read_data_4__reg [7]),
	.datad(\u_DA_FREQ_WORD|DA2_OUTH [7]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [7]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[7] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA2_OUTH[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N29
dffeas \u_DA2_DEV|FREQ_WORD[23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[23] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N31
dffeas \inst|read_data_4__reg[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[6]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[6] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N22
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[6] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [6] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [6])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [6])))

	.dataa(\inst|read_data_4__reg [6]),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(\u_DA_FREQ_WORD|DA2_OUTH [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [6]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[6] .lut_mask = 16'hB8B8;
defparam \u_DA_FREQ_WORD|DA2_OUTH[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N23
dffeas \u_DA2_DEV|FREQ_WORD[22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[22] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N24
cycloneive_lcell_comb \inst|read_data_4__reg[5]~feeder (
// Equation(s):
// \inst|read_data_4__reg[5]~feeder_combout  = \FPGA_DB[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[5]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_4__reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_4__reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_4__reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N25
dffeas \inst|read_data_4__reg[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_4__reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[5] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N0
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[5] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [5] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [5])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [5])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(\inst|read_data_4__reg [5]),
	.datad(\u_DA_FREQ_WORD|DA2_OUTH [5]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [5]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[5] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA2_OUTH[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N1
dffeas \u_DA2_DEV|FREQ_WORD[21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[21] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N11
dffeas \inst|read_data_4__reg[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[4]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[4] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N2
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[4] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [4] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [4])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [4])))

	.dataa(\inst|read_data_4__reg [4]),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(gnd),
	.datad(\u_DA_FREQ_WORD|DA2_OUTH [4]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [4]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[4] .lut_mask = 16'hBB88;
defparam \u_DA_FREQ_WORD|DA2_OUTH[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N3
dffeas \u_DA2_DEV|FREQ_WORD[20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[20] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N13
dffeas \inst|read_data_4__reg[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[3]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[3] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N20
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[3] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [3] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [3])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [3])))

	.dataa(\inst|read_data_4__reg [3]),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(gnd),
	.datad(\u_DA_FREQ_WORD|DA2_OUTH [3]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [3]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[3] .lut_mask = 16'hBB88;
defparam \u_DA_FREQ_WORD|DA2_OUTH[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N21
dffeas \u_DA2_DEV|FREQ_WORD[19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[19] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N4
cycloneive_lcell_comb \inst|read_data_4__reg[2]~feeder (
// Equation(s):
// \inst|read_data_4__reg[2]~feeder_combout  = \FPGA_DB[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[2]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_4__reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_4__reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_4__reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N5
dffeas \inst|read_data_4__reg[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_4__reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[2] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N20
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[2] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [2] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [2])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [2])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(\inst|read_data_4__reg [2]),
	.datad(\u_DA_FREQ_WORD|DA2_OUTH [2]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [2]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[2] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA2_OUTH[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N21
dffeas \u_DA2_DEV|FREQ_WORD[18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[18] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N14
cycloneive_lcell_comb \inst|read_data_4__reg[1]~feeder (
// Equation(s):
// \inst|read_data_4__reg[1]~feeder_combout  = \FPGA_DB[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[1]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_4__reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_4__reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_4__reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N15
dffeas \inst|read_data_4__reg[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_4__reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[1] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N6
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[1] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [1] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [1])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [1])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(\inst|read_data_4__reg [1]),
	.datad(\u_DA_FREQ_WORD|DA2_OUTH [1]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [1]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[1] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA2_OUTH[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N7
dffeas \u_DA2_DEV|FREQ_WORD[17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[17] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N15
dffeas \inst|read_data_4__reg[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[0]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_4__reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_4__reg[0] .is_wysiwyg = "true";
defparam \inst|read_data_4__reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N6
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTH[0] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTH [0] = (\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & (\inst|read_data_4__reg [0])) # (!\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout  & ((\u_DA_FREQ_WORD|DA2_OUTH [0])))

	.dataa(gnd),
	.datab(\u_DA_FREQ_WORD|DA2_OUTH[15]~2_combout ),
	.datac(\inst|read_data_4__reg [0]),
	.datad(\u_DA_FREQ_WORD|DA2_OUTH [0]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTH [0]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTH[0] .lut_mask = 16'hF3C0;
defparam \u_DA_FREQ_WORD|DA2_OUTH[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N7
dffeas \u_DA2_DEV|FREQ_WORD[16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTH [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[16] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N0
cycloneive_lcell_comb \inst|read_data_5__reg[15]~feeder (
// Equation(s):
// \inst|read_data_5__reg[15]~feeder_combout  = \FPGA_DB[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[15]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_5__reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N14
cycloneive_lcell_comb \inst|read_data_5__reg[15]~2 (
// Equation(s):
// \inst|read_data_5__reg[15]~2_combout  = (!\FPGA_WR_NWE~input_o  & (\inst|Equal5~0_combout  & (!\FPGA_CS_NEL~input_o  & \FPGA_NL_NADV~input_o )))

	.dataa(\FPGA_WR_NWE~input_o ),
	.datab(\inst|Equal5~0_combout ),
	.datac(\FPGA_CS_NEL~input_o ),
	.datad(\FPGA_NL_NADV~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[15]~2 .lut_mask = 16'h0400;
defparam \inst|read_data_5__reg[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N1
dffeas \inst|read_data_5__reg[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_5__reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[15] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N6
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[15]~0 (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  = (\inst|addr [0] & (\u_DA_FREQ_WORD|always0~0_combout  & \inst|Equal4~2_combout ))

	.dataa(gnd),
	.datab(\inst|addr [0]),
	.datac(\u_DA_FREQ_WORD|always0~0_combout ),
	.datad(\inst|Equal4~2_combout ),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[15]~0 .lut_mask = 16'hC000;
defparam \u_DA_FREQ_WORD|DA2_OUTL[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N16
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[15] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [15] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [15])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [15])))

	.dataa(\inst|read_data_5__reg [15]),
	.datab(gnd),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datad(\u_DA_FREQ_WORD|DA2_OUTL [15]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [15]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[15] .lut_mask = 16'hAFA0;
defparam \u_DA_FREQ_WORD|DA2_OUTL[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N17
dffeas \u_DA2_DEV|FREQ_WORD[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[15] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N26
cycloneive_lcell_comb \inst|read_data_5__reg[14]~feeder (
// Equation(s):
// \inst|read_data_5__reg[14]~feeder_combout  = \FPGA_DB[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[14]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[14]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_5__reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N27
dffeas \inst|read_data_5__reg[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_5__reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[14] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N10
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[14] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [14] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [14])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [14])))

	.dataa(gnd),
	.datab(\inst|read_data_5__reg [14]),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datad(\u_DA_FREQ_WORD|DA2_OUTL [14]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [14]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[14] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA2_OUTL[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N11
dffeas \u_DA2_DEV|FREQ_WORD[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[14] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N28
cycloneive_lcell_comb \inst|read_data_5__reg[13]~feeder (
// Equation(s):
// \inst|read_data_5__reg[13]~feeder_combout  = \FPGA_DB[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[13]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_5__reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N29
dffeas \inst|read_data_5__reg[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_5__reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[13] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N12
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[13] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [13] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [13])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [13])))

	.dataa(gnd),
	.datab(\inst|read_data_5__reg [13]),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datad(\u_DA_FREQ_WORD|DA2_OUTL [13]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [13]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[13] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA2_OUTL[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N13
dffeas \u_DA2_DEV|FREQ_WORD[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[13] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N30
cycloneive_lcell_comb \inst|read_data_5__reg[12]~feeder (
// Equation(s):
// \inst|read_data_5__reg[12]~feeder_combout  = \FPGA_DB[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[12]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_5__reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N31
dffeas \inst|read_data_5__reg[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_5__reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[12] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N6
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[12] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [12] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [12])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [12])))

	.dataa(\inst|read_data_5__reg [12]),
	.datab(gnd),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datad(\u_DA_FREQ_WORD|DA2_OUTL [12]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [12]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[12] .lut_mask = 16'hAFA0;
defparam \u_DA_FREQ_WORD|DA2_OUTL[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N7
dffeas \u_DA2_DEV|FREQ_WORD[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[12] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N9
dffeas \inst|read_data_5__reg[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[11]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[11] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N24
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[11] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [11] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [11])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [11])))

	.dataa(gnd),
	.datab(\inst|read_data_5__reg [11]),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datad(\u_DA_FREQ_WORD|DA2_OUTL [11]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [11]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[11] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA2_OUTL[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N25
dffeas \u_DA2_DEV|FREQ_WORD[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[11] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N18
cycloneive_lcell_comb \inst|read_data_5__reg[10]~feeder (
// Equation(s):
// \inst|read_data_5__reg[10]~feeder_combout  = \FPGA_DB[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[10]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_5__reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N19
dffeas \inst|read_data_5__reg[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_5__reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[10] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N2
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[10] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [10] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [10])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [10])))

	.dataa(\inst|read_data_5__reg [10]),
	.datab(gnd),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datad(\u_DA_FREQ_WORD|DA2_OUTL [10]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [10]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[10] .lut_mask = 16'hAFA0;
defparam \u_DA_FREQ_WORD|DA2_OUTL[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N3
dffeas \u_DA2_DEV|FREQ_WORD[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[10] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N4
cycloneive_lcell_comb \inst|read_data_5__reg[9]~feeder (
// Equation(s):
// \inst|read_data_5__reg[9]~feeder_combout  = \FPGA_DB[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[9]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_5__reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N5
dffeas \inst|read_data_5__reg[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_5__reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[9] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N20
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[9] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [9] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [9])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [9])))

	.dataa(gnd),
	.datab(\inst|read_data_5__reg [9]),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datad(\u_DA_FREQ_WORD|DA2_OUTL [9]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [9]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[9] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA2_OUTL[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N21
dffeas \u_DA2_DEV|FREQ_WORD[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[9] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N22
cycloneive_lcell_comb \inst|read_data_5__reg[8]~feeder (
// Equation(s):
// \inst|read_data_5__reg[8]~feeder_combout  = \FPGA_DB[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[8]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_5__reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N23
dffeas \inst|read_data_5__reg[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_5__reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[8] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N14
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[8] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [8] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [8])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [8])))

	.dataa(\inst|read_data_5__reg [8]),
	.datab(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [8]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[8] .lut_mask = 16'hB8B8;
defparam \u_DA_FREQ_WORD|DA2_OUTL[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N15
dffeas \u_DA2_DEV|FREQ_WORD[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[8] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N0
cycloneive_lcell_comb \inst|read_data_5__reg[7]~feeder (
// Equation(s):
// \inst|read_data_5__reg[7]~feeder_combout  = \FPGA_DB[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[7]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_5__reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N1
dffeas \inst|read_data_5__reg[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_5__reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[7] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N24
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[7] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [7] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [7])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [7])))

	.dataa(gnd),
	.datab(\inst|read_data_5__reg [7]),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datad(\u_DA_FREQ_WORD|DA2_OUTL [7]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [7]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[7] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA2_OUTL[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N25
dffeas \u_DA2_DEV|FREQ_WORD[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[7] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N10
cycloneive_lcell_comb \inst|read_data_5__reg[6]~feeder (
// Equation(s):
// \inst|read_data_5__reg[6]~feeder_combout  = \FPGA_DB[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[6]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_5__reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N11
dffeas \inst|read_data_5__reg[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_5__reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[6] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N18
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[6] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [6] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [6])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [6])))

	.dataa(\inst|read_data_5__reg [6]),
	.datab(gnd),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datad(\u_DA_FREQ_WORD|DA2_OUTL [6]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [6]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[6] .lut_mask = 16'hAFA0;
defparam \u_DA_FREQ_WORD|DA2_OUTL[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N19
dffeas \u_DA2_DEV|FREQ_WORD[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[6] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y8_N5
dffeas \inst|read_data_5__reg[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA_DB[5]~input_o ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[5] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N20
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[5] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [5] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [5])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [5])))

	.dataa(gnd),
	.datab(\inst|read_data_5__reg [5]),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datad(\u_DA_FREQ_WORD|DA2_OUTL [5]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [5]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[5] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA2_OUTL[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N21
dffeas \u_DA2_DEV|FREQ_WORD[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[5] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N6
cycloneive_lcell_comb \inst|read_data_5__reg[4]~feeder (
// Equation(s):
// \inst|read_data_5__reg[4]~feeder_combout  = \FPGA_DB[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[4]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_5__reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N7
dffeas \inst|read_data_5__reg[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_5__reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[4] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N22
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[4] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [4] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\inst|read_data_5__reg [4]))) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\u_DA_FREQ_WORD|DA2_OUTL [4]))

	.dataa(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datab(gnd),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL [4]),
	.datad(\inst|read_data_5__reg [4]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [4]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[4] .lut_mask = 16'hFA50;
defparam \u_DA_FREQ_WORD|DA2_OUTL[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N23
dffeas \u_DA2_DEV|FREQ_WORD[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[4] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N8
cycloneive_lcell_comb \inst|read_data_5__reg[3]~feeder (
// Equation(s):
// \inst|read_data_5__reg[3]~feeder_combout  = \FPGA_DB[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[3]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_5__reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N9
dffeas \inst|read_data_5__reg[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_5__reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[3] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N16
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[3] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [3] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [3])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [3])))

	.dataa(gnd),
	.datab(\inst|read_data_5__reg [3]),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datad(\u_DA_FREQ_WORD|DA2_OUTL [3]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [3]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[3] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA2_OUTL[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N17
dffeas \u_DA2_DEV|FREQ_WORD[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[3] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N26
cycloneive_lcell_comb \inst|read_data_5__reg[2]~feeder (
// Equation(s):
// \inst|read_data_5__reg[2]~feeder_combout  = \FPGA_DB[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[2]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_5__reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N27
dffeas \inst|read_data_5__reg[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_5__reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[2] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N2
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[2] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [2] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [2])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [2])))

	.dataa(\inst|read_data_5__reg [2]),
	.datab(gnd),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datad(\u_DA_FREQ_WORD|DA2_OUTL [2]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [2]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[2] .lut_mask = 16'hAFA0;
defparam \u_DA_FREQ_WORD|DA2_OUTL[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N3
dffeas \u_DA2_DEV|FREQ_WORD[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[2] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N28
cycloneive_lcell_comb \inst|read_data_5__reg[1]~feeder (
// Equation(s):
// \inst|read_data_5__reg[1]~feeder_combout  = \FPGA_DB[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[1]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_5__reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N29
dffeas \inst|read_data_5__reg[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_5__reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[1] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N12
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[1] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [1] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [1])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [1])))

	.dataa(gnd),
	.datab(\inst|read_data_5__reg [1]),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datad(\u_DA_FREQ_WORD|DA2_OUTL [1]),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [1]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[1] .lut_mask = 16'hCFC0;
defparam \u_DA_FREQ_WORD|DA2_OUTL[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N13
dffeas \u_DA2_DEV|FREQ_WORD[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[1] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N14
cycloneive_lcell_comb \inst|read_data_5__reg[0]~feeder (
// Equation(s):
// \inst|read_data_5__reg[0]~feeder_combout  = \FPGA_DB[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA_DB[0]~input_o ),
	.cin(gnd),
	.combout(\inst|read_data_5__reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|read_data_5__reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|read_data_5__reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N15
dffeas \inst|read_data_5__reg[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|read_data_5__reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|read_data_5__reg[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|read_data_5__reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|read_data_5__reg[0] .is_wysiwyg = "true";
defparam \inst|read_data_5__reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N30
cycloneive_lcell_comb \u_DA_FREQ_WORD|DA2_OUTL[0] (
// Equation(s):
// \u_DA_FREQ_WORD|DA2_OUTL [0] = (\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & (\inst|read_data_5__reg [0])) # (!\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout  & ((\u_DA_FREQ_WORD|DA2_OUTL [0])))

	.dataa(\u_DA_FREQ_WORD|DA2_OUTL[15]~0_combout ),
	.datab(\inst|read_data_5__reg [0]),
	.datac(\u_DA_FREQ_WORD|DA2_OUTL [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_DA_FREQ_WORD|DA2_OUTL [0]),
	.cout());
// synopsys translate_off
defparam \u_DA_FREQ_WORD|DA2_OUTL[0] .lut_mask = 16'hD8D8;
defparam \u_DA_FREQ_WORD|DA2_OUTL[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N31
dffeas \u_DA2_DEV|FREQ_WORD[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA_FREQ_WORD|DA2_OUTL [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_WORD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_WORD[0] .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_WORD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N0
cycloneive_lcell_comb \u_DA2_DEV|ACC[0]~32 (
// Equation(s):
// \u_DA2_DEV|ACC[0]~32_combout  = (\u_DA2_DEV|FREQ_WORD [0] & (\u_DA2_DEV|ACC [0] $ (VCC))) # (!\u_DA2_DEV|FREQ_WORD [0] & (\u_DA2_DEV|ACC [0] & VCC))
// \u_DA2_DEV|ACC[0]~33  = CARRY((\u_DA2_DEV|FREQ_WORD [0] & \u_DA2_DEV|ACC [0]))

	.dataa(\u_DA2_DEV|FREQ_WORD [0]),
	.datab(\u_DA2_DEV|ACC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_DA2_DEV|ACC[0]~32_combout ),
	.cout(\u_DA2_DEV|ACC[0]~33 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[0]~32 .lut_mask = 16'h6688;
defparam \u_DA2_DEV|ACC[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y7_N1
dffeas \u_DA2_DEV|ACC[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[0] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N2
cycloneive_lcell_comb \u_DA2_DEV|ACC[1]~34 (
// Equation(s):
// \u_DA2_DEV|ACC[1]~34_combout  = (\u_DA2_DEV|FREQ_WORD [1] & ((\u_DA2_DEV|ACC [1] & (\u_DA2_DEV|ACC[0]~33  & VCC)) # (!\u_DA2_DEV|ACC [1] & (!\u_DA2_DEV|ACC[0]~33 )))) # (!\u_DA2_DEV|FREQ_WORD [1] & ((\u_DA2_DEV|ACC [1] & (!\u_DA2_DEV|ACC[0]~33 )) # 
// (!\u_DA2_DEV|ACC [1] & ((\u_DA2_DEV|ACC[0]~33 ) # (GND)))))
// \u_DA2_DEV|ACC[1]~35  = CARRY((\u_DA2_DEV|FREQ_WORD [1] & (!\u_DA2_DEV|ACC [1] & !\u_DA2_DEV|ACC[0]~33 )) # (!\u_DA2_DEV|FREQ_WORD [1] & ((!\u_DA2_DEV|ACC[0]~33 ) # (!\u_DA2_DEV|ACC [1]))))

	.dataa(\u_DA2_DEV|FREQ_WORD [1]),
	.datab(\u_DA2_DEV|ACC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[0]~33 ),
	.combout(\u_DA2_DEV|ACC[1]~34_combout ),
	.cout(\u_DA2_DEV|ACC[1]~35 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[1]~34 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N3
dffeas \u_DA2_DEV|ACC[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[1] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N4
cycloneive_lcell_comb \u_DA2_DEV|ACC[2]~36 (
// Equation(s):
// \u_DA2_DEV|ACC[2]~36_combout  = ((\u_DA2_DEV|FREQ_WORD [2] $ (\u_DA2_DEV|ACC [2] $ (!\u_DA2_DEV|ACC[1]~35 )))) # (GND)
// \u_DA2_DEV|ACC[2]~37  = CARRY((\u_DA2_DEV|FREQ_WORD [2] & ((\u_DA2_DEV|ACC [2]) # (!\u_DA2_DEV|ACC[1]~35 ))) # (!\u_DA2_DEV|FREQ_WORD [2] & (\u_DA2_DEV|ACC [2] & !\u_DA2_DEV|ACC[1]~35 )))

	.dataa(\u_DA2_DEV|FREQ_WORD [2]),
	.datab(\u_DA2_DEV|ACC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[1]~35 ),
	.combout(\u_DA2_DEV|ACC[2]~36_combout ),
	.cout(\u_DA2_DEV|ACC[2]~37 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[2]~36 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N5
dffeas \u_DA2_DEV|ACC[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[2] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N6
cycloneive_lcell_comb \u_DA2_DEV|ACC[3]~38 (
// Equation(s):
// \u_DA2_DEV|ACC[3]~38_combout  = (\u_DA2_DEV|ACC [3] & ((\u_DA2_DEV|FREQ_WORD [3] & (\u_DA2_DEV|ACC[2]~37  & VCC)) # (!\u_DA2_DEV|FREQ_WORD [3] & (!\u_DA2_DEV|ACC[2]~37 )))) # (!\u_DA2_DEV|ACC [3] & ((\u_DA2_DEV|FREQ_WORD [3] & (!\u_DA2_DEV|ACC[2]~37 )) # 
// (!\u_DA2_DEV|FREQ_WORD [3] & ((\u_DA2_DEV|ACC[2]~37 ) # (GND)))))
// \u_DA2_DEV|ACC[3]~39  = CARRY((\u_DA2_DEV|ACC [3] & (!\u_DA2_DEV|FREQ_WORD [3] & !\u_DA2_DEV|ACC[2]~37 )) # (!\u_DA2_DEV|ACC [3] & ((!\u_DA2_DEV|ACC[2]~37 ) # (!\u_DA2_DEV|FREQ_WORD [3]))))

	.dataa(\u_DA2_DEV|ACC [3]),
	.datab(\u_DA2_DEV|FREQ_WORD [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[2]~37 ),
	.combout(\u_DA2_DEV|ACC[3]~38_combout ),
	.cout(\u_DA2_DEV|ACC[3]~39 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[3]~38 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N7
dffeas \u_DA2_DEV|ACC[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[3] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N8
cycloneive_lcell_comb \u_DA2_DEV|ACC[4]~40 (
// Equation(s):
// \u_DA2_DEV|ACC[4]~40_combout  = ((\u_DA2_DEV|FREQ_WORD [4] $ (\u_DA2_DEV|ACC [4] $ (!\u_DA2_DEV|ACC[3]~39 )))) # (GND)
// \u_DA2_DEV|ACC[4]~41  = CARRY((\u_DA2_DEV|FREQ_WORD [4] & ((\u_DA2_DEV|ACC [4]) # (!\u_DA2_DEV|ACC[3]~39 ))) # (!\u_DA2_DEV|FREQ_WORD [4] & (\u_DA2_DEV|ACC [4] & !\u_DA2_DEV|ACC[3]~39 )))

	.dataa(\u_DA2_DEV|FREQ_WORD [4]),
	.datab(\u_DA2_DEV|ACC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[3]~39 ),
	.combout(\u_DA2_DEV|ACC[4]~40_combout ),
	.cout(\u_DA2_DEV|ACC[4]~41 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[4]~40 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N9
dffeas \u_DA2_DEV|ACC[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[4] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N10
cycloneive_lcell_comb \u_DA2_DEV|ACC[5]~42 (
// Equation(s):
// \u_DA2_DEV|ACC[5]~42_combout  = (\u_DA2_DEV|ACC [5] & ((\u_DA2_DEV|FREQ_WORD [5] & (\u_DA2_DEV|ACC[4]~41  & VCC)) # (!\u_DA2_DEV|FREQ_WORD [5] & (!\u_DA2_DEV|ACC[4]~41 )))) # (!\u_DA2_DEV|ACC [5] & ((\u_DA2_DEV|FREQ_WORD [5] & (!\u_DA2_DEV|ACC[4]~41 )) # 
// (!\u_DA2_DEV|FREQ_WORD [5] & ((\u_DA2_DEV|ACC[4]~41 ) # (GND)))))
// \u_DA2_DEV|ACC[5]~43  = CARRY((\u_DA2_DEV|ACC [5] & (!\u_DA2_DEV|FREQ_WORD [5] & !\u_DA2_DEV|ACC[4]~41 )) # (!\u_DA2_DEV|ACC [5] & ((!\u_DA2_DEV|ACC[4]~41 ) # (!\u_DA2_DEV|FREQ_WORD [5]))))

	.dataa(\u_DA2_DEV|ACC [5]),
	.datab(\u_DA2_DEV|FREQ_WORD [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[4]~41 ),
	.combout(\u_DA2_DEV|ACC[5]~42_combout ),
	.cout(\u_DA2_DEV|ACC[5]~43 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[5]~42 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N11
dffeas \u_DA2_DEV|ACC[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[5] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N12
cycloneive_lcell_comb \u_DA2_DEV|ACC[6]~44 (
// Equation(s):
// \u_DA2_DEV|ACC[6]~44_combout  = ((\u_DA2_DEV|ACC [6] $ (\u_DA2_DEV|FREQ_WORD [6] $ (!\u_DA2_DEV|ACC[5]~43 )))) # (GND)
// \u_DA2_DEV|ACC[6]~45  = CARRY((\u_DA2_DEV|ACC [6] & ((\u_DA2_DEV|FREQ_WORD [6]) # (!\u_DA2_DEV|ACC[5]~43 ))) # (!\u_DA2_DEV|ACC [6] & (\u_DA2_DEV|FREQ_WORD [6] & !\u_DA2_DEV|ACC[5]~43 )))

	.dataa(\u_DA2_DEV|ACC [6]),
	.datab(\u_DA2_DEV|FREQ_WORD [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[5]~43 ),
	.combout(\u_DA2_DEV|ACC[6]~44_combout ),
	.cout(\u_DA2_DEV|ACC[6]~45 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[6]~44 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N13
dffeas \u_DA2_DEV|ACC[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[6] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N14
cycloneive_lcell_comb \u_DA2_DEV|ACC[7]~46 (
// Equation(s):
// \u_DA2_DEV|ACC[7]~46_combout  = (\u_DA2_DEV|FREQ_WORD [7] & ((\u_DA2_DEV|ACC [7] & (\u_DA2_DEV|ACC[6]~45  & VCC)) # (!\u_DA2_DEV|ACC [7] & (!\u_DA2_DEV|ACC[6]~45 )))) # (!\u_DA2_DEV|FREQ_WORD [7] & ((\u_DA2_DEV|ACC [7] & (!\u_DA2_DEV|ACC[6]~45 )) # 
// (!\u_DA2_DEV|ACC [7] & ((\u_DA2_DEV|ACC[6]~45 ) # (GND)))))
// \u_DA2_DEV|ACC[7]~47  = CARRY((\u_DA2_DEV|FREQ_WORD [7] & (!\u_DA2_DEV|ACC [7] & !\u_DA2_DEV|ACC[6]~45 )) # (!\u_DA2_DEV|FREQ_WORD [7] & ((!\u_DA2_DEV|ACC[6]~45 ) # (!\u_DA2_DEV|ACC [7]))))

	.dataa(\u_DA2_DEV|FREQ_WORD [7]),
	.datab(\u_DA2_DEV|ACC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[6]~45 ),
	.combout(\u_DA2_DEV|ACC[7]~46_combout ),
	.cout(\u_DA2_DEV|ACC[7]~47 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[7]~46 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N15
dffeas \u_DA2_DEV|ACC[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[7] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N16
cycloneive_lcell_comb \u_DA2_DEV|ACC[8]~48 (
// Equation(s):
// \u_DA2_DEV|ACC[8]~48_combout  = ((\u_DA2_DEV|FREQ_WORD [8] $ (\u_DA2_DEV|ACC [8] $ (!\u_DA2_DEV|ACC[7]~47 )))) # (GND)
// \u_DA2_DEV|ACC[8]~49  = CARRY((\u_DA2_DEV|FREQ_WORD [8] & ((\u_DA2_DEV|ACC [8]) # (!\u_DA2_DEV|ACC[7]~47 ))) # (!\u_DA2_DEV|FREQ_WORD [8] & (\u_DA2_DEV|ACC [8] & !\u_DA2_DEV|ACC[7]~47 )))

	.dataa(\u_DA2_DEV|FREQ_WORD [8]),
	.datab(\u_DA2_DEV|ACC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[7]~47 ),
	.combout(\u_DA2_DEV|ACC[8]~48_combout ),
	.cout(\u_DA2_DEV|ACC[8]~49 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[8]~48 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N17
dffeas \u_DA2_DEV|ACC[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[8] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N18
cycloneive_lcell_comb \u_DA2_DEV|ACC[9]~50 (
// Equation(s):
// \u_DA2_DEV|ACC[9]~50_combout  = (\u_DA2_DEV|FREQ_WORD [9] & ((\u_DA2_DEV|ACC [9] & (\u_DA2_DEV|ACC[8]~49  & VCC)) # (!\u_DA2_DEV|ACC [9] & (!\u_DA2_DEV|ACC[8]~49 )))) # (!\u_DA2_DEV|FREQ_WORD [9] & ((\u_DA2_DEV|ACC [9] & (!\u_DA2_DEV|ACC[8]~49 )) # 
// (!\u_DA2_DEV|ACC [9] & ((\u_DA2_DEV|ACC[8]~49 ) # (GND)))))
// \u_DA2_DEV|ACC[9]~51  = CARRY((\u_DA2_DEV|FREQ_WORD [9] & (!\u_DA2_DEV|ACC [9] & !\u_DA2_DEV|ACC[8]~49 )) # (!\u_DA2_DEV|FREQ_WORD [9] & ((!\u_DA2_DEV|ACC[8]~49 ) # (!\u_DA2_DEV|ACC [9]))))

	.dataa(\u_DA2_DEV|FREQ_WORD [9]),
	.datab(\u_DA2_DEV|ACC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[8]~49 ),
	.combout(\u_DA2_DEV|ACC[9]~50_combout ),
	.cout(\u_DA2_DEV|ACC[9]~51 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[9]~50 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N19
dffeas \u_DA2_DEV|ACC[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[9] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N20
cycloneive_lcell_comb \u_DA2_DEV|ACC[10]~52 (
// Equation(s):
// \u_DA2_DEV|ACC[10]~52_combout  = ((\u_DA2_DEV|FREQ_WORD [10] $ (\u_DA2_DEV|ACC [10] $ (!\u_DA2_DEV|ACC[9]~51 )))) # (GND)
// \u_DA2_DEV|ACC[10]~53  = CARRY((\u_DA2_DEV|FREQ_WORD [10] & ((\u_DA2_DEV|ACC [10]) # (!\u_DA2_DEV|ACC[9]~51 ))) # (!\u_DA2_DEV|FREQ_WORD [10] & (\u_DA2_DEV|ACC [10] & !\u_DA2_DEV|ACC[9]~51 )))

	.dataa(\u_DA2_DEV|FREQ_WORD [10]),
	.datab(\u_DA2_DEV|ACC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[9]~51 ),
	.combout(\u_DA2_DEV|ACC[10]~52_combout ),
	.cout(\u_DA2_DEV|ACC[10]~53 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[10]~52 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N21
dffeas \u_DA2_DEV|ACC[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[10] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N22
cycloneive_lcell_comb \u_DA2_DEV|ACC[11]~54 (
// Equation(s):
// \u_DA2_DEV|ACC[11]~54_combout  = (\u_DA2_DEV|ACC [11] & ((\u_DA2_DEV|FREQ_WORD [11] & (\u_DA2_DEV|ACC[10]~53  & VCC)) # (!\u_DA2_DEV|FREQ_WORD [11] & (!\u_DA2_DEV|ACC[10]~53 )))) # (!\u_DA2_DEV|ACC [11] & ((\u_DA2_DEV|FREQ_WORD [11] & 
// (!\u_DA2_DEV|ACC[10]~53 )) # (!\u_DA2_DEV|FREQ_WORD [11] & ((\u_DA2_DEV|ACC[10]~53 ) # (GND)))))
// \u_DA2_DEV|ACC[11]~55  = CARRY((\u_DA2_DEV|ACC [11] & (!\u_DA2_DEV|FREQ_WORD [11] & !\u_DA2_DEV|ACC[10]~53 )) # (!\u_DA2_DEV|ACC [11] & ((!\u_DA2_DEV|ACC[10]~53 ) # (!\u_DA2_DEV|FREQ_WORD [11]))))

	.dataa(\u_DA2_DEV|ACC [11]),
	.datab(\u_DA2_DEV|FREQ_WORD [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[10]~53 ),
	.combout(\u_DA2_DEV|ACC[11]~54_combout ),
	.cout(\u_DA2_DEV|ACC[11]~55 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[11]~54 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N23
dffeas \u_DA2_DEV|ACC[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[11] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N24
cycloneive_lcell_comb \u_DA2_DEV|ACC[12]~56 (
// Equation(s):
// \u_DA2_DEV|ACC[12]~56_combout  = ((\u_DA2_DEV|FREQ_WORD [12] $ (\u_DA2_DEV|ACC [12] $ (!\u_DA2_DEV|ACC[11]~55 )))) # (GND)
// \u_DA2_DEV|ACC[12]~57  = CARRY((\u_DA2_DEV|FREQ_WORD [12] & ((\u_DA2_DEV|ACC [12]) # (!\u_DA2_DEV|ACC[11]~55 ))) # (!\u_DA2_DEV|FREQ_WORD [12] & (\u_DA2_DEV|ACC [12] & !\u_DA2_DEV|ACC[11]~55 )))

	.dataa(\u_DA2_DEV|FREQ_WORD [12]),
	.datab(\u_DA2_DEV|ACC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[11]~55 ),
	.combout(\u_DA2_DEV|ACC[12]~56_combout ),
	.cout(\u_DA2_DEV|ACC[12]~57 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[12]~56 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N25
dffeas \u_DA2_DEV|ACC[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[12] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N26
cycloneive_lcell_comb \u_DA2_DEV|ACC[13]~58 (
// Equation(s):
// \u_DA2_DEV|ACC[13]~58_combout  = (\u_DA2_DEV|ACC [13] & ((\u_DA2_DEV|FREQ_WORD [13] & (\u_DA2_DEV|ACC[12]~57  & VCC)) # (!\u_DA2_DEV|FREQ_WORD [13] & (!\u_DA2_DEV|ACC[12]~57 )))) # (!\u_DA2_DEV|ACC [13] & ((\u_DA2_DEV|FREQ_WORD [13] & 
// (!\u_DA2_DEV|ACC[12]~57 )) # (!\u_DA2_DEV|FREQ_WORD [13] & ((\u_DA2_DEV|ACC[12]~57 ) # (GND)))))
// \u_DA2_DEV|ACC[13]~59  = CARRY((\u_DA2_DEV|ACC [13] & (!\u_DA2_DEV|FREQ_WORD [13] & !\u_DA2_DEV|ACC[12]~57 )) # (!\u_DA2_DEV|ACC [13] & ((!\u_DA2_DEV|ACC[12]~57 ) # (!\u_DA2_DEV|FREQ_WORD [13]))))

	.dataa(\u_DA2_DEV|ACC [13]),
	.datab(\u_DA2_DEV|FREQ_WORD [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[12]~57 ),
	.combout(\u_DA2_DEV|ACC[13]~58_combout ),
	.cout(\u_DA2_DEV|ACC[13]~59 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[13]~58 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N27
dffeas \u_DA2_DEV|ACC[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[13] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N28
cycloneive_lcell_comb \u_DA2_DEV|ACC[14]~60 (
// Equation(s):
// \u_DA2_DEV|ACC[14]~60_combout  = ((\u_DA2_DEV|FREQ_WORD [14] $ (\u_DA2_DEV|ACC [14] $ (!\u_DA2_DEV|ACC[13]~59 )))) # (GND)
// \u_DA2_DEV|ACC[14]~61  = CARRY((\u_DA2_DEV|FREQ_WORD [14] & ((\u_DA2_DEV|ACC [14]) # (!\u_DA2_DEV|ACC[13]~59 ))) # (!\u_DA2_DEV|FREQ_WORD [14] & (\u_DA2_DEV|ACC [14] & !\u_DA2_DEV|ACC[13]~59 )))

	.dataa(\u_DA2_DEV|FREQ_WORD [14]),
	.datab(\u_DA2_DEV|ACC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[13]~59 ),
	.combout(\u_DA2_DEV|ACC[14]~60_combout ),
	.cout(\u_DA2_DEV|ACC[14]~61 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[14]~60 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N29
dffeas \u_DA2_DEV|ACC[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[14] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N30
cycloneive_lcell_comb \u_DA2_DEV|ACC[15]~62 (
// Equation(s):
// \u_DA2_DEV|ACC[15]~62_combout  = (\u_DA2_DEV|ACC [15] & ((\u_DA2_DEV|FREQ_WORD [15] & (\u_DA2_DEV|ACC[14]~61  & VCC)) # (!\u_DA2_DEV|FREQ_WORD [15] & (!\u_DA2_DEV|ACC[14]~61 )))) # (!\u_DA2_DEV|ACC [15] & ((\u_DA2_DEV|FREQ_WORD [15] & 
// (!\u_DA2_DEV|ACC[14]~61 )) # (!\u_DA2_DEV|FREQ_WORD [15] & ((\u_DA2_DEV|ACC[14]~61 ) # (GND)))))
// \u_DA2_DEV|ACC[15]~63  = CARRY((\u_DA2_DEV|ACC [15] & (!\u_DA2_DEV|FREQ_WORD [15] & !\u_DA2_DEV|ACC[14]~61 )) # (!\u_DA2_DEV|ACC [15] & ((!\u_DA2_DEV|ACC[14]~61 ) # (!\u_DA2_DEV|FREQ_WORD [15]))))

	.dataa(\u_DA2_DEV|ACC [15]),
	.datab(\u_DA2_DEV|FREQ_WORD [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[14]~61 ),
	.combout(\u_DA2_DEV|ACC[15]~62_combout ),
	.cout(\u_DA2_DEV|ACC[15]~63 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[15]~62 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N31
dffeas \u_DA2_DEV|ACC[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[15] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N0
cycloneive_lcell_comb \u_DA2_DEV|ACC[16]~64 (
// Equation(s):
// \u_DA2_DEV|ACC[16]~64_combout  = ((\u_DA2_DEV|FREQ_WORD [16] $ (\u_DA2_DEV|ACC [16] $ (!\u_DA2_DEV|ACC[15]~63 )))) # (GND)
// \u_DA2_DEV|ACC[16]~65  = CARRY((\u_DA2_DEV|FREQ_WORD [16] & ((\u_DA2_DEV|ACC [16]) # (!\u_DA2_DEV|ACC[15]~63 ))) # (!\u_DA2_DEV|FREQ_WORD [16] & (\u_DA2_DEV|ACC [16] & !\u_DA2_DEV|ACC[15]~63 )))

	.dataa(\u_DA2_DEV|FREQ_WORD [16]),
	.datab(\u_DA2_DEV|ACC [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[15]~63 ),
	.combout(\u_DA2_DEV|ACC[16]~64_combout ),
	.cout(\u_DA2_DEV|ACC[16]~65 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[16]~64 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N1
dffeas \u_DA2_DEV|ACC[16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[16] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N2
cycloneive_lcell_comb \u_DA2_DEV|ACC[17]~66 (
// Equation(s):
// \u_DA2_DEV|ACC[17]~66_combout  = (\u_DA2_DEV|FREQ_WORD [17] & ((\u_DA2_DEV|ACC [17] & (\u_DA2_DEV|ACC[16]~65  & VCC)) # (!\u_DA2_DEV|ACC [17] & (!\u_DA2_DEV|ACC[16]~65 )))) # (!\u_DA2_DEV|FREQ_WORD [17] & ((\u_DA2_DEV|ACC [17] & (!\u_DA2_DEV|ACC[16]~65 )) 
// # (!\u_DA2_DEV|ACC [17] & ((\u_DA2_DEV|ACC[16]~65 ) # (GND)))))
// \u_DA2_DEV|ACC[17]~67  = CARRY((\u_DA2_DEV|FREQ_WORD [17] & (!\u_DA2_DEV|ACC [17] & !\u_DA2_DEV|ACC[16]~65 )) # (!\u_DA2_DEV|FREQ_WORD [17] & ((!\u_DA2_DEV|ACC[16]~65 ) # (!\u_DA2_DEV|ACC [17]))))

	.dataa(\u_DA2_DEV|FREQ_WORD [17]),
	.datab(\u_DA2_DEV|ACC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[16]~65 ),
	.combout(\u_DA2_DEV|ACC[17]~66_combout ),
	.cout(\u_DA2_DEV|ACC[17]~67 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[17]~66 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N3
dffeas \u_DA2_DEV|ACC[17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[17] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N4
cycloneive_lcell_comb \u_DA2_DEV|ACC[18]~68 (
// Equation(s):
// \u_DA2_DEV|ACC[18]~68_combout  = ((\u_DA2_DEV|FREQ_WORD [18] $ (\u_DA2_DEV|ACC [18] $ (!\u_DA2_DEV|ACC[17]~67 )))) # (GND)
// \u_DA2_DEV|ACC[18]~69  = CARRY((\u_DA2_DEV|FREQ_WORD [18] & ((\u_DA2_DEV|ACC [18]) # (!\u_DA2_DEV|ACC[17]~67 ))) # (!\u_DA2_DEV|FREQ_WORD [18] & (\u_DA2_DEV|ACC [18] & !\u_DA2_DEV|ACC[17]~67 )))

	.dataa(\u_DA2_DEV|FREQ_WORD [18]),
	.datab(\u_DA2_DEV|ACC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[17]~67 ),
	.combout(\u_DA2_DEV|ACC[18]~68_combout ),
	.cout(\u_DA2_DEV|ACC[18]~69 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[18]~68 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N5
dffeas \u_DA2_DEV|ACC[18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[18] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N6
cycloneive_lcell_comb \u_DA2_DEV|ACC[19]~70 (
// Equation(s):
// \u_DA2_DEV|ACC[19]~70_combout  = (\u_DA2_DEV|FREQ_WORD [19] & ((\u_DA2_DEV|ACC [19] & (\u_DA2_DEV|ACC[18]~69  & VCC)) # (!\u_DA2_DEV|ACC [19] & (!\u_DA2_DEV|ACC[18]~69 )))) # (!\u_DA2_DEV|FREQ_WORD [19] & ((\u_DA2_DEV|ACC [19] & (!\u_DA2_DEV|ACC[18]~69 )) 
// # (!\u_DA2_DEV|ACC [19] & ((\u_DA2_DEV|ACC[18]~69 ) # (GND)))))
// \u_DA2_DEV|ACC[19]~71  = CARRY((\u_DA2_DEV|FREQ_WORD [19] & (!\u_DA2_DEV|ACC [19] & !\u_DA2_DEV|ACC[18]~69 )) # (!\u_DA2_DEV|FREQ_WORD [19] & ((!\u_DA2_DEV|ACC[18]~69 ) # (!\u_DA2_DEV|ACC [19]))))

	.dataa(\u_DA2_DEV|FREQ_WORD [19]),
	.datab(\u_DA2_DEV|ACC [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[18]~69 ),
	.combout(\u_DA2_DEV|ACC[19]~70_combout ),
	.cout(\u_DA2_DEV|ACC[19]~71 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[19]~70 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N7
dffeas \u_DA2_DEV|ACC[19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[19] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N8
cycloneive_lcell_comb \u_DA2_DEV|ACC[20]~72 (
// Equation(s):
// \u_DA2_DEV|ACC[20]~72_combout  = ((\u_DA2_DEV|FREQ_WORD [20] $ (\u_DA2_DEV|ACC [20] $ (!\u_DA2_DEV|ACC[19]~71 )))) # (GND)
// \u_DA2_DEV|ACC[20]~73  = CARRY((\u_DA2_DEV|FREQ_WORD [20] & ((\u_DA2_DEV|ACC [20]) # (!\u_DA2_DEV|ACC[19]~71 ))) # (!\u_DA2_DEV|FREQ_WORD [20] & (\u_DA2_DEV|ACC [20] & !\u_DA2_DEV|ACC[19]~71 )))

	.dataa(\u_DA2_DEV|FREQ_WORD [20]),
	.datab(\u_DA2_DEV|ACC [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[19]~71 ),
	.combout(\u_DA2_DEV|ACC[20]~72_combout ),
	.cout(\u_DA2_DEV|ACC[20]~73 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[20]~72 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N9
dffeas \u_DA2_DEV|ACC[20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[20] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N10
cycloneive_lcell_comb \u_DA2_DEV|ACC[21]~74 (
// Equation(s):
// \u_DA2_DEV|ACC[21]~74_combout  = (\u_DA2_DEV|ACC [21] & ((\u_DA2_DEV|FREQ_WORD [21] & (\u_DA2_DEV|ACC[20]~73  & VCC)) # (!\u_DA2_DEV|FREQ_WORD [21] & (!\u_DA2_DEV|ACC[20]~73 )))) # (!\u_DA2_DEV|ACC [21] & ((\u_DA2_DEV|FREQ_WORD [21] & 
// (!\u_DA2_DEV|ACC[20]~73 )) # (!\u_DA2_DEV|FREQ_WORD [21] & ((\u_DA2_DEV|ACC[20]~73 ) # (GND)))))
// \u_DA2_DEV|ACC[21]~75  = CARRY((\u_DA2_DEV|ACC [21] & (!\u_DA2_DEV|FREQ_WORD [21] & !\u_DA2_DEV|ACC[20]~73 )) # (!\u_DA2_DEV|ACC [21] & ((!\u_DA2_DEV|ACC[20]~73 ) # (!\u_DA2_DEV|FREQ_WORD [21]))))

	.dataa(\u_DA2_DEV|ACC [21]),
	.datab(\u_DA2_DEV|FREQ_WORD [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[20]~73 ),
	.combout(\u_DA2_DEV|ACC[21]~74_combout ),
	.cout(\u_DA2_DEV|ACC[21]~75 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[21]~74 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N11
dffeas \u_DA2_DEV|ACC[21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[21] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N12
cycloneive_lcell_comb \u_DA2_DEV|ACC[22]~76 (
// Equation(s):
// \u_DA2_DEV|ACC[22]~76_combout  = ((\u_DA2_DEV|ACC [22] $ (\u_DA2_DEV|FREQ_WORD [22] $ (!\u_DA2_DEV|ACC[21]~75 )))) # (GND)
// \u_DA2_DEV|ACC[22]~77  = CARRY((\u_DA2_DEV|ACC [22] & ((\u_DA2_DEV|FREQ_WORD [22]) # (!\u_DA2_DEV|ACC[21]~75 ))) # (!\u_DA2_DEV|ACC [22] & (\u_DA2_DEV|FREQ_WORD [22] & !\u_DA2_DEV|ACC[21]~75 )))

	.dataa(\u_DA2_DEV|ACC [22]),
	.datab(\u_DA2_DEV|FREQ_WORD [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[21]~75 ),
	.combout(\u_DA2_DEV|ACC[22]~76_combout ),
	.cout(\u_DA2_DEV|ACC[22]~77 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[22]~76 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N13
dffeas \u_DA2_DEV|ACC[22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[22] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N14
cycloneive_lcell_comb \u_DA2_DEV|ACC[23]~78 (
// Equation(s):
// \u_DA2_DEV|ACC[23]~78_combout  = (\u_DA2_DEV|FREQ_WORD [23] & ((\u_DA2_DEV|ACC [23] & (\u_DA2_DEV|ACC[22]~77  & VCC)) # (!\u_DA2_DEV|ACC [23] & (!\u_DA2_DEV|ACC[22]~77 )))) # (!\u_DA2_DEV|FREQ_WORD [23] & ((\u_DA2_DEV|ACC [23] & (!\u_DA2_DEV|ACC[22]~77 )) 
// # (!\u_DA2_DEV|ACC [23] & ((\u_DA2_DEV|ACC[22]~77 ) # (GND)))))
// \u_DA2_DEV|ACC[23]~79  = CARRY((\u_DA2_DEV|FREQ_WORD [23] & (!\u_DA2_DEV|ACC [23] & !\u_DA2_DEV|ACC[22]~77 )) # (!\u_DA2_DEV|FREQ_WORD [23] & ((!\u_DA2_DEV|ACC[22]~77 ) # (!\u_DA2_DEV|ACC [23]))))

	.dataa(\u_DA2_DEV|FREQ_WORD [23]),
	.datab(\u_DA2_DEV|ACC [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[22]~77 ),
	.combout(\u_DA2_DEV|ACC[23]~78_combout ),
	.cout(\u_DA2_DEV|ACC[23]~79 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[23]~78 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N15
dffeas \u_DA2_DEV|ACC[23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[23] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N16
cycloneive_lcell_comb \u_DA2_DEV|ACC[24]~80 (
// Equation(s):
// \u_DA2_DEV|ACC[24]~80_combout  = ((\u_DA2_DEV|FREQ_WORD [24] $ (\u_DA2_DEV|ACC [24] $ (!\u_DA2_DEV|ACC[23]~79 )))) # (GND)
// \u_DA2_DEV|ACC[24]~81  = CARRY((\u_DA2_DEV|FREQ_WORD [24] & ((\u_DA2_DEV|ACC [24]) # (!\u_DA2_DEV|ACC[23]~79 ))) # (!\u_DA2_DEV|FREQ_WORD [24] & (\u_DA2_DEV|ACC [24] & !\u_DA2_DEV|ACC[23]~79 )))

	.dataa(\u_DA2_DEV|FREQ_WORD [24]),
	.datab(\u_DA2_DEV|ACC [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[23]~79 ),
	.combout(\u_DA2_DEV|ACC[24]~80_combout ),
	.cout(\u_DA2_DEV|ACC[24]~81 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[24]~80 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N17
dffeas \u_DA2_DEV|ACC[24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[24] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N18
cycloneive_lcell_comb \u_DA2_DEV|ACC[25]~82 (
// Equation(s):
// \u_DA2_DEV|ACC[25]~82_combout  = (\u_DA2_DEV|ACC [25] & ((\u_DA2_DEV|FREQ_WORD [25] & (\u_DA2_DEV|ACC[24]~81  & VCC)) # (!\u_DA2_DEV|FREQ_WORD [25] & (!\u_DA2_DEV|ACC[24]~81 )))) # (!\u_DA2_DEV|ACC [25] & ((\u_DA2_DEV|FREQ_WORD [25] & 
// (!\u_DA2_DEV|ACC[24]~81 )) # (!\u_DA2_DEV|FREQ_WORD [25] & ((\u_DA2_DEV|ACC[24]~81 ) # (GND)))))
// \u_DA2_DEV|ACC[25]~83  = CARRY((\u_DA2_DEV|ACC [25] & (!\u_DA2_DEV|FREQ_WORD [25] & !\u_DA2_DEV|ACC[24]~81 )) # (!\u_DA2_DEV|ACC [25] & ((!\u_DA2_DEV|ACC[24]~81 ) # (!\u_DA2_DEV|FREQ_WORD [25]))))

	.dataa(\u_DA2_DEV|ACC [25]),
	.datab(\u_DA2_DEV|FREQ_WORD [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[24]~81 ),
	.combout(\u_DA2_DEV|ACC[25]~82_combout ),
	.cout(\u_DA2_DEV|ACC[25]~83 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[25]~82 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N19
dffeas \u_DA2_DEV|ACC[25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[25] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N20
cycloneive_lcell_comb \u_DA2_DEV|ACC[26]~84 (
// Equation(s):
// \u_DA2_DEV|ACC[26]~84_combout  = ((\u_DA2_DEV|FREQ_WORD [26] $ (\u_DA2_DEV|ACC [26] $ (!\u_DA2_DEV|ACC[25]~83 )))) # (GND)
// \u_DA2_DEV|ACC[26]~85  = CARRY((\u_DA2_DEV|FREQ_WORD [26] & ((\u_DA2_DEV|ACC [26]) # (!\u_DA2_DEV|ACC[25]~83 ))) # (!\u_DA2_DEV|FREQ_WORD [26] & (\u_DA2_DEV|ACC [26] & !\u_DA2_DEV|ACC[25]~83 )))

	.dataa(\u_DA2_DEV|FREQ_WORD [26]),
	.datab(\u_DA2_DEV|ACC [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[25]~83 ),
	.combout(\u_DA2_DEV|ACC[26]~84_combout ),
	.cout(\u_DA2_DEV|ACC[26]~85 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[26]~84 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N21
dffeas \u_DA2_DEV|ACC[26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[26] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N22
cycloneive_lcell_comb \u_DA2_DEV|ACC[27]~86 (
// Equation(s):
// \u_DA2_DEV|ACC[27]~86_combout  = (\u_DA2_DEV|ACC [27] & ((\u_DA2_DEV|FREQ_WORD [27] & (\u_DA2_DEV|ACC[26]~85  & VCC)) # (!\u_DA2_DEV|FREQ_WORD [27] & (!\u_DA2_DEV|ACC[26]~85 )))) # (!\u_DA2_DEV|ACC [27] & ((\u_DA2_DEV|FREQ_WORD [27] & 
// (!\u_DA2_DEV|ACC[26]~85 )) # (!\u_DA2_DEV|FREQ_WORD [27] & ((\u_DA2_DEV|ACC[26]~85 ) # (GND)))))
// \u_DA2_DEV|ACC[27]~87  = CARRY((\u_DA2_DEV|ACC [27] & (!\u_DA2_DEV|FREQ_WORD [27] & !\u_DA2_DEV|ACC[26]~85 )) # (!\u_DA2_DEV|ACC [27] & ((!\u_DA2_DEV|ACC[26]~85 ) # (!\u_DA2_DEV|FREQ_WORD [27]))))

	.dataa(\u_DA2_DEV|ACC [27]),
	.datab(\u_DA2_DEV|FREQ_WORD [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[26]~85 ),
	.combout(\u_DA2_DEV|ACC[27]~86_combout ),
	.cout(\u_DA2_DEV|ACC[27]~87 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[27]~86 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N23
dffeas \u_DA2_DEV|ACC[27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[27] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N24
cycloneive_lcell_comb \u_DA2_DEV|ACC[28]~88 (
// Equation(s):
// \u_DA2_DEV|ACC[28]~88_combout  = ((\u_DA2_DEV|FREQ_WORD [28] $ (\u_DA2_DEV|ACC [28] $ (!\u_DA2_DEV|ACC[27]~87 )))) # (GND)
// \u_DA2_DEV|ACC[28]~89  = CARRY((\u_DA2_DEV|FREQ_WORD [28] & ((\u_DA2_DEV|ACC [28]) # (!\u_DA2_DEV|ACC[27]~87 ))) # (!\u_DA2_DEV|FREQ_WORD [28] & (\u_DA2_DEV|ACC [28] & !\u_DA2_DEV|ACC[27]~87 )))

	.dataa(\u_DA2_DEV|FREQ_WORD [28]),
	.datab(\u_DA2_DEV|ACC [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[27]~87 ),
	.combout(\u_DA2_DEV|ACC[28]~88_combout ),
	.cout(\u_DA2_DEV|ACC[28]~89 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[28]~88 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N25
dffeas \u_DA2_DEV|ACC[28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[28] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N26
cycloneive_lcell_comb \u_DA2_DEV|ACC[29]~90 (
// Equation(s):
// \u_DA2_DEV|ACC[29]~90_combout  = (\u_DA2_DEV|ACC [29] & ((\u_DA2_DEV|FREQ_WORD [29] & (\u_DA2_DEV|ACC[28]~89  & VCC)) # (!\u_DA2_DEV|FREQ_WORD [29] & (!\u_DA2_DEV|ACC[28]~89 )))) # (!\u_DA2_DEV|ACC [29] & ((\u_DA2_DEV|FREQ_WORD [29] & 
// (!\u_DA2_DEV|ACC[28]~89 )) # (!\u_DA2_DEV|FREQ_WORD [29] & ((\u_DA2_DEV|ACC[28]~89 ) # (GND)))))
// \u_DA2_DEV|ACC[29]~91  = CARRY((\u_DA2_DEV|ACC [29] & (!\u_DA2_DEV|FREQ_WORD [29] & !\u_DA2_DEV|ACC[28]~89 )) # (!\u_DA2_DEV|ACC [29] & ((!\u_DA2_DEV|ACC[28]~89 ) # (!\u_DA2_DEV|FREQ_WORD [29]))))

	.dataa(\u_DA2_DEV|ACC [29]),
	.datab(\u_DA2_DEV|FREQ_WORD [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[28]~89 ),
	.combout(\u_DA2_DEV|ACC[29]~90_combout ),
	.cout(\u_DA2_DEV|ACC[29]~91 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[29]~90 .lut_mask = 16'h9617;
defparam \u_DA2_DEV|ACC[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N27
dffeas \u_DA2_DEV|ACC[29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[29] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N28
cycloneive_lcell_comb \u_DA2_DEV|ACC[30]~92 (
// Equation(s):
// \u_DA2_DEV|ACC[30]~92_combout  = ((\u_DA2_DEV|FREQ_WORD [30] $ (\u_DA2_DEV|ACC [30] $ (!\u_DA2_DEV|ACC[29]~91 )))) # (GND)
// \u_DA2_DEV|ACC[30]~93  = CARRY((\u_DA2_DEV|FREQ_WORD [30] & ((\u_DA2_DEV|ACC [30]) # (!\u_DA2_DEV|ACC[29]~91 ))) # (!\u_DA2_DEV|FREQ_WORD [30] & (\u_DA2_DEV|ACC [30] & !\u_DA2_DEV|ACC[29]~91 )))

	.dataa(\u_DA2_DEV|FREQ_WORD [30]),
	.datab(\u_DA2_DEV|ACC [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_DEV|ACC[29]~91 ),
	.combout(\u_DA2_DEV|ACC[30]~92_combout ),
	.cout(\u_DA2_DEV|ACC[30]~93 ));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[30]~92 .lut_mask = 16'h698E;
defparam \u_DA2_DEV|ACC[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N29
dffeas \u_DA2_DEV|ACC[30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[30] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N30
cycloneive_lcell_comb \u_DA2_DEV|ACC[31]~94 (
// Equation(s):
// \u_DA2_DEV|ACC[31]~94_combout  = \u_DA2_DEV|ACC [31] $ (\u_DA2_DEV|ACC[30]~93  $ (\u_DA2_DEV|FREQ_WORD [31]))

	.dataa(\u_DA2_DEV|ACC [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_DA2_DEV|FREQ_WORD [31]),
	.cin(\u_DA2_DEV|ACC[30]~93 ),
	.combout(\u_DA2_DEV|ACC[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u_DA2_DEV|ACC[31]~94 .lut_mask = 16'hA55A;
defparam \u_DA2_DEV|ACC[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y6_N31
dffeas \u_DA2_DEV|ACC[31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_DA2_DEV|ACC[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|CTRL_DATA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|ACC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|ACC[31] .is_wysiwyg = "true";
defparam \u_DA2_DEV|ACC[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N17
dffeas \u_DA2_DEV|FREQ_OUT (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_DA2_DEV|ACC [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_DEV|FREQ_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_OUT .is_wysiwyg = "true";
defparam \u_DA2_DEV|FREQ_OUT .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \u_DA1_DEV|FREQ_OUT~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_DA1_DEV|FREQ_OUT~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_DA1_DEV|FREQ_OUT~clkctrl_outclk ));
// synopsys translate_off
defparam \u_DA1_DEV|FREQ_OUT~clkctrl .clock_type = "global clock";
defparam \u_DA1_DEV|FREQ_OUT~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \u_DA1_CNT10|CNT[0]~27 (
// Equation(s):
// \u_DA1_CNT10|CNT[0]~27_combout  = !\u_DA1_CNT10|CNT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_DA1_CNT10|CNT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_DA1_CNT10|CNT[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[0]~27 .lut_mask = 16'h0F0F;
defparam \u_DA1_CNT10|CNT[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \u_DA1_CNT10|CNT[0] (
	.clk(\u_DA1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA1_CNT10|CNT[0]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_CNT10|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[0] .is_wysiwyg = "true";
defparam \u_DA1_CNT10|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \u_DA1_CNT10|CNT[1]~9 (
// Equation(s):
// \u_DA1_CNT10|CNT[1]~9_combout  = (\u_DA1_CNT10|CNT [0] & (\u_DA1_CNT10|CNT [1] $ (VCC))) # (!\u_DA1_CNT10|CNT [0] & (\u_DA1_CNT10|CNT [1] & VCC))
// \u_DA1_CNT10|CNT[1]~10  = CARRY((\u_DA1_CNT10|CNT [0] & \u_DA1_CNT10|CNT [1]))

	.dataa(\u_DA1_CNT10|CNT [0]),
	.datab(\u_DA1_CNT10|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_DA1_CNT10|CNT[1]~9_combout ),
	.cout(\u_DA1_CNT10|CNT[1]~10 ));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[1]~9 .lut_mask = 16'h6688;
defparam \u_DA1_CNT10|CNT[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N5
dffeas \u_DA1_CNT10|CNT[1] (
	.clk(\u_DA1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA1_CNT10|CNT[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_CNT10|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[1] .is_wysiwyg = "true";
defparam \u_DA1_CNT10|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \u_DA1_CNT10|CNT[2]~11 (
// Equation(s):
// \u_DA1_CNT10|CNT[2]~11_combout  = (\u_DA1_CNT10|CNT [2] & (!\u_DA1_CNT10|CNT[1]~10 )) # (!\u_DA1_CNT10|CNT [2] & ((\u_DA1_CNT10|CNT[1]~10 ) # (GND)))
// \u_DA1_CNT10|CNT[2]~12  = CARRY((!\u_DA1_CNT10|CNT[1]~10 ) # (!\u_DA1_CNT10|CNT [2]))

	.dataa(\u_DA1_CNT10|CNT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_CNT10|CNT[1]~10 ),
	.combout(\u_DA1_CNT10|CNT[2]~11_combout ),
	.cout(\u_DA1_CNT10|CNT[2]~12 ));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[2]~11 .lut_mask = 16'h5A5F;
defparam \u_DA1_CNT10|CNT[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \u_DA1_CNT10|CNT[2] (
	.clk(\u_DA1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA1_CNT10|CNT[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_CNT10|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[2] .is_wysiwyg = "true";
defparam \u_DA1_CNT10|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \u_DA1_CNT10|CNT[3]~13 (
// Equation(s):
// \u_DA1_CNT10|CNT[3]~13_combout  = (\u_DA1_CNT10|CNT [3] & (\u_DA1_CNT10|CNT[2]~12  $ (GND))) # (!\u_DA1_CNT10|CNT [3] & (!\u_DA1_CNT10|CNT[2]~12  & VCC))
// \u_DA1_CNT10|CNT[3]~14  = CARRY((\u_DA1_CNT10|CNT [3] & !\u_DA1_CNT10|CNT[2]~12 ))

	.dataa(gnd),
	.datab(\u_DA1_CNT10|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_CNT10|CNT[2]~12 ),
	.combout(\u_DA1_CNT10|CNT[3]~13_combout ),
	.cout(\u_DA1_CNT10|CNT[3]~14 ));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[3]~13 .lut_mask = 16'hC30C;
defparam \u_DA1_CNT10|CNT[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \u_DA1_CNT10|CNT[3] (
	.clk(\u_DA1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA1_CNT10|CNT[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_CNT10|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[3] .is_wysiwyg = "true";
defparam \u_DA1_CNT10|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \u_DA1_CNT10|CNT[4]~15 (
// Equation(s):
// \u_DA1_CNT10|CNT[4]~15_combout  = (\u_DA1_CNT10|CNT [4] & (!\u_DA1_CNT10|CNT[3]~14 )) # (!\u_DA1_CNT10|CNT [4] & ((\u_DA1_CNT10|CNT[3]~14 ) # (GND)))
// \u_DA1_CNT10|CNT[4]~16  = CARRY((!\u_DA1_CNT10|CNT[3]~14 ) # (!\u_DA1_CNT10|CNT [4]))

	.dataa(\u_DA1_CNT10|CNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_CNT10|CNT[3]~14 ),
	.combout(\u_DA1_CNT10|CNT[4]~15_combout ),
	.cout(\u_DA1_CNT10|CNT[4]~16 ));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[4]~15 .lut_mask = 16'h5A5F;
defparam \u_DA1_CNT10|CNT[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N11
dffeas \u_DA1_CNT10|CNT[4] (
	.clk(\u_DA1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA1_CNT10|CNT[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_CNT10|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[4] .is_wysiwyg = "true";
defparam \u_DA1_CNT10|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \u_DA1_CNT10|CNT[5]~17 (
// Equation(s):
// \u_DA1_CNT10|CNT[5]~17_combout  = (\u_DA1_CNT10|CNT [5] & (\u_DA1_CNT10|CNT[4]~16  $ (GND))) # (!\u_DA1_CNT10|CNT [5] & (!\u_DA1_CNT10|CNT[4]~16  & VCC))
// \u_DA1_CNT10|CNT[5]~18  = CARRY((\u_DA1_CNT10|CNT [5] & !\u_DA1_CNT10|CNT[4]~16 ))

	.dataa(\u_DA1_CNT10|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_CNT10|CNT[4]~16 ),
	.combout(\u_DA1_CNT10|CNT[5]~17_combout ),
	.cout(\u_DA1_CNT10|CNT[5]~18 ));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[5]~17 .lut_mask = 16'hA50A;
defparam \u_DA1_CNT10|CNT[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N13
dffeas \u_DA1_CNT10|CNT[5] (
	.clk(\u_DA1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA1_CNT10|CNT[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_CNT10|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[5] .is_wysiwyg = "true";
defparam \u_DA1_CNT10|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \u_DA1_CNT10|CNT[6]~19 (
// Equation(s):
// \u_DA1_CNT10|CNT[6]~19_combout  = (\u_DA1_CNT10|CNT [6] & (!\u_DA1_CNT10|CNT[5]~18 )) # (!\u_DA1_CNT10|CNT [6] & ((\u_DA1_CNT10|CNT[5]~18 ) # (GND)))
// \u_DA1_CNT10|CNT[6]~20  = CARRY((!\u_DA1_CNT10|CNT[5]~18 ) # (!\u_DA1_CNT10|CNT [6]))

	.dataa(gnd),
	.datab(\u_DA1_CNT10|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_CNT10|CNT[5]~18 ),
	.combout(\u_DA1_CNT10|CNT[6]~19_combout ),
	.cout(\u_DA1_CNT10|CNT[6]~20 ));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[6]~19 .lut_mask = 16'h3C3F;
defparam \u_DA1_CNT10|CNT[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N15
dffeas \u_DA1_CNT10|CNT[6] (
	.clk(\u_DA1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA1_CNT10|CNT[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_CNT10|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[6] .is_wysiwyg = "true";
defparam \u_DA1_CNT10|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \u_DA1_CNT10|CNT[7]~21 (
// Equation(s):
// \u_DA1_CNT10|CNT[7]~21_combout  = (\u_DA1_CNT10|CNT [7] & (\u_DA1_CNT10|CNT[6]~20  $ (GND))) # (!\u_DA1_CNT10|CNT [7] & (!\u_DA1_CNT10|CNT[6]~20  & VCC))
// \u_DA1_CNT10|CNT[7]~22  = CARRY((\u_DA1_CNT10|CNT [7] & !\u_DA1_CNT10|CNT[6]~20 ))

	.dataa(gnd),
	.datab(\u_DA1_CNT10|CNT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_CNT10|CNT[6]~20 ),
	.combout(\u_DA1_CNT10|CNT[7]~21_combout ),
	.cout(\u_DA1_CNT10|CNT[7]~22 ));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[7]~21 .lut_mask = 16'hC30C;
defparam \u_DA1_CNT10|CNT[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas \u_DA1_CNT10|CNT[7] (
	.clk(\u_DA1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA1_CNT10|CNT[7]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_CNT10|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[7] .is_wysiwyg = "true";
defparam \u_DA1_CNT10|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \u_DA1_CNT10|CNT[8]~23 (
// Equation(s):
// \u_DA1_CNT10|CNT[8]~23_combout  = (\u_DA1_CNT10|CNT [8] & (!\u_DA1_CNT10|CNT[7]~22 )) # (!\u_DA1_CNT10|CNT [8] & ((\u_DA1_CNT10|CNT[7]~22 ) # (GND)))
// \u_DA1_CNT10|CNT[8]~24  = CARRY((!\u_DA1_CNT10|CNT[7]~22 ) # (!\u_DA1_CNT10|CNT [8]))

	.dataa(gnd),
	.datab(\u_DA1_CNT10|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA1_CNT10|CNT[7]~22 ),
	.combout(\u_DA1_CNT10|CNT[8]~23_combout ),
	.cout(\u_DA1_CNT10|CNT[8]~24 ));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[8]~23 .lut_mask = 16'h3C3F;
defparam \u_DA1_CNT10|CNT[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N19
dffeas \u_DA1_CNT10|CNT[8] (
	.clk(\u_DA1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA1_CNT10|CNT[8]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_CNT10|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[8] .is_wysiwyg = "true";
defparam \u_DA1_CNT10|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \u_DA1_CNT10|CNT[9]~25 (
// Equation(s):
// \u_DA1_CNT10|CNT[9]~25_combout  = \u_DA1_CNT10|CNT[8]~24  $ (!\u_DA1_CNT10|CNT [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_DA1_CNT10|CNT [9]),
	.cin(\u_DA1_CNT10|CNT[8]~24 ),
	.combout(\u_DA1_CNT10|CNT[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[9]~25 .lut_mask = 16'hF00F;
defparam \u_DA1_CNT10|CNT[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N21
dffeas \u_DA1_CNT10|CNT[9] (
	.clk(\u_DA1_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA1_CNT10|CNT[9]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA1_CNT10|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA1_CNT10|CNT[9] .is_wysiwyg = "true";
defparam \u_DA1_CNT10|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \inst6|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_DA1_DEV|FREQ_OUT~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\u_DA1_CNT10|CNT [9],\u_DA1_CNT10|CNT [8],\u_DA1_CNT10|CNT [7],\u_DA1_CNT10|CNT [6],\u_DA1_CNT10|CNT [5],\u_DA1_CNT10|CNT [4],\u_DA1_CNT10|CNT [3],\u_DA1_CNT10|CNT [2],\u_DA1_CNT10|CNT [1],\u_DA1_CNT10|CNT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../script/sin.mif";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "SINROM:inst6|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 9;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 14;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 9;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .mem_init4 = 1024'h0783C1E0F0783C1E0F0783C1C0E070381C0E070381C0E068341A0D068341A0D06834180C06030180C06030180C0602C160B0582C160B0582C160A05028140A05028140A0502812090482412090482412090482010080402010080402010080401C0E070381C0E070381C0E07038180C06030180C06030180C06030180A050281;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h40A05028140A05028140A040201008040201008040201008040201006030180C06030180C06030180C06030180C0402010080402010080402010080402010080402010040201008040201008040201008040201008040201008040201008040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040201008040201008040201008040201008040201008040201008040402010;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h0804020100804020100804020100804020100C06030180C06030180C06030180C0603018100804020100804020100804020100804028140A05028140A05028140A05028180C06030180C06030180C06030180E070381C0E070381C0E070381C100804020100804020100804020120904824120904824120904828140A05028140A05028140A0582C160B0582C160B0582C180C06030180C06030180C060341A0D068341A0D068341A0E070381C0E070381C0E0703C1E0F0783C1E0F0783C1E0F0804020100804020100804022110884422110884422110904824120904824120904826130984C26130984C26130985028140A05028140A05028150A8542A150A;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h8542A150A8542C160B0582C160B0582C160B05C2E170B85C2E170B85C2E170B86030180C06030180C06030180C06432190C86432190C86432190C864341A0D068341A0D068341A0D068341B0D86C361B0D86C361B0D86C361B0D86C381C0E070381C0E070381C0E070381C0E0703A1D0E8743A1D0E8743A1D0E8743A1D0E8743A1D0E8783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hF87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F8783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783A1D0E8743A1D0E8743A1D0E8743A1D0E8743A1D0E870381C0E070381C0E070381C0E070381C0E06C361B0D86C361B0D86C361B0D86C361B0D068341A0D068341A0D068341A0D06432190C86432190C86432190C86430180C06030180C06030180C0602E170B85C2E170B85C2E170B85C2C160B0582C160B0582C160B0542A150A8542A150A8542A150A05028140A05028140A05026130984C26130984C2613098482412090482412090482411088442211088442211088402010080402010080402010;
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \inst6|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_DA1_DEV|FREQ_OUT~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\u_DA1_CNT10|CNT [9],\u_DA1_CNT10|CNT [8],\u_DA1_CNT10|CNT [7],\u_DA1_CNT10|CNT [6],\u_DA1_CNT10|CNT [5],\u_DA1_CNT10|CNT [4],\u_DA1_CNT10|CNT [3],\u_DA1_CNT10|CNT [2],\u_DA1_CNT10|CNT [1],\u_DA1_CNT10|CNT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../script/sin.mif";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SINROM:inst6|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 14;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0E0642C13080341406018003A1A0B850200D0501C08010F06C3014088381608028083E1C0C858240F060240C030007434170A0441C0B04014041F0E0642C13080341407020083E1C0C85826100682810050107C381A0B850220E060240C030087836190B04C220E058240C030087838190B050220F060280E05010003A1B0C85;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h828110783414080300C021F0E86830160A0441E0D058240E05010003C1C0D0602C14090401C0C050200E05018043E1D0E06830160A04C220F0703014090381808020087C3C1C0D86430170A8502411080381A0C058241007030140602008003E1E0E870361A0C8602E160A850261309044200F078381A0C0602C140A048241008038180C060281408040180C06020100804010080402010000000000000000000000000000000000010080402010100804020180C0604020140A06030180E0804024120A0502C180C068381E0F080442413098502A160B860321A0D8703A1E0F8000202018140C0704024160C068382011090502A170C064361C0F07C0202020;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h180E09050301C0F0884C28160C068381D0F804060503820140C0704024140B060341C0F000040503824160D0784428160C0683A1F0080C0C08050341E110A058321B0E800040503828180F088502C190E078020303024160E0884C2C190D878020303024180E088502E1A0E07C0405040281A1009858321C0F80808070503420130B064381F01014100B0704428170D074000303024180F09058321C0F8080A080583822140C06C3C010201C140D080502E1A0E80006060503420130B064381F01818120C078482A190E07C04050402C1E120A860361E008100E0B0704428170D0740003030241A1009858321C0F8080A080583822140B8683A0001818120C07;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h8482A180D874000303024180F090542E1A0E80006050402C1C1109858321C0F0040806048301C110A058321C0F00406060482C1C1009854301A0E87C040403024160E080482A170C8703C00010140E090583820120A058301A0E87C02030281C120B0683C22130A85C301A0E0780002018140E09058301C100884C2A160C064361D0F0000203020180E080502C1A0E0784424130A0582E180C868381D0F07C00010100C08050301C10090502C180C068381E10080442413098502A150B0582E170C06432190D068361B0E070381D0E8743A1E0F0783C1E0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1E0F0783C1E0E8743A1D0E070381B0D86834190C86430170;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hB8582C150A8502613090442010078381A0C0602C14090401C0C050200C04010007C3C1D0E06832180B8582813090441E0E0682C1408038180803008003C1D0D86430160A84C221007030160903814060200078381A0C05C2A130883C1A0B0481C0A030087C3A1A0C05828120803816090381404000F07032170A848200E058240C040107C3A1A0C05426100702C1206018043C1C0C8582811070301206020043C1C0C85826110702C1005018003A1A0B854240F060240C030007436180A8481E0C0481806000E8682E14088381608028083E1C0C8582610068240C030007434170A0441C0B03810021E0D8602A120782C10050107C38190A8481E0C048180600;
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \u_DA2_DEV|FREQ_OUT~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_DA2_DEV|FREQ_OUT~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_DA2_DEV|FREQ_OUT~clkctrl_outclk ));
// synopsys translate_off
defparam \u_DA2_DEV|FREQ_OUT~clkctrl .clock_type = "global clock";
defparam \u_DA2_DEV|FREQ_OUT~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneive_lcell_comb \u_DA2_CNT10|CNT[0]~27 (
// Equation(s):
// \u_DA2_CNT10|CNT[0]~27_combout  = !\u_DA2_CNT10|CNT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_DA2_CNT10|CNT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_DA2_CNT10|CNT[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[0]~27 .lut_mask = 16'h0F0F;
defparam \u_DA2_CNT10|CNT[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N9
dffeas \u_DA2_CNT10|CNT[0] (
	.clk(\u_DA2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA2_CNT10|CNT[0]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_CNT10|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[0] .is_wysiwyg = "true";
defparam \u_DA2_CNT10|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneive_lcell_comb \u_DA2_CNT10|CNT[1]~9 (
// Equation(s):
// \u_DA2_CNT10|CNT[1]~9_combout  = (\u_DA2_CNT10|CNT [1] & (\u_DA2_CNT10|CNT [0] $ (VCC))) # (!\u_DA2_CNT10|CNT [1] & (\u_DA2_CNT10|CNT [0] & VCC))
// \u_DA2_CNT10|CNT[1]~10  = CARRY((\u_DA2_CNT10|CNT [1] & \u_DA2_CNT10|CNT [0]))

	.dataa(\u_DA2_CNT10|CNT [1]),
	.datab(\u_DA2_CNT10|CNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_DA2_CNT10|CNT[1]~9_combout ),
	.cout(\u_DA2_CNT10|CNT[1]~10 ));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[1]~9 .lut_mask = 16'h6688;
defparam \u_DA2_CNT10|CNT[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N11
dffeas \u_DA2_CNT10|CNT[1] (
	.clk(\u_DA2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA2_CNT10|CNT[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_CNT10|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[1] .is_wysiwyg = "true";
defparam \u_DA2_CNT10|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneive_lcell_comb \u_DA2_CNT10|CNT[2]~11 (
// Equation(s):
// \u_DA2_CNT10|CNT[2]~11_combout  = (\u_DA2_CNT10|CNT [2] & (!\u_DA2_CNT10|CNT[1]~10 )) # (!\u_DA2_CNT10|CNT [2] & ((\u_DA2_CNT10|CNT[1]~10 ) # (GND)))
// \u_DA2_CNT10|CNT[2]~12  = CARRY((!\u_DA2_CNT10|CNT[1]~10 ) # (!\u_DA2_CNT10|CNT [2]))

	.dataa(\u_DA2_CNT10|CNT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_CNT10|CNT[1]~10 ),
	.combout(\u_DA2_CNT10|CNT[2]~11_combout ),
	.cout(\u_DA2_CNT10|CNT[2]~12 ));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[2]~11 .lut_mask = 16'h5A5F;
defparam \u_DA2_CNT10|CNT[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y23_N13
dffeas \u_DA2_CNT10|CNT[2] (
	.clk(\u_DA2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA2_CNT10|CNT[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_CNT10|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[2] .is_wysiwyg = "true";
defparam \u_DA2_CNT10|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneive_lcell_comb \u_DA2_CNT10|CNT[3]~13 (
// Equation(s):
// \u_DA2_CNT10|CNT[3]~13_combout  = (\u_DA2_CNT10|CNT [3] & (\u_DA2_CNT10|CNT[2]~12  $ (GND))) # (!\u_DA2_CNT10|CNT [3] & (!\u_DA2_CNT10|CNT[2]~12  & VCC))
// \u_DA2_CNT10|CNT[3]~14  = CARRY((\u_DA2_CNT10|CNT [3] & !\u_DA2_CNT10|CNT[2]~12 ))

	.dataa(gnd),
	.datab(\u_DA2_CNT10|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_CNT10|CNT[2]~12 ),
	.combout(\u_DA2_CNT10|CNT[3]~13_combout ),
	.cout(\u_DA2_CNT10|CNT[3]~14 ));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[3]~13 .lut_mask = 16'hC30C;
defparam \u_DA2_CNT10|CNT[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y23_N15
dffeas \u_DA2_CNT10|CNT[3] (
	.clk(\u_DA2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA2_CNT10|CNT[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_CNT10|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[3] .is_wysiwyg = "true";
defparam \u_DA2_CNT10|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneive_lcell_comb \u_DA2_CNT10|CNT[4]~15 (
// Equation(s):
// \u_DA2_CNT10|CNT[4]~15_combout  = (\u_DA2_CNT10|CNT [4] & (!\u_DA2_CNT10|CNT[3]~14 )) # (!\u_DA2_CNT10|CNT [4] & ((\u_DA2_CNT10|CNT[3]~14 ) # (GND)))
// \u_DA2_CNT10|CNT[4]~16  = CARRY((!\u_DA2_CNT10|CNT[3]~14 ) # (!\u_DA2_CNT10|CNT [4]))

	.dataa(gnd),
	.datab(\u_DA2_CNT10|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_CNT10|CNT[3]~14 ),
	.combout(\u_DA2_CNT10|CNT[4]~15_combout ),
	.cout(\u_DA2_CNT10|CNT[4]~16 ));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[4]~15 .lut_mask = 16'h3C3F;
defparam \u_DA2_CNT10|CNT[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y23_N17
dffeas \u_DA2_CNT10|CNT[4] (
	.clk(\u_DA2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA2_CNT10|CNT[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_CNT10|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[4] .is_wysiwyg = "true";
defparam \u_DA2_CNT10|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneive_lcell_comb \u_DA2_CNT10|CNT[5]~17 (
// Equation(s):
// \u_DA2_CNT10|CNT[5]~17_combout  = (\u_DA2_CNT10|CNT [5] & (\u_DA2_CNT10|CNT[4]~16  $ (GND))) # (!\u_DA2_CNT10|CNT [5] & (!\u_DA2_CNT10|CNT[4]~16  & VCC))
// \u_DA2_CNT10|CNT[5]~18  = CARRY((\u_DA2_CNT10|CNT [5] & !\u_DA2_CNT10|CNT[4]~16 ))

	.dataa(gnd),
	.datab(\u_DA2_CNT10|CNT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_CNT10|CNT[4]~16 ),
	.combout(\u_DA2_CNT10|CNT[5]~17_combout ),
	.cout(\u_DA2_CNT10|CNT[5]~18 ));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[5]~17 .lut_mask = 16'hC30C;
defparam \u_DA2_CNT10|CNT[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y23_N19
dffeas \u_DA2_CNT10|CNT[5] (
	.clk(\u_DA2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA2_CNT10|CNT[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_CNT10|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[5] .is_wysiwyg = "true";
defparam \u_DA2_CNT10|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneive_lcell_comb \u_DA2_CNT10|CNT[6]~19 (
// Equation(s):
// \u_DA2_CNT10|CNT[6]~19_combout  = (\u_DA2_CNT10|CNT [6] & (!\u_DA2_CNT10|CNT[5]~18 )) # (!\u_DA2_CNT10|CNT [6] & ((\u_DA2_CNT10|CNT[5]~18 ) # (GND)))
// \u_DA2_CNT10|CNT[6]~20  = CARRY((!\u_DA2_CNT10|CNT[5]~18 ) # (!\u_DA2_CNT10|CNT [6]))

	.dataa(gnd),
	.datab(\u_DA2_CNT10|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_CNT10|CNT[5]~18 ),
	.combout(\u_DA2_CNT10|CNT[6]~19_combout ),
	.cout(\u_DA2_CNT10|CNT[6]~20 ));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[6]~19 .lut_mask = 16'h3C3F;
defparam \u_DA2_CNT10|CNT[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y23_N21
dffeas \u_DA2_CNT10|CNT[6] (
	.clk(\u_DA2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA2_CNT10|CNT[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_CNT10|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[6] .is_wysiwyg = "true";
defparam \u_DA2_CNT10|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneive_lcell_comb \u_DA2_CNT10|CNT[7]~21 (
// Equation(s):
// \u_DA2_CNT10|CNT[7]~21_combout  = (\u_DA2_CNT10|CNT [7] & (\u_DA2_CNT10|CNT[6]~20  $ (GND))) # (!\u_DA2_CNT10|CNT [7] & (!\u_DA2_CNT10|CNT[6]~20  & VCC))
// \u_DA2_CNT10|CNT[7]~22  = CARRY((\u_DA2_CNT10|CNT [7] & !\u_DA2_CNT10|CNT[6]~20 ))

	.dataa(\u_DA2_CNT10|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_CNT10|CNT[6]~20 ),
	.combout(\u_DA2_CNT10|CNT[7]~21_combout ),
	.cout(\u_DA2_CNT10|CNT[7]~22 ));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[7]~21 .lut_mask = 16'hA50A;
defparam \u_DA2_CNT10|CNT[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y23_N23
dffeas \u_DA2_CNT10|CNT[7] (
	.clk(\u_DA2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA2_CNT10|CNT[7]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_CNT10|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[7] .is_wysiwyg = "true";
defparam \u_DA2_CNT10|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneive_lcell_comb \u_DA2_CNT10|CNT[8]~23 (
// Equation(s):
// \u_DA2_CNT10|CNT[8]~23_combout  = (\u_DA2_CNT10|CNT [8] & (!\u_DA2_CNT10|CNT[7]~22 )) # (!\u_DA2_CNT10|CNT [8] & ((\u_DA2_CNT10|CNT[7]~22 ) # (GND)))
// \u_DA2_CNT10|CNT[8]~24  = CARRY((!\u_DA2_CNT10|CNT[7]~22 ) # (!\u_DA2_CNT10|CNT [8]))

	.dataa(gnd),
	.datab(\u_DA2_CNT10|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_DA2_CNT10|CNT[7]~22 ),
	.combout(\u_DA2_CNT10|CNT[8]~23_combout ),
	.cout(\u_DA2_CNT10|CNT[8]~24 ));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[8]~23 .lut_mask = 16'h3C3F;
defparam \u_DA2_CNT10|CNT[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \u_DA2_CNT10|CNT[8] (
	.clk(\u_DA2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA2_CNT10|CNT[8]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_CNT10|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[8] .is_wysiwyg = "true";
defparam \u_DA2_CNT10|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneive_lcell_comb \u_DA2_CNT10|CNT[9]~25 (
// Equation(s):
// \u_DA2_CNT10|CNT[9]~25_combout  = \u_DA2_CNT10|CNT [9] $ (!\u_DA2_CNT10|CNT[8]~24 )

	.dataa(\u_DA2_CNT10|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_DA2_CNT10|CNT[8]~24 ),
	.combout(\u_DA2_CNT10|CNT[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[9]~25 .lut_mask = 16'hA5A5;
defparam \u_DA2_CNT10|CNT[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y23_N27
dffeas \u_DA2_CNT10|CNT[9] (
	.clk(\u_DA2_DEV|FREQ_OUT~clkctrl_outclk ),
	.d(\u_DA2_CNT10|CNT[9]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_DA2_CNT10|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_DA2_CNT10|CNT[9] .is_wysiwyg = "true";
defparam \u_DA2_CNT10|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y23_N0
cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_DA2_DEV|FREQ_OUT~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\u_DA2_CNT10|CNT [9],\u_DA2_CNT10|CNT [8],\u_DA2_CNT10|CNT [7],\u_DA2_CNT10|CNT [6],\u_DA2_CNT10|CNT [5],\u_DA2_CNT10|CNT [4],\u_DA2_CNT10|CNT [3],\u_DA2_CNT10|CNT [2],\u_DA2_CNT10|CNT [1],\u_DA2_CNT10|CNT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../script/sin.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "SINROM:inst14|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init4 = 1024'h0783C1E0F0783C1E0F0783C1C0E070381C0E070381C0E068341A0D068341A0D06834180C06030180C06030180C0602C160B0582C160B0582C160A05028140A05028140A0502812090482412090482412090482010080402010080402010080401C0E070381C0E070381C0E07038180C06030180C06030180C06030180A050281;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h40A05028140A05028140A040201008040201008040201008040201006030180C06030180C06030180C06030180C0402010080402010080402010080402010080402010040201008040201008040201008040201008040201008040201008040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040201008040201008040201008040201008040201008040201008040402010;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h0804020100804020100804020100804020100C06030180C06030180C06030180C0603018100804020100804020100804020100804028140A05028140A05028140A05028180C06030180C06030180C06030180E070381C0E070381C0E070381C100804020100804020100804020120904824120904824120904828140A05028140A05028140A0582C160B0582C160B0582C180C06030180C06030180C060341A0D068341A0D068341A0E070381C0E070381C0E0703C1E0F0783C1E0F0783C1E0F0804020100804020100804022110884422110884422110904824120904824120904826130984C26130984C26130985028140A05028140A05028150A8542A150A;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h8542A150A8542C160B0582C160B0582C160B05C2E170B85C2E170B85C2E170B86030180C06030180C06030180C06432190C86432190C86432190C864341A0D068341A0D068341A0D068341B0D86C361B0D86C361B0D86C361B0D86C381C0E070381C0E070381C0E070381C0E0703A1D0E8743A1D0E8743A1D0E8743A1D0E8743A1D0E8783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hF87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F8783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783A1D0E8743A1D0E8743A1D0E8743A1D0E8743A1D0E870381C0E070381C0E070381C0E070381C0E06C361B0D86C361B0D86C361B0D86C361B0D068341A0D068341A0D068341A0D06432190C86432190C86432190C86430180C06030180C06030180C0602E170B85C2E170B85C2E170B85C2C160B0582C160B0582C160B0542A150A8542A150A8542A150A05028140A05028140A05026130984C26130984C2613098482412090482412090482411088442211088442211088402010080402010080402010;
// synopsys translate_on

// Location: M9K_X27_Y22_N0
cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_DA2_DEV|FREQ_OUT~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\u_DA2_CNT10|CNT [9],\u_DA2_CNT10|CNT [8],\u_DA2_CNT10|CNT [7],\u_DA2_CNT10|CNT [6],\u_DA2_CNT10|CNT [5],\u_DA2_CNT10|CNT [4],\u_DA2_CNT10|CNT [3],\u_DA2_CNT10|CNT [2],\u_DA2_CNT10|CNT [1],\u_DA2_CNT10|CNT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../script/sin.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SINROM:inst14|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0E0642C13080341406018003A1A0B850200D0501C08010F06C3014088381608028083E1C0C858240F060240C030007434170A0441C0B04014041F0E0642C13080341407020083E1C0C85826100682810050107C381A0B850220E060240C030087836190B04C220E058240C030087838190B050220F060280E05010003A1B0C85;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h828110783414080300C021F0E86830160A0441E0D058240E05010003C1C0D0602C14090401C0C050200E05018043E1D0E06830160A04C220F0703014090381808020087C3C1C0D86430170A8502411080381A0C058241007030140602008003E1E0E870361A0C8602E160A850261309044200F078381A0C0602C140A048241008038180C060281408040180C06020100804010080402010000000000000000000000000000000000010080402010100804020180C0604020140A06030180E0804024120A0502C180C068381E0F080442413098502A160B860321A0D8703A1E0F8000202018140C0704024160C068382011090502A170C064361C0F07C0202020;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h180E09050301C0F0884C28160C068381D0F804060503820140C0704024140B060341C0F000040503824160D0784428160C0683A1F0080C0C08050341E110A058321B0E800040503828180F088502C190E078020303024160E0884C2C190D878020303024180E088502E1A0E07C0405040281A1009858321C0F80808070503420130B064381F01014100B0704428170D074000303024180F09058321C0F8080A080583822140C06C3C010201C140D080502E1A0E80006060503420130B064381F01818120C078482A190E07C04050402C1E120A860361E008100E0B0704428170D0740003030241A1009858321C0F8080A080583822140B8683A0001818120C07;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h8482A180D874000303024180F090542E1A0E80006050402C1C1109858321C0F0040806048301C110A058321C0F00406060482C1C1009854301A0E87C040403024160E080482A170C8703C00010140E090583820120A058301A0E87C02030281C120B0683C22130A85C301A0E0780002018140E09058301C100884C2A160C064361D0F0000203020180E080502C1A0E0784424130A0582E180C868381D0F07C00010100C08050301C10090502C180C068381E10080442413098502A150B0582E170C06432190D068361B0E070381D0E8743A1E0F0783C1E0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1E0F0783C1E0E8743A1D0E070381B0D86834190C86430170;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hB8582C150A8502613090442010078381A0C0602C14090401C0C050200C04010007C3C1D0E06832180B8582813090441E0E0682C1408038180803008003C1D0D86430160A84C221007030160903814060200078381A0C05C2A130883C1A0B0481C0A030087C3A1A0C05828120803816090381404000F07032170A848200E058240C040107C3A1A0C05426100702C1206018043C1C0C8582811070301206020043C1C0C85826110702C1005018003A1A0B854240F060240C030007436180A8481E0C0481806000E8682E14088381608028083E1C0C8582610068240C030007434170A0441C0B03810021E0D8602A120782C10050107C38190A8481E0C048180600;
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y12_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: CLKCTRL_G1
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hFE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|~GND (
// Equation(s):
// \auto_signaltap_0|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .lut_mask = 16'h0000;
defparam \auto_signaltap_0|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hA0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hEAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'hE444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hAA18;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hBCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hEEEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hEEEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20 .lut_mask = 16'hFF20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18 .lut_mask = 16'hC3C3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hAAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h0003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h3F0D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'hFF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17 .lut_mask = 16'hFFE0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'hB1A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .lut_mask = 16'h3F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hA0E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h1500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h80AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hFF2A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h00D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .lut_mask = 16'hCD05;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .lut_mask = 16'hEAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'h5A5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~6 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'hB5EC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'h0A05;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'hB522;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'hC3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h5411;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h0401;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h1500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'hFFEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'h2AAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'h22EE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h4440;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 .lut_mask = 16'hA5A5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hCEC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hE4CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h1300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hDC10;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .lut_mask = 16'hFF77;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 .lut_mask = 16'hFCCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 16'h5400;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34 .lut_mask = 16'h0AAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [95]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [95]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [94]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [94]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [93]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [93]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [92]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [92]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [91]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [91]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [90]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [90]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [89]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [89]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [88]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [88]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [87]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [87]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [86]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [86]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [85]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [85]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [84]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [84]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [83]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [83]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [82]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [82]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [81]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [81]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [80]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [80]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [79]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [79]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [78]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [78]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [76]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [76]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [75]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [75]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [73]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [73]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [72]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [72]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .lut_mask = 16'hCCFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .lut_mask = 16'h0020;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .lut_mask = 16'h0A02;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .lut_mask = 16'h8800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb QIC_SIGNALTAP_GND(
// Equation(s):
// \QIC_SIGNALTAP_GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\QIC_SIGNALTAP_GND~combout ),
	.cout());
// synopsys translate_off
defparam QIC_SIGNALTAP_GND.lut_mask = 16'h0000;
defparam QIC_SIGNALTAP_GND.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[17]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \auto_signaltap_0|acq_trigger_in_reg[17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \auto_signaltap_0|acq_trigger_in_reg[20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 .lut_mask = 16'hABF1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q ),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[18]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \auto_signaltap_0|acq_trigger_in_reg[18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \auto_signaltap_0|acq_trigger_in_reg[19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \auto_signaltap_0|acq_trigger_in_reg[21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [21]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [21]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \auto_signaltap_0|acq_trigger_in_reg[22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [72]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [24]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [73]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [24]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \auto_signaltap_0|acq_trigger_in_reg[23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [23]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [23]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \auto_signaltap_0|acq_trigger_in_reg[29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [88]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [29]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [87]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [89]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0 .lut_mask = 16'hB8BD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [29]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [89]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N15
dffeas \auto_signaltap_0|acq_trigger_in_reg[31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [93]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [95]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [31]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [94]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [31]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [95]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [90]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [91]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [30]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [92]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [30]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [92]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [75]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [76]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [25]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [25]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[28]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[28]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N15
dffeas \auto_signaltap_0|acq_trigger_in_reg[28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [85]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [86]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [28]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [84]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [28]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [86]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \auto_signaltap_0|acq_trigger_in_reg[26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [78]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [79]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [26]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [80]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [26]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [80]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[27]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \auto_signaltap_0|acq_trigger_in_reg[27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [82]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [83]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [27]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [81]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [27]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [83]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[4]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \auto_signaltap_0|acq_trigger_in_reg[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \auto_signaltap_0|acq_trigger_in_reg[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[10]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \auto_signaltap_0|acq_trigger_in_reg[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[11]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[12]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \auto_signaltap_0|acq_trigger_in_reg[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \auto_signaltap_0|acq_trigger_in_reg[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \auto_signaltap_0|acq_trigger_in_reg[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \auto_signaltap_0|acq_trigger_in_reg[16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[5]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \auto_signaltap_0|acq_trigger_in_reg[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[6]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \auto_signaltap_0|acq_trigger_in_reg[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .lut_mask = 16'hCDF1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 16'hA000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10 .lut_mask = 16'h88F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 16'h0F05;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~10_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~10 .lut_mask = 16'h9988;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~12_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~12 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~14 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~16_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~16 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~18_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~18 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~20 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~22_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~22 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~24 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~24_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~24 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~26 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~26 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~28 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~28 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 16'hF310;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 16'hAA00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .lut_mask = 16'hC010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .lut_mask = 16'h8090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .lut_mask = 16'h8090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .lut_mask = 16'h8090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .lut_mask = 16'hC004;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .lut_mask = 16'hC010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = 16'h8090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .lut_mask = 16'hC004;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7 .lut_mask = 16'h4800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .lut_mask = 16'hF00F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .lut_mask = 16'hC010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 16'h0003;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 16'h8090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6 .lut_mask = 16'h4848;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 16'h8080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .lut_mask = 16'h2322;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .lut_mask = 16'hC0EA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .lut_mask = 16'h3090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .lut_mask = 16'h6300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .lut_mask = 16'h3900;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .lut_mask = 16'h6300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .lut_mask = 16'h6300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .lut_mask = 16'h3900;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .lut_mask = 16'h20D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .lut_mask = 16'h3900;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .lut_mask = 16'h3900;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .lut_mask = 16'h3900;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .lut_mask = 16'h0FF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 16'h3130;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 16'hABAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 .lut_mask = 16'hF8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 16'hD2D2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 16'h00E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .lut_mask = 16'h0030;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .lut_mask = 16'hFF7F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 16'h0010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .lut_mask = 16'hAA00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 16'hE000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .lut_mask = 16'hFCFC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .lut_mask = 16'hAAC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .lut_mask = 16'h4540;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .lut_mask = 16'h5000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .lut_mask = 16'h0400;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .lut_mask = 16'h4114;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1 .lut_mask = 16'h5444;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 .lut_mask = 16'h0550;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 .lut_mask = 16'h4114;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 .lut_mask = 16'h8AAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 .lut_mask = 16'hF700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 .lut_mask = 16'hF700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 .lut_mask = 16'h020A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~5 .lut_mask = 16'h65CF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 .lut_mask = 16'h7800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 .lut_mask = 16'h7800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~2 .lut_mask = 16'hFFFD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~3 .lut_mask = 16'h22AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .lut_mask = 16'h0CC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|~VCC (
// Equation(s):
// \auto_signaltap_0|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|~VCC~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~VCC .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|~VCC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 16'hF4A4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 16'hDAD0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 16'hF4A4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .lut_mask = 16'hEC2C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .lut_mask = 16'hE5E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .lut_mask = 16'hEC64;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 16'hDC98;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|~VCC~combout ),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 16'hF588;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 .lut_mask = 16'hE5E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 .lut_mask = 16'hDAD0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .lut_mask = 16'hAEA4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .lut_mask = 16'hBC8C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20 .lut_mask = 16'hF4A4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21 .lut_mask = 16'hF588;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 .lut_mask = 16'hADA8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 (
	.dataa(\auto_signaltap_0|~GND~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 .lut_mask = 16'hBC8C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8 .lut_mask = 16'hCE0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9 .lut_mask = 16'h5AF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 16'h0022;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 16'hF0F8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 16'h0200;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \auto_signaltap_0|acq_data_in_reg[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 16'hFFDF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hC3C3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 16'h7F3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .lut_mask = 16'h3C3C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \auto_signaltap_0|acq_data_in_reg[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[2]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \auto_signaltap_0|acq_data_in_reg[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[3]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \auto_signaltap_0|acq_data_in_reg[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[4]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \auto_signaltap_0|acq_data_in_reg[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \auto_signaltap_0|acq_data_in_reg[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \auto_signaltap_0|acq_data_in_reg[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[7]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \auto_signaltap_0|acq_data_in_reg[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[8]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \auto_signaltap_0|acq_data_in_reg[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load .lut_mask = 16'hEFCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[9]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \auto_signaltap_0|acq_data_in_reg[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[10]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \auto_signaltap_0|acq_data_in_reg[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[11]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \auto_signaltap_0|acq_data_in_reg[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[12]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \auto_signaltap_0|acq_data_in_reg[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[13]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \auto_signaltap_0|acq_data_in_reg[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N25
dffeas \auto_signaltap_0|acq_data_in_reg[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N11
dffeas \auto_signaltap_0|acq_data_in_reg[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[16]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \auto_signaltap_0|acq_data_in_reg[16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[17]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \auto_signaltap_0|acq_data_in_reg[17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[18]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N27
dffeas \auto_signaltap_0|acq_data_in_reg[18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[19]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \auto_signaltap_0|acq_data_in_reg[19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[20]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N11
dffeas \auto_signaltap_0|acq_data_in_reg[20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N25
dffeas \auto_signaltap_0|acq_data_in_reg[21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N11
dffeas \auto_signaltap_0|acq_data_in_reg[22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N29
dffeas \auto_signaltap_0|acq_data_in_reg[23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[24]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[24]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \auto_signaltap_0|acq_data_in_reg[24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[25]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \auto_signaltap_0|acq_data_in_reg[25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \auto_signaltap_0|acq_data_in_reg[26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_last_address = 1023;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 1024;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X12_Y17_N3
dffeas \auto_signaltap_0|acq_data_in_reg[27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [27]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N1
dffeas \auto_signaltap_0|acq_data_in_reg[28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N27
dffeas \auto_signaltap_0|acq_data_in_reg[29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[30]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[30]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \auto_signaltap_0|acq_data_in_reg[30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [30]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[31]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[31]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QIC_SIGNALTAP_GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \auto_signaltap_0|acq_data_in_reg[31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [31]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_data_width = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_data_width = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_last_address = 1023;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 1024;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 .lut_mask = 16'hCCFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [31]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [30]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [29]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [28]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [27]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [26]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [25]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [24]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [23]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [21]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [20]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .lut_mask = 16'hE2C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .lut_mask = 16'hEAC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .lut_mask = 16'hFAFA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 16'h3700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 .lut_mask = 16'hAAA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 16'h1F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 16'h1F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 16'h1F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 16'h1F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 16'h1F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 16'h1F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 16'h1F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 16'h1F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 16'h1F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 16'h1F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 16'h1F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 16'hF870;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 16'h1F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 16'h0005;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .lut_mask = 16'hFE00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 16'h2E22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 16'hCA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .lut_mask = 16'h0300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 .lut_mask = 16'hFEEE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'hE000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h0050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hDC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hF0F4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
