//Revision 2
//NOTE
// Default austriamicrosystems template for spectre
//END_NOTE

config top_ring_core_tb_spectre;
design IMP_TOP.top_ring_core_tb_spectre:schematic;
liblist myLib;

viewlist spectre, cmos_sch, schematic, veriloga, ahdl;
stoplist spectre;


cell IMP_TOP.config_va binding :veriloga;


endconfig
