{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740585203131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740585203132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 09:53:23 2025 " "Processing started: Wed Feb 26 09:53:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740585203132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740585203132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica_4_PWM -c Practica_4_PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica_4_PWM -c Practica_4_PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740585203132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740585203351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740585203351 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "debouncer_one_shot.v(21) " "Verilog HDL Module Instantiation warning at debouncer_one_shot.v(21): ignored dangling comma in List of Port Connections" {  } { { "debouncer_one_shot.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/debouncer_one_shot.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1740585209788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_one_shot.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer_one_shot.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_one_shot " "Found entity 1: debouncer_one_shot" {  } { { "debouncer_one_shot.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/debouncer_one_shot.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740585209789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740585209789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/debouncer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740585209790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740585209790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_debouncer " "Found entity 1: counter_debouncer" {  } { { "counter_debouncer.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/counter_debouncer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740585209791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740585209791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740585209792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740585209792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst debouncer_one_shot.v(12) " "Verilog HDL Implicit Net warning at debouncer_one_shot.v(12): created implicit net for \"rst\"" {  } { { "debouncer_one_shot.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/debouncer_one_shot.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740585209792 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pwm.v(18) " "Verilog HDL Instantiation warning at pwm.v(18): instance has no name" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1740585209792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm " "Elaborating entity \"pwm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740585209808 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "X pwm.v(10) " "Verilog HDL warning at pwm.v(10): object X used but never assigned" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1740585209809 "|pwm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "X 0 pwm.v(10) " "Net \"X\" at pwm.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740585209809 "|pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_one_shot debouncer_one_shot:DEB_ONE_SHOT_PB_INC " "Elaborating entity \"debouncer_one_shot\" for hierarchy \"debouncer_one_shot:DEB_ONE_SHOT_PB_INC\"" {  } { { "pwm.v" "DEB_ONE_SHOT_PB_INC" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740585209814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer_one_shot:DEB_ONE_SHOT_PB_INC\|debouncer:DEBOUNCER " "Elaborating entity \"debouncer\" for hierarchy \"debouncer_one_shot:DEB_ONE_SHOT_PB_INC\|debouncer:DEBOUNCER\"" {  } { { "debouncer_one_shot.v" "DEBOUNCER" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/debouncer_one_shot.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740585209820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_debouncer debouncer_one_shot:DEB_ONE_SHOT_PB_INC\|debouncer:DEBOUNCER\|counter_debouncer:CONTADOR_PARA_RATE " "Elaborating entity \"counter_debouncer\" for hierarchy \"debouncer_one_shot:DEB_ONE_SHOT_PB_INC\|debouncer:DEBOUNCER\|counter_debouncer:CONTADOR_PARA_RATE\"" {  } { { "debouncer.v" "CONTADOR_PARA_RATE" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/debouncer.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740585209821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter_debouncer.v(60) " "Verilog HDL assignment warning at counter_debouncer.v(60): truncated value with size 32 to match size of target (13)" {  } { { "counter_debouncer.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/counter_debouncer.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740585209822 "|pwm|debouncer_one_shot:DEB_ONE_SHOT_PB_INC|debouncer:DEBOUNCER|counter_debouncer:CONTADOR_PARA_RATE"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "comb_3 clock_divider " "Node instance \"comb_3\" instantiates undefined entity \"clock_divider\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "pwm.v" "comb_3" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 18 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1740585209833 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ONE_SHOT one_shot " "Node instance \"ONE_SHOT\" instantiates undefined entity \"one_shot\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "debouncer_one_shot.v" "ONE_SHOT" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/debouncer_one_shot.v" 21 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1740585209833 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ONE_SHOT one_shot " "Node instance \"ONE_SHOT\" instantiates undefined entity \"one_shot\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "debouncer_one_shot.v" "ONE_SHOT" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/debouncer_one_shot.v" 21 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1740585209833 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740585209897 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 26 09:53:29 2025 " "Processing ended: Wed Feb 26 09:53:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740585209897 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740585209897 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740585209897 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740585209897 ""}
