vendor_name = ModelSim
source_file = 1, /home/johnj/altera/FPGA/FPGA-Projects/Projects/I2C_TEST/I2C_TEST.vhd
source_file = 1, /home/johnj/altera/FPGA/FPGA-Projects/Projects/I2C_TEST/I2C_SLAVE.vhd
source_file = 1, /home/johnj/altera/FPGA/FPGA-Projects/Projects/I2C_TEST/TXT_UTIL.vhd
source_file = 1, /home/johnj/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/johnj/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/johnj/altera/15.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/johnj/altera/15.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/johnj/altera/FPGA/FPGA-Projects/Projects/I2C_TEST/db/I2C_TEST.cbx.xml
design_name = I2C_TEST
instance = comp, \scl~output\, scl~output, I2C_TEST, 1
instance = comp, \sda~output\, sda~output, I2C_TEST, 1
instance = comp, \clk~input\, clk~input, I2C_TEST, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, I2C_TEST, 1
instance = comp, \scl~input\, scl~input, I2C_TEST, 1
instance = comp, \i2cSlave|scl_reg~0\, i2cSlave|scl_reg~0, I2C_TEST, 1
instance = comp, \i2cSlave|scl_reg\, i2cSlave|scl_reg, I2C_TEST, 1
instance = comp, \i2cSlave|scl_prev_reg~feeder\, i2cSlave|scl_prev_reg~feeder, I2C_TEST, 1
instance = comp, \i2cSlave|scl_prev_reg\, i2cSlave|scl_prev_reg, I2C_TEST, 1
instance = comp, \i2cSlave|process_0~1\, i2cSlave|process_0~1, I2C_TEST, 1
instance = comp, \i2cSlave|scl_falling_reg\, i2cSlave|scl_falling_reg, I2C_TEST, 1
instance = comp, \sda~input\, sda~input, I2C_TEST, 1
instance = comp, \i2cSlave|sda_reg~0\, i2cSlave|sda_reg~0, I2C_TEST, 1
instance = comp, \i2cSlave|sda_reg\, i2cSlave|sda_reg, I2C_TEST, 1
instance = comp, \i2cSlave|process_0~0\, i2cSlave|process_0~0, I2C_TEST, 1
instance = comp, \i2cSlave|scl_rising_reg\, i2cSlave|scl_rising_reg, I2C_TEST, 1
instance = comp, \rst~input\, rst~input, I2C_TEST, 1
instance = comp, \i2cSlave|sda_prev_reg\, i2cSlave|sda_prev_reg, I2C_TEST, 1
instance = comp, \i2cSlave|process_0~2\, i2cSlave|process_0~2, I2C_TEST, 1
instance = comp, \i2cSlave|stop_reg\, i2cSlave|stop_reg, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~48\, i2cSlave|state_reg~48, I2C_TEST, 1
instance = comp, \i2cSlave|start_reg~0\, i2cSlave|start_reg~0, I2C_TEST, 1
instance = comp, \i2cSlave|start_reg\, i2cSlave|start_reg, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg~0\, i2cSlave|bits_processed_reg~0, I2C_TEST, 1
instance = comp, \i2cSlave|process_1~1\, i2cSlave|process_1~1, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[2]~4\, i2cSlave|bits_processed_reg[2]~4, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~27\, i2cSlave|state_reg~27, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~24\, i2cSlave|state_reg~24, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~35\, i2cSlave|state_reg~35, I2C_TEST, 1
instance = comp, \i2cSlave|Add1~0\, i2cSlave|Add1~0, I2C_TEST, 1
instance = comp, \i2cSlave|Equal2~0\, i2cSlave|Equal2~0, I2C_TEST, 1
instance = comp, \i2cSlave|Decoder0~0\, i2cSlave|Decoder0~0, I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[1]~6\, i2cSlave|addr_reg[1]~6, I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[5]~7\, i2cSlave|addr_reg[5]~7, I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[5]\, i2cSlave|addr_reg[5], I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[0]~4\, i2cSlave|addr_reg[0]~4, I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[4]~5\, i2cSlave|addr_reg[4]~5, I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[4]\, i2cSlave|addr_reg[4], I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[6]~8\, i2cSlave|addr_reg[6]~8, I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[6]~9\, i2cSlave|addr_reg[6]~9, I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[6]\, i2cSlave|addr_reg[6], I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~20\, i2cSlave|state_reg~20, I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[1]~11\, i2cSlave|addr_reg[1]~11, I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[1]\, i2cSlave|addr_reg[1], I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[2]~14\, i2cSlave|addr_reg[2]~14, I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[2]~12\, i2cSlave|addr_reg[2]~12, I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[2]\, i2cSlave|addr_reg[2], I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[3]~15\, i2cSlave|addr_reg[3]~15, I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[3]~13\, i2cSlave|addr_reg[3]~13, I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[3]\, i2cSlave|addr_reg[3], I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[0]~10\, i2cSlave|addr_reg[0]~10, I2C_TEST, 1
instance = comp, \i2cSlave|addr_reg[0]\, i2cSlave|addr_reg[0], I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~21\, i2cSlave|state_reg~21, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~34\, i2cSlave|state_reg~34, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~51\, i2cSlave|state_reg~51, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~42\, i2cSlave|state_reg~42, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~47\, i2cSlave|state_reg~47, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg.I2C_READ_ACK_START\, i2cSlave|state_reg.I2C_READ_ACK_START, I2C_TEST, 1
instance = comp, \i2cSlave|continue_reg~0\, i2cSlave|continue_reg~0, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~53\, i2cSlave|state_reg~53, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg.I2C_READ_ACK_GOT_RISING\, i2cSlave|state_reg.I2C_READ_ACK_GOT_RISING, I2C_TEST, 1
instance = comp, \i2cSlave|continue_reg~1\, i2cSlave|continue_reg~1, I2C_TEST, 1
instance = comp, \i2cSlave|continue_reg\, i2cSlave|continue_reg, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~36\, i2cSlave|state_reg~36, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~41\, i2cSlave|state_reg~41, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg.I2C_ANSWER_ACK_START\, i2cSlave|state_reg.I2C_ANSWER_ACK_START, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~23\, i2cSlave|state_reg~23, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~54\, i2cSlave|state_reg~54, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~55\, i2cSlave|state_reg~55, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg.I2C_READ_STOP\, i2cSlave|state_reg.I2C_READ_STOP, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~31\, i2cSlave|state_reg~31, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~30\, i2cSlave|state_reg~30, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~25\, i2cSlave|state_reg~25, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~26\, i2cSlave|state_reg~26, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~29\, i2cSlave|state_reg~29, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~32\, i2cSlave|state_reg~32, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~33\, i2cSlave|state_reg~33, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg.I2C_READ\, i2cSlave|state_reg.I2C_READ, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~37\, i2cSlave|state_reg~37, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~38\, i2cSlave|state_reg~38, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~39\, i2cSlave|state_reg~39, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~56\, i2cSlave|state_reg~56, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~40\, i2cSlave|state_reg~40, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~52\, i2cSlave|state_reg~52, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg.I2C_IDLE\, i2cSlave|state_reg.I2C_IDLE, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[2]~1\, i2cSlave|bits_processed_reg[2]~1, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[2]~2\, i2cSlave|bits_processed_reg[2]~2, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[2]~3\, i2cSlave|bits_processed_reg[2]~3, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[2]~5\, i2cSlave|bits_processed_reg[2]~5, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[0]~10\, i2cSlave|bits_processed_reg[0]~10, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[0]\, i2cSlave|bits_processed_reg[0], I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[1]~9\, i2cSlave|bits_processed_reg[1]~9, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[1]\, i2cSlave|bits_processed_reg[1], I2C_TEST, 1
instance = comp, \i2cSlave|process_1~0\, i2cSlave|process_1~0, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~28\, i2cSlave|state_reg~28, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~43\, i2cSlave|state_reg~43, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~44\, i2cSlave|state_reg~44, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~45\, i2cSlave|state_reg~45, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~46\, i2cSlave|state_reg~46, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~49\, i2cSlave|state_reg~49, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg.I2C_GET_ADDRESS_AND_CMD\, i2cSlave|state_reg.I2C_GET_ADDRESS_AND_CMD, I2C_TEST, 1
instance = comp, \i2cSlave|cmd_reg~0\, i2cSlave|cmd_reg~0, I2C_TEST, 1
instance = comp, \i2cSlave|cmd_reg~1\, i2cSlave|cmd_reg~1, I2C_TEST, 1
instance = comp, \i2cSlave|cmd_reg\, i2cSlave|cmd_reg, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~50\, i2cSlave|state_reg~50, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg.I2C_WRITE\, i2cSlave|state_reg.I2C_WRITE, I2C_TEST, 1
instance = comp, \i2cSlave|state_reg~22\, i2cSlave|state_reg~22, I2C_TEST, 1
instance = comp, \i2cSlave|Selector8~4\, i2cSlave|Selector8~4, I2C_TEST, 1
instance = comp, \i2cSlave|Selector8~2\, i2cSlave|Selector8~2, I2C_TEST, 1
instance = comp, \i2cSlave|Selector8~3\, i2cSlave|Selector8~3, I2C_TEST, 1
instance = comp, \i2cSlave|Selector8~5\, i2cSlave|Selector8~5, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg~12\, i2cSlave|bits_processed_reg~12, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[3]\, i2cSlave|bits_processed_reg[3], I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[0]~6\, i2cSlave|bits_processed_reg[0]~6, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[0]~7\, i2cSlave|bits_processed_reg[0]~7, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[0]~8\, i2cSlave|bits_processed_reg[0]~8, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[2]~11\, i2cSlave|bits_processed_reg[2]~11, I2C_TEST, 1
instance = comp, \i2cSlave|bits_processed_reg[2]\, i2cSlave|bits_processed_reg[2], I2C_TEST, 1
instance = comp, \i2cSlave|Decoder1~0\, i2cSlave|Decoder1~0, I2C_TEST, 1
instance = comp, \i2cSlave|Decoder1~1\, i2cSlave|Decoder1~1, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[0]~0\, i2cSlave|data_reg[0]~0, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[0]\, i2cSlave|data_reg[0], I2C_TEST, 1
instance = comp, \data_to_master[0]~feeder\, data_to_master[0]~feeder, I2C_TEST, 1
instance = comp, \i2cSlave|data_valid_reg~0\, i2cSlave|data_valid_reg~0, I2C_TEST, 1
instance = comp, \i2cSlave|data_valid_reg\, i2cSlave|data_valid_reg, I2C_TEST, 1
instance = comp, \data_to_master[0]\, data_to_master[0], I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[0]~4\, i2cSlave|data_to_master_reg[0]~4, I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[7]~0\, i2cSlave|data_to_master_reg[7]~0, I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[7]~1\, i2cSlave|data_to_master_reg[7]~1, I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[7]~2\, i2cSlave|data_to_master_reg[7]~2, I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[0]\, i2cSlave|data_to_master_reg[0], I2C_TEST, 1
instance = comp, \i2cSlave|Decoder1~2\, i2cSlave|Decoder1~2, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[1]~1\, i2cSlave|data_reg[1]~1, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[1]\, i2cSlave|data_reg[1], I2C_TEST, 1
instance = comp, \Add0~0\, Add0~0, I2C_TEST, 1
instance = comp, \data_to_master[1]\, data_to_master[1], I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[1]\, i2cSlave|data_to_master_reg[1], I2C_TEST, 1
instance = comp, \i2cSlave|Decoder1~3\, i2cSlave|Decoder1~3, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[2]~2\, i2cSlave|data_reg[2]~2, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[2]\, i2cSlave|data_reg[2], I2C_TEST, 1
instance = comp, \Add0~2\, Add0~2, I2C_TEST, 1
instance = comp, \data_to_master[2]~0\, data_to_master[2]~0, I2C_TEST, 1
instance = comp, \data_to_master[2]\, data_to_master[2], I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[2]~3\, i2cSlave|data_to_master_reg[2]~3, I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[2]\, i2cSlave|data_to_master_reg[2], I2C_TEST, 1
instance = comp, \i2cSlave|Decoder1~4\, i2cSlave|Decoder1~4, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[3]~3\, i2cSlave|data_reg[3]~3, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[3]\, i2cSlave|data_reg[3], I2C_TEST, 1
instance = comp, \Add0~4\, Add0~4, I2C_TEST, 1
instance = comp, \data_to_master[3]\, data_to_master[3], I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[3]\, i2cSlave|data_to_master_reg[3], I2C_TEST, 1
instance = comp, \i2cSlave|Mux0~0\, i2cSlave|Mux0~0, I2C_TEST, 1
instance = comp, \i2cSlave|Mux0~1\, i2cSlave|Mux0~1, I2C_TEST, 1
instance = comp, \i2cSlave|Decoder1~6\, i2cSlave|Decoder1~6, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[4]~5\, i2cSlave|data_reg[4]~5, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[4]\, i2cSlave|data_reg[4], I2C_TEST, 1
instance = comp, \Add0~6\, Add0~6, I2C_TEST, 1
instance = comp, \data_to_master[4]~2\, data_to_master[4]~2, I2C_TEST, 1
instance = comp, \data_to_master[4]\, data_to_master[4], I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[4]~6\, i2cSlave|data_to_master_reg[4]~6, I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[4]\, i2cSlave|data_to_master_reg[4], I2C_TEST, 1
instance = comp, \i2cSlave|Decoder1~5\, i2cSlave|Decoder1~5, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[5]~4\, i2cSlave|data_reg[5]~4, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[5]\, i2cSlave|data_reg[5], I2C_TEST, 1
instance = comp, \Add0~8\, Add0~8, I2C_TEST, 1
instance = comp, \data_to_master[5]\, data_to_master[5], I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[5]\, i2cSlave|data_to_master_reg[5], I2C_TEST, 1
instance = comp, \i2cSlave|Decoder1~8\, i2cSlave|Decoder1~8, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[7]~7\, i2cSlave|data_reg[7]~7, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[7]\, i2cSlave|data_reg[7], I2C_TEST, 1
instance = comp, \i2cSlave|Decoder1~7\, i2cSlave|Decoder1~7, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[6]~6\, i2cSlave|data_reg[6]~6, I2C_TEST, 1
instance = comp, \i2cSlave|data_reg[6]\, i2cSlave|data_reg[6], I2C_TEST, 1
instance = comp, \Add0~10\, Add0~10, I2C_TEST, 1
instance = comp, \Add0~12\, Add0~12, I2C_TEST, 1
instance = comp, \data_to_master[7]\, data_to_master[7], I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[7]\, i2cSlave|data_to_master_reg[7], I2C_TEST, 1
instance = comp, \data_to_master[6]~1\, data_to_master[6]~1, I2C_TEST, 1
instance = comp, \data_to_master[6]\, data_to_master[6], I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[6]~5\, i2cSlave|data_to_master_reg[6]~5, I2C_TEST, 1
instance = comp, \i2cSlave|data_to_master_reg[6]\, i2cSlave|data_to_master_reg[6], I2C_TEST, 1
instance = comp, \i2cSlave|Mux0~2\, i2cSlave|Mux0~2, I2C_TEST, 1
instance = comp, \i2cSlave|Mux0~3\, i2cSlave|Mux0~3, I2C_TEST, 1
instance = comp, \i2cSlave|Mux0~4\, i2cSlave|Mux0~4, I2C_TEST, 1
instance = comp, \i2cSlave|sda_o_reg\, i2cSlave|sda_o_reg, I2C_TEST, 1
instance = comp, \i2cSlave|sda_wen_reg~0\, i2cSlave|sda_wen_reg~0, I2C_TEST, 1
instance = comp, \i2cSlave|sda_wen_reg\, i2cSlave|sda_wen_reg, I2C_TEST, 1
