include mapped_io
include usart
include timer

const
  PINA*    = MappedIoRegister[uint8](0x20)
  DDRA*    = MappedIoRegister[uint8](0x21)
  PORTA*   = MappedIoRegister[uint8](0x22)
  PINB*    = MappedIoRegister[uint8](0x23)
  DDRB*    = MappedIoRegister[uint8](0x24)
  PORTB*   = MappedIoRegister[uint8](0x25)
  PINC*    = MappedIoRegister[uint8](0x26)
  PORTC*   = MappedIoRegister[uint8](0x28)
  TIFR0*   = MappedIoRegister[uint8](0x35)
  TIFR1*   = MappedIoRegister[uint8](0x36)
  OSICSR*  = MappedIoRegister[uint8](0x37)
  EIFR*    = MappedIoRegister[uint8](0x3C)
  EIMSK*   = MappedIoRegister[uint8](0x3D)
  GPIOR0*  = MappedIoRegister[uint8](0x3E)
  EECR*    = MappedIoRegister[uint8](0x3F)
  EEDR*    = MappedIoRegister[uint8](0x40)
  EEAR*    = MappedIoRegister[uint8](0x41)
  GTCCR*   = MappedIoRegister[uint8](0x43)
  TCCR0A*  = MappedIoRegister[uint8](0x44)
  TCCR0B*  = MappedIoRegister[uint8](0x45)
  TCNT0*   = MappedIoRegister[uint16](0x46)
  TCNT0L*  = MappedIoRegister[uint8](0x46)
  TCNT0H*  = MappedIoRegister[uint8](0x47)
  OCR0A*   = MappedIoRegister[uint8](0x48)
  OCR0B*   = MappedIoRegister[uint8](0x49)
  GPIOR1*  = MappedIoRegister[uint8](0x4A)
  GPIOR2*  = MappedIoRegister[uint8](0x4B)
  SPCR*    = MappedIoRegister[uint8](0x4C)
  SPSR*    = MappedIoRegister[uint8](0x4D)
  SPDR*    = MappedIoRegister[uint8](0x4E)
  SMCR*    = MappedIoRegister[uint8](0x53)
  MCUSR*   = MappedIoRegister[uint8](0x54)
  MCUCR*   = MappedIoRegister[uint8](0x55)
  SPMCSR*  = MappedIoRegister[uint8](0x57)
  SP*      = MappedIoRegister[uint16](0x5D)
  SPL*     = MappedIoRegister[uint8](0x5D)
  SPH*     = MappedIoRegister[uint8](0x5E)
  SREG*    = MappedIoRegister[uint8](0x5F)
  WDTCSR*  = MappedIoRegister[uint8](0x60)
  CLKPR*   = MappedIoRegister[uint8](0x61)
  PRR0*    = MappedIoRegister[uint8](0x64)
  FOSCCAL* = MappedIoRegister[uint8](0x66)
  EICRA*   = MappedIoRegister[uint8](0x69)
  TIMSK0*  = MappedIoRegister[uint8](0x6E)
  TIMSK1*  = MappedIoRegister[uint8](0x6F)
  VADC*    = MappedIoRegister[uint16](0x78)
  VADCL*   = MappedIoRegister[uint8](0x78)
  VADCH*   = MappedIoRegister[uint8](0x79)
  VADCSR*  = MappedIoRegister[uint8](0x7A)
  VADMUX*  = MappedIoRegister[uint8](0x7C)
  DIDR0*   = MappedIoRegister[uint8](0x7E)
  TCCR1A*  = MappedIoRegister[uint8](0x80)
  TCCR1B*  = MappedIoRegister[uint8](0x81)
  TCNT1*   = MappedIoRegister[uint16](0x84)
  TCNT1L*  = MappedIoRegister[uint8](0x84)
  TCNT1H*  = MappedIoRegister[uint8](0x85)
  OCR1A*   = MappedIoRegister[uint8](0x88)
  OCR1B*   = MappedIoRegister[uint8](0x89)
  ROCR*    = MappedIoRegister[uint8](0xC8)
  BGCCR*   = MappedIoRegister[uint8](0xD0)
  BGCRR*   = MappedIoRegister[uint8](0xD1)
  CADAC0*  = MappedIoRegister[uint8](0xE0)
  CADAC1*  = MappedIoRegister[uint8](0xE1)
  CADAC2*  = MappedIoRegister[uint8](0xE2)
  CADAC3*  = MappedIoRegister[uint8](0xE3)
  CADCSRA* = MappedIoRegister[uint8](0xE4)
  CADCSRB* = MappedIoRegister[uint8](0xE5)
  CADRC*   = MappedIoRegister[uint8](0xE6)
  CADIC*   = MappedIoRegister[uint16](0xE8)
  CADICL*  = MappedIoRegister[uint8](0xE8)
  CADICH*  = MappedIoRegister[uint8](0xE9)
  FCSR*    = MappedIoRegister[uint8](0xF0)
  BPIMSK*  = MappedIoRegister[uint8](0xF2)
  BPIFR*   = MappedIoRegister[uint8](0xF3)
  BPSCD*   = MappedIoRegister[uint8](0xF5)
  BPDOCD*  = MappedIoRegister[uint8](0xF6)
  BPCOCD*  = MappedIoRegister[uint8](0xF7)
  BPDHCD*  = MappedIoRegister[uint8](0xF8)
  BPCHCD*  = MappedIoRegister[uint8](0xF9)
  BPSCTR*  = MappedIoRegister[uint8](0xFA)
  BPOCTR*  = MappedIoRegister[uint8](0xFB)
  BPHCTR*  = MappedIoRegister[uint8](0xFC)
  BPCR*    = MappedIoRegister[uint8](0xFD)
  BPPLR*   = MappedIoRegister[uint8](0xFE)

const
  porta* = Port(direction: DDRA, output: PORTA, input: PINA)
  portb* = Port(direction: DDRB, output: PORTB, input: PINB)

