
centos-preinstalled/grops:     file format elf32-littlearm


Disassembly of section .init:

000090cc <.init>:
    90cc:	push	{r3, lr}
    90d0:	bl	9b14 <fputs@plt+0x710>
    90d4:	pop	{r3, pc}

Disassembly of section .plt:

000090d8 <strerror@plt-0x14>:
    90d8:	push	{lr}		; (str lr, [sp, #-4]!)
    90dc:	ldr	lr, [pc, #4]	; 90e8 <strerror@plt-0x4>
    90e0:	add	lr, pc, lr
    90e4:	ldr	pc, [lr, #8]!
    90e8:	andeq	r0, r2, r8, lsl pc

000090ec <strerror@plt>:
    90ec:	add	ip, pc, #0, 12
    90f0:	add	ip, ip, #32, 20	; 0x20000
    90f4:	ldr	pc, [ip, #3864]!	; 0xf18

000090f8 <abort@plt>:
    90f8:	add	ip, pc, #0, 12
    90fc:	add	ip, ip, #32, 20	; 0x20000
    9100:	ldr	pc, [ip, #3856]!	; 0xf10

00009104 <memcmp@plt>:
    9104:	add	ip, pc, #0, 12
    9108:	add	ip, ip, #32, 20	; 0x20000
    910c:	ldr	pc, [ip, #3848]!	; 0xf08

00009110 <__libc_start_main@plt>:
    9110:	add	ip, pc, #0, 12
    9114:	add	ip, ip, #32, 20	; 0x20000
    9118:	ldr	pc, [ip, #3840]!	; 0xf00

0000911c <setbuf@plt>:
    911c:	add	ip, pc, #0, 12
    9120:	add	ip, ip, #32, 20	; 0x20000
    9124:	ldr	pc, [ip, #3832]!	; 0xef8

00009128 <__gmon_start__@plt>:
    9128:	add	ip, pc, #0, 12
    912c:	add	ip, ip, #32, 20	; 0x20000
    9130:	ldr	pc, [ip, #3824]!	; 0xef0

00009134 <strncpy@plt>:
    9134:	add	ip, pc, #0, 12
    9138:	add	ip, ip, #32, 20	; 0x20000
    913c:	ldr	pc, [ip, #3816]!	; 0xee8

00009140 <fclose@plt>:
    9140:	add	ip, pc, #0, 12
    9144:	add	ip, ip, #32, 20	; 0x20000
    9148:	ldr	pc, [ip, #3808]!	; 0xee0

0000914c <fgets@plt>:
    914c:	add	ip, pc, #0, 12
    9150:	add	ip, ip, #32, 20	; 0x20000
    9154:	ldr	pc, [ip, #3800]!	; 0xed8

00009158 <getenv@plt>:
    9158:	add	ip, pc, #0, 12
    915c:	add	ip, ip, #32, 20	; 0x20000
    9160:	ldr	pc, [ip, #3792]!	; 0xed0

00009164 <__printf_chk@plt>:
    9164:	add	ip, pc, #0, 12
    9168:	add	ip, ip, #32, 20	; 0x20000
    916c:	ldr	pc, [ip, #3784]!	; 0xec8

00009170 <_IO_getc@plt>:
    9170:	add	ip, pc, #0, 12
    9174:	add	ip, ip, #32, 20	; 0x20000
    9178:	ldr	pc, [ip, #3776]!	; 0xec0

0000917c <strchr@plt>:
    917c:	add	ip, pc, #0, 12
    9180:	add	ip, ip, #32, 20	; 0x20000
    9184:	ldr	pc, [ip, #3768]!	; 0xeb8

00009188 <strcasecmp@plt>:
    9188:	add	ip, pc, #0, 12
    918c:	add	ip, ip, #32, 20	; 0x20000
    9190:	ldr	pc, [ip, #3760]!	; 0xeb0

00009194 <stpcpy@plt>:
    9194:	add	ip, pc, #0, 12
    9198:	add	ip, ip, #32, 20	; 0x20000
    919c:	ldr	pc, [ip, #3752]!	; 0xea8

000091a0 <fopen@plt>:
    91a0:	add	ip, pc, #0, 12
    91a4:	add	ip, ip, #32, 20	; 0x20000
    91a8:	ldr	pc, [ip, #3744]!	; 0xea0

000091ac <__cxa_end_cleanup@plt>:
    91ac:	add	ip, pc, #0, 12
    91b0:	add	ip, ip, #32, 20	; 0x20000
    91b4:	ldr	pc, [ip, #3736]!	; 0xe98

000091b8 <ungetc@plt>:
    91b8:	add	ip, pc, #0, 12
    91bc:	add	ip, ip, #32, 20	; 0x20000
    91c0:	ldr	pc, [ip, #3728]!	; 0xe90

000091c4 <sqrt@plt>:
    91c4:	add	ip, pc, #0, 12
    91c8:	add	ip, ip, #32, 20	; 0x20000
    91cc:	ldr	pc, [ip, #3720]!	; 0xe88

000091d0 <_exit@plt>:
    91d0:	add	ip, pc, #0, 12
    91d4:	add	ip, ip, #32, 20	; 0x20000
    91d8:	ldr	pc, [ip, #3712]!	; 0xe80

000091dc <free@plt>:
    91dc:	add	ip, pc, #0, 12
    91e0:	add	ip, ip, #32, 20	; 0x20000
    91e4:	ldr	pc, [ip, #3704]!	; 0xe78

000091e8 <write@plt>:
    91e8:	add	ip, pc, #0, 12
    91ec:	add	ip, ip, #32, 20	; 0x20000
    91f0:	ldr	pc, [ip, #3696]!	; 0xe70

000091f4 <mkstemp@plt>:
    91f4:	add	ip, pc, #0, 12
    91f8:	add	ip, ip, #32, 20	; 0x20000
    91fc:	ldr	pc, [ip, #3688]!	; 0xe68

00009200 <fseek@plt>:
    9200:	add	ip, pc, #0, 12
    9204:	add	ip, ip, #32, 20	; 0x20000
    9208:	ldr	pc, [ip, #3680]!	; 0xe60

0000920c <fflush@plt>:
    920c:	add	ip, pc, #0, 12
    9210:	add	ip, ip, #32, 20	; 0x20000
    9214:	ldr	pc, [ip, #3672]!	; 0xe58

00009218 <strlen@plt>:
    9218:	add	ip, pc, #0, 12
    921c:	add	ip, ip, #32, 20	; 0x20000
    9220:	ldr	pc, [ip, #3664]!	; 0xe50

00009224 <sscanf@plt>:
    9224:	add	ip, pc, #0, 12
    9228:	add	ip, ip, #32, 20	; 0x20000
    922c:	ldr	pc, [ip, #3656]!	; 0xe48

00009230 <unlink@plt>:
    9230:	add	ip, pc, #0, 12
    9234:	add	ip, ip, #32, 20	; 0x20000
    9238:	ldr	pc, [ip, #3648]!	; 0xe40

0000923c <memcpy@plt>:
    923c:	add	ip, pc, #0, 12
    9240:	add	ip, ip, #32, 20	; 0x20000
    9244:	ldr	pc, [ip, #3640]!	; 0xe38

00009248 <setlocale@plt>:
    9248:	add	ip, pc, #0, 12
    924c:	add	ip, ip, #32, 20	; 0x20000
    9250:	ldr	pc, [ip, #3632]!	; 0xe30

00009254 <strtol@plt>:
    9254:	add	ip, pc, #0, 12
    9258:	add	ip, ip, #32, 20	; 0x20000
    925c:	ldr	pc, [ip, #3624]!	; 0xe28

00009260 <strcpy@plt>:
    9260:	add	ip, pc, #0, 12
    9264:	add	ip, ip, #32, 20	; 0x20000
    9268:	ldr	pc, [ip, #3616]!	; 0xe20

0000926c <__aeabi_uidiv@plt>:
    926c:	add	ip, pc, #0, 12
    9270:	add	ip, ip, #32, 20	; 0x20000
    9274:	ldr	pc, [ip, #3608]!	; 0xe18

00009278 <ctime@plt>:
    9278:	add	ip, pc, #0, 12
    927c:	add	ip, ip, #32, 20	; 0x20000
    9280:	ldr	pc, [ip, #3600]!	; 0xe10

00009284 <putenv@plt>:
    9284:	add	ip, pc, #0, 12
    9288:	add	ip, ip, #32, 20	; 0x20000
    928c:	ldr	pc, [ip, #3592]!	; 0xe08

00009290 <__cxa_pure_virtual@plt>:
    9290:	add	ip, pc, #0, 12
    9294:	add	ip, ip, #32, 20	; 0x20000
    9298:	ldr	pc, [ip, #3584]!	; 0xe00

0000929c <fdopen@plt>:
    929c:	add	ip, pc, #0, 12
    92a0:	add	ip, ip, #32, 20	; 0x20000
    92a4:	ldr	pc, [ip, #3576]!	; 0xdf8

000092a8 <fwrite@plt>:
    92a8:	add	ip, pc, #0, 12
    92ac:	add	ip, ip, #32, 20	; 0x20000
    92b0:	ldr	pc, [ip, #3568]!	; 0xdf0

000092b4 <_Znaj@plt>:
    92b4:	add	ip, pc, #0, 12
    92b8:	add	ip, ip, #32, 20	; 0x20000
    92bc:	ldr	pc, [ip, #3560]!	; 0xde8

000092c0 <__aeabi_uidivmod@plt>:
    92c0:	add	ip, pc, #0, 12
    92c4:	add	ip, ip, #32, 20	; 0x20000
    92c8:	ldr	pc, [ip, #3552]!	; 0xde0

000092cc <time@plt>:
    92cc:	add	ip, pc, #0, 12
    92d0:	add	ip, ip, #32, 20	; 0x20000
    92d4:	ldr	pc, [ip, #3544]!	; 0xdd8

000092d8 <__ctype_b_loc@plt>:
    92d8:	add	ip, pc, #0, 12
    92dc:	add	ip, ip, #32, 20	; 0x20000
    92e0:	ldr	pc, [ip, #3536]!	; 0xdd0

000092e4 <malloc@plt>:
    92e4:	add	ip, pc, #0, 12
    92e8:	add	ip, ip, #32, 20	; 0x20000
    92ec:	ldr	pc, [ip, #3528]!	; 0xdc8

000092f0 <__stack_chk_fail@plt>:
    92f0:	add	ip, pc, #0, 12
    92f4:	add	ip, ip, #32, 20	; 0x20000
    92f8:	ldr	pc, [ip, #3520]!	; 0xdc0

000092fc <__fprintf_chk@plt>:
    92fc:	add	ip, pc, #0, 12
    9300:	add	ip, ip, #32, 20	; 0x20000
    9304:	ldr	pc, [ip, #3512]!	; 0xdb8

00009308 <atan2@plt>:
    9308:	add	ip, pc, #0, 12
    930c:	add	ip, ip, #32, 20	; 0x20000
    9310:	ldr	pc, [ip, #3504]!	; 0xdb0

00009314 <fputc@plt>:
    9314:	add	ip, pc, #0, 12
    9318:	add	ip, ip, #32, 20	; 0x20000
    931c:	ldr	pc, [ip, #3496]!	; 0xda8

00009320 <strtok@plt>:
    9320:	add	ip, pc, #0, 12
    9324:	add	ip, ip, #32, 20	; 0x20000
    9328:	ldr	pc, [ip, #3488]!	; 0xda0

0000932c <strcat@plt>:
    932c:	add	ip, pc, #0, 12
    9330:	add	ip, ip, #32, 20	; 0x20000
    9334:	ldr	pc, [ip, #3480]!	; 0xd98

00009338 <_ZdaPv@plt>:
    9338:	add	ip, pc, #0, 12
    933c:	add	ip, ip, #32, 20	; 0x20000
    9340:	ldr	pc, [ip, #3472]!	; 0xd90

00009344 <__aeabi_atexit@plt>:
    9344:	add	ip, pc, #0, 12
    9348:	add	ip, ip, #32, 20	; 0x20000
    934c:	ldr	pc, [ip, #3464]!	; 0xd88

00009350 <pathconf@plt>:
    9350:	add	ip, pc, #0, 12
    9354:	add	ip, ip, #32, 20	; 0x20000
    9358:	ldr	pc, [ip, #3456]!	; 0xd80

0000935c <__aeabi_idiv@plt>:
    935c:	add	ip, pc, #0, 12
    9360:	add	ip, ip, #32, 20	; 0x20000
    9364:	ldr	pc, [ip, #3448]!	; 0xd78

00009368 <__aeabi_idivmod@plt>:
    9368:	add	ip, pc, #0, 12
    936c:	add	ip, ip, #32, 20	; 0x20000
    9370:	ldr	pc, [ip, #3440]!	; 0xd70

00009374 <tan@plt>:
    9374:	add	ip, pc, #0, 12
    9378:	add	ip, ip, #32, 20	; 0x20000
    937c:	ldr	pc, [ip, #3432]!	; 0xd68

00009380 <__sprintf_chk@plt>:
    9380:	add	ip, pc, #0, 12
    9384:	add	ip, ip, #32, 20	; 0x20000
    9388:	ldr	pc, [ip, #3424]!	; 0xd60

0000938c <wcwidth@plt>:
    938c:	add	ip, pc, #0, 12
    9390:	add	ip, ip, #32, 20	; 0x20000
    9394:	ldr	pc, [ip, #3416]!	; 0xd58

00009398 <strncmp@plt>:
    9398:	add	ip, pc, #0, 12
    939c:	add	ip, ip, #32, 20	; 0x20000
    93a0:	ldr	pc, [ip, #3408]!	; 0xd50

000093a4 <__gxx_personality_v0@plt>:
    93a4:	add	ip, pc, #0, 12
    93a8:	add	ip, ip, #32, 20	; 0x20000
    93ac:	ldr	pc, [ip, #3400]!	; 0xd48

000093b0 <ferror@plt>:
    93b0:	add	ip, pc, #0, 12
    93b4:	add	ip, ip, #32, 20	; 0x20000
    93b8:	ldr	pc, [ip, #3392]!	; 0xd40

000093bc <__strcpy_chk@plt>:
    93bc:	add	ip, pc, #0, 12
    93c0:	add	ip, ip, #32, 20	; 0x20000
    93c4:	ldr	pc, [ip, #3384]!	; 0xd38

000093c8 <_IO_putc@plt>:
    93c8:	add	ip, pc, #0, 12
    93cc:	add	ip, ip, #32, 20	; 0x20000
    93d0:	ldr	pc, [ip, #3376]!	; 0xd30

000093d4 <memchr@plt>:
    93d4:	add	ip, pc, #0, 12
    93d8:	add	ip, ip, #32, 20	; 0x20000
    93dc:	ldr	pc, [ip, #3368]!	; 0xd28

000093e0 <strcmp@plt>:
    93e0:	add	ip, pc, #0, 12
    93e4:	add	ip, ip, #32, 20	; 0x20000
    93e8:	ldr	pc, [ip, #3360]!	; 0xd20

000093ec <exit@plt>:
    93ec:	add	ip, pc, #0, 12
    93f0:	add	ip, ip, #32, 20	; 0x20000
    93f4:	ldr	pc, [ip, #3352]!	; 0xd18

000093f8 <__errno_location@plt>:
    93f8:	add	ip, pc, #0, 12
    93fc:	add	ip, ip, #32, 20	; 0x20000
    9400:	ldr	pc, [ip, #3344]!	; 0xd10

00009404 <fputs@plt>:
    9404:	add	ip, pc, #0, 12
    9408:	add	ip, ip, #32, 20	; 0x20000
    940c:	ldr	pc, [ip, #3336]!	; 0xd08

Disassembly of section .text:

00009410 <_Znwj@@Base-0x11934>:
    9410:	push	{r4, lr}
    9414:	mov	r4, r0
    9418:	bl	9218 <strlen@plt>
    941c:	mov	r1, r4
    9420:	pop	{r4, lr}
    9424:	mov	r2, r0
    9428:	mov	r0, #2
    942c:	b	91e8 <write@plt>
    9430:	movw	r2, #45416	; 0xb168
    9434:	movt	r2, #2
    9438:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    943c:	sub	sp, sp, #60	; 0x3c
    9440:	ldr	r3, [r2]
    9444:	mov	r5, r1
    9448:	mov	r4, r0
    944c:	movw	r1, #62296	; 0xf358
    9450:	mov	r0, #1
    9454:	movt	r1, #1
    9458:	str	r2, [sp, #12]
    945c:	movw	r7, #60248	; 0xeb58
    9460:	str	r3, [sp, #52]	; 0x34
    9464:	bl	9248 <setlocale@plt>
    9468:	ldr	r3, [r5]
    946c:	movt	r7, #2
    9470:	movw	r9, #45480	; 0xb1a8
    9474:	movt	r9, #2
    9478:	add	r0, sp, #20
    947c:	movw	sl, #41248	; 0xa120
    9480:	str	r3, [r7]
    9484:	bl	1b88c <_ZdlPv@@Base+0xaf8>
    9488:	ldr	r0, [r9]
    948c:	movw	r8, #45488	; 0xb1b0
    9490:	ldr	r1, [pc, #924]	; 9834 <fputs@plt+0x430>
    9494:	movw	r6, #60324	; 0xeba4
    9498:	bl	911c <setbuf@plt>
    949c:	movt	sl, #2
    94a0:	movt	r8, #2
    94a4:	movt	r6, #2
    94a8:	mov	fp, #0
    94ac:	movw	r2, #55372	; 0xd84c
    94b0:	str	fp, [sp]
    94b4:	movt	r2, #1
    94b8:	mov	r0, r4
    94bc:	mov	r1, r5
    94c0:	ldr	r3, [pc, #880]	; 9838 <fputs@plt+0x434>
    94c4:	bl	199a8 <fputs@plt+0x105a4>
    94c8:	cmn	r0, #1
    94cc:	beq	9780 <fputs@plt+0x37c>
    94d0:	cmp	r0, #103	; 0x67
    94d4:	beq	9774 <fputs@plt+0x370>
    94d8:	bgt	9568 <fputs@plt+0x164>
    94dc:	cmp	r0, #73	; 0x49
    94e0:	beq	9764 <fputs@plt+0x360>
    94e4:	ble	95a0 <fputs@plt+0x19c>
    94e8:	cmp	r0, #98	; 0x62
    94ec:	beq	9744 <fputs@plt+0x340>
    94f0:	cmp	r0, #99	; 0x63
    94f4:	beq	962c <fputs@plt+0x228>
    94f8:	cmp	r0, #80	; 0x50
    94fc:	bne	958c <fputs@plt+0x188>
    9500:	movw	r1, #55196	; 0xd79c
    9504:	add	r0, sp, #20
    9508:	movt	r1, #1
    950c:	bl	1ba50 <_ZdlPv@@Base+0xcbc>
    9510:	add	r0, sp, #20
    9514:	mov	r1, #61	; 0x3d
    9518:	bl	e310 <fputs@plt+0x4f0c>
    951c:	add	r0, sp, #20
    9520:	ldr	r1, [r6]
    9524:	bl	1bb70 <_ZdlPv@@Base+0xddc>
    9528:	add	r0, sp, #20
    952c:	mov	r1, #0
    9530:	bl	e310 <fputs@plt+0x4f0c>
    9534:	ldr	r0, [sp, #20]
    9538:	bl	1c1b4 <_ZdlPv@@Base+0x1420>
    953c:	bl	9284 <putenv@plt>
    9540:	cmp	r0, #0
    9544:	beq	94a8 <fputs@plt+0xa4>
    9548:	movw	r1, #56944	; 0xde70
    954c:	movt	r1, #2
    9550:	movw	r0, #55212	; 0xd7ac
    9554:	movt	r0, #1
    9558:	mov	r2, r1
    955c:	mov	r3, r1
    9560:	bl	153f8 <fputs@plt+0xbff4>
    9564:	b	94a8 <fputs@plt+0xa4>
    9568:	cmp	r0, #112	; 0x70
    956c:	beq	96f8 <fputs@plt+0x2f4>
    9570:	ble	95bc <fputs@plt+0x1b8>
    9574:	cmp	r0, #119	; 0x77
    9578:	beq	96a0 <fputs@plt+0x29c>
    957c:	cmp	r0, #256	; 0x100
    9580:	beq	9604 <fputs@plt+0x200>
    9584:	cmp	r0, #118	; 0x76
    9588:	beq	9680 <fputs@plt+0x27c>
    958c:	movw	r1, #52868	; 0xce84
    9590:	movw	r0, #1857	; 0x741
    9594:	movt	r1, #1
    9598:	bl	14028 <fputs@plt+0xac24>
    959c:	b	94a8 <fputs@plt+0xa4>
    95a0:	cmp	r0, #63	; 0x3f
    95a4:	beq	95e4 <fputs@plt+0x1e0>
    95a8:	cmp	r0, #70	; 0x46
    95ac:	bne	958c <fputs@plt+0x188>
    95b0:	ldr	r0, [r6]
    95b4:	bl	188b0 <fputs@plt+0xf4ac>
    95b8:	b	94a8 <fputs@plt+0xa4>
    95bc:	cmp	r0, #108	; 0x6c
    95c0:	beq	95d8 <fputs@plt+0x1d4>
    95c4:	cmp	r0, #109	; 0x6d
    95c8:	moveq	r3, #1
    95cc:	streq	r3, [r8, #72]	; 0x48
    95d0:	beq	94a8 <fputs@plt+0xa4>
    95d4:	b	958c <fputs@plt+0x188>
    95d8:	mov	r3, #1
    95dc:	str	r3, [r8, #64]	; 0x40
    95e0:	b	94a8 <fputs@plt+0xa4>
    95e4:	movw	r2, #55280	; 0xd7f0
    95e8:	ldr	r0, [r9]
    95ec:	ldr	r3, [r7]
    95f0:	movt	r2, #1
    95f4:	mov	r1, #1
    95f8:	bl	92fc <__fprintf_chk@plt>
    95fc:	mov	r0, #1
    9600:	bl	93ec <exit@plt>
    9604:	movw	r1, #45476	; 0xb1a4
    9608:	movt	r1, #2
    960c:	movw	r2, #55280	; 0xd7f0
    9610:	ldr	r3, [r7]
    9614:	ldr	r0, [r1]
    9618:	movt	r2, #1
    961c:	mov	r1, #1
    9620:	bl	92fc <__fprintf_chk@plt>
    9624:	mov	r0, #0
    9628:	bl	93ec <exit@plt>
    962c:	movw	r1, #53704	; 0xd1c8
    9630:	ldr	r0, [r6]
    9634:	movt	r1, #1
    9638:	ldr	r2, [pc, #508]	; 983c <fputs@plt+0x438>
    963c:	bl	9224 <sscanf@plt>
    9640:	cmp	r0, #1
    9644:	beq	97fc <fputs@plt+0x3f8>
    9648:	add	fp, sp, #32
    964c:	ldr	r1, [r6]
    9650:	mov	r0, fp
    9654:	bl	14ef4 <fputs@plt+0xbaf0>
    9658:	movw	r2, #56944	; 0xde70
    965c:	movt	r2, #2
    9660:	movw	r0, #55128	; 0xd758
    9664:	mov	r1, fp
    9668:	mov	r3, r2
    966c:	movt	r0, #1
    9670:	bl	15398 <fputs@plt+0xbf94>
    9674:	mov	r3, #1
    9678:	str	r3, [sl, #4]
    967c:	b	94a8 <fputs@plt+0xa4>
    9680:	movw	r3, #45356	; 0xb12c
    9684:	movt	r3, #2
    9688:	movw	r1, #55228	; 0xd7bc
    968c:	mov	r0, #1
    9690:	ldr	r2, [r3]
    9694:	movt	r1, #1
    9698:	bl	9164 <__printf_chk@plt>
    969c:	b	9624 <fputs@plt+0x220>
    96a0:	movw	r1, #53704	; 0xd1c8
    96a4:	movw	r2, #41248	; 0xa120
    96a8:	movt	r1, #1
    96ac:	movt	r2, #2
    96b0:	ldr	r0, [r6]
    96b4:	bl	9224 <sscanf@plt>
    96b8:	cmp	r0, #1
    96bc:	beq	97e4 <fputs@plt+0x3e0>
    96c0:	add	fp, sp, #32
    96c4:	ldr	r1, [r6]
    96c8:	mov	r0, fp
    96cc:	bl	14ef4 <fputs@plt+0xbaf0>
    96d0:	movw	r2, #56944	; 0xde70
    96d4:	movt	r2, #2
    96d8:	movw	r0, #55260	; 0xd7dc
    96dc:	mov	r1, fp
    96e0:	mov	r3, r2
    96e4:	movt	r0, #1
    96e8:	bl	15398 <fputs@plt+0xbf94>
    96ec:	mvn	r3, #0
    96f0:	str	r3, [sl]
    96f4:	b	94a8 <fputs@plt+0xa4>
    96f8:	ldr	r2, [pc, #320]	; 9840 <fputs@plt+0x43c>
    96fc:	mov	r1, fp
    9700:	ldr	r0, [r6]
    9704:	sub	r3, r2, #8
    9708:	bl	16dc0 <fputs@plt+0xd9bc>
    970c:	cmp	r0, #0
    9710:	bne	94a8 <fputs@plt+0xa4>
    9714:	add	fp, sp, #32
    9718:	ldr	r1, [r6]
    971c:	mov	r0, fp
    9720:	bl	14ef4 <fputs@plt+0xbaf0>
    9724:	movw	r2, #56944	; 0xde70
    9728:	movt	r2, #2
    972c:	movw	r0, #55156	; 0xd774
    9730:	mov	r1, fp
    9734:	mov	r3, r2
    9738:	movt	r0, #1
    973c:	bl	15398 <fputs@plt+0xbf94>
    9740:	b	94a8 <fputs@plt+0xa4>
    9744:	mov	r1, fp
    9748:	ldr	r0, [r6]
    974c:	mov	r2, #10
    9750:	bl	9254 <strtol@plt>
    9754:	mov	r3, #1
    9758:	str	r3, [r8]
    975c:	str	r0, [r8, #4]
    9760:	b	94a8 <fputs@plt+0xa4>
    9764:	ldr	r0, [pc, #216]	; 9844 <fputs@plt+0x440>
    9768:	ldr	r1, [r6]
    976c:	bl	1b2a8 <_ZdlPv@@Base+0x514>
    9770:	b	94a8 <fputs@plt+0xa4>
    9774:	mov	r3, #1
    9778:	str	r3, [r8, #68]	; 0x44
    977c:	b	94a8 <fputs@plt+0xa4>
    9780:	movw	r0, #40168	; 0x9ce8
    9784:	movt	r0, #0
    9788:	bl	18894 <fputs@plt+0xf490>
    978c:	movw	r3, #41584	; 0xa270
    9790:	movt	r3, #2
    9794:	ldr	r6, [r3]
    9798:	cmp	r4, r6
    979c:	subgt	r3, r6, #-1073741823	; 0xc0000001
    97a0:	addgt	r5, r5, r3, lsl #2
    97a4:	ble	9814 <fputs@plt+0x410>
    97a8:	ldr	r0, [r5, #4]!
    97ac:	bl	12e28 <fputs@plt+0x9a24>
    97b0:	add	r6, r6, #1
    97b4:	cmp	r6, r4
    97b8:	bne	97a8 <fputs@plt+0x3a4>
    97bc:	add	r0, sp, #20
    97c0:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    97c4:	ldr	r1, [sp, #12]
    97c8:	ldr	r2, [sp, #52]	; 0x34
    97cc:	mov	r0, #0
    97d0:	ldr	r3, [r1]
    97d4:	cmp	r2, r3
    97d8:	bne	9830 <fputs@plt+0x42c>
    97dc:	add	sp, sp, #60	; 0x3c
    97e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    97e4:	movw	r2, #41248	; 0xa120
    97e8:	movt	r2, #2
    97ec:	ldr	r3, [r2]
    97f0:	cmp	r3, #0
    97f4:	bge	94a8 <fputs@plt+0xa4>
    97f8:	b	96c0 <fputs@plt+0x2bc>
    97fc:	movw	r1, #41248	; 0xa120
    9800:	movt	r1, #2
    9804:	ldr	r3, [r1, #4]
    9808:	cmp	r3, #0
    980c:	bgt	94a8 <fputs@plt+0xa4>
    9810:	b	9648 <fputs@plt+0x244>
    9814:	movw	r0, #55392	; 0xd860
    9818:	movt	r0, #1
    981c:	bl	12e28 <fputs@plt+0x9a24>
    9820:	b	97bc <fputs@plt+0x3b8>
    9824:	add	r0, sp, #20
    9828:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    982c:	bl	91ac <__cxa_end_cleanup@plt>
    9830:	bl	92f0 <__stack_chk_fail@plt>
    9834:	strdeq	fp, [r2], -ip
    9838:			; <UNDEFINED> instruction: 0x0001ccb4
    983c:	andeq	sl, r2, r4, lsr #2
    9840:	andeq	fp, r2, r8, ror #3
    9844:	strdeq	sp, [r2], -ip
    9848:	push	{r4, r5, lr}
    984c:	movw	r4, #53672	; 0xd1a8
    9850:	movt	r4, #2
    9854:	sub	sp, sp, #12
    9858:	add	r0, r4, #92	; 0x5c
    985c:	add	r5, r4, #84	; 0x54
    9860:	bl	14c98 <fputs@plt+0xb894>
    9864:	add	r0, r4, #96	; 0x60
    9868:	bl	1ae94 <_ZdlPv@@Base+0x100>
    986c:	mov	r1, #0
    9870:	mov	r2, r1
    9874:	mov	r3, r1
    9878:	mov	ip, #1
    987c:	mov	r0, r5
    9880:	str	ip, [sp]
    9884:	bl	1b0ac <_ZdlPv@@Base+0x318>
    9888:	mov	r0, r5
    988c:	movw	r1, #45704	; 0xb288
    9890:	movw	r2, #52212	; 0xcbf4
    9894:	movt	r1, #1
    9898:	movt	r2, #1
    989c:	add	sp, sp, #12
    98a0:	pop	{r4, r5, lr}
    98a4:	b	9344 <__aeabi_atexit@plt>
    98a8:	push	{r3, r4, r5, lr}
    98ac:	movw	r4, #53776	; 0xd210
    98b0:	movt	r4, #2
    98b4:	add	r5, r4, #256	; 0x100
    98b8:	add	r0, r4, #268	; 0x10c
    98bc:	bl	14c98 <fputs@plt+0xb894>
    98c0:	mov	r0, r4
    98c4:	movw	r1, #56748	; 0xddac
    98c8:	movt	r1, #1
    98cc:	bl	14bf8 <fputs@plt+0xb7f4>
    98d0:	mov	r0, r5
    98d4:	bl	1b88c <_ZdlPv@@Base+0xaf8>
    98d8:	mov	r0, r5
    98dc:	movw	r1, #47600	; 0xb9f0
    98e0:	movw	r2, #52212	; 0xcbf4
    98e4:	movt	r1, #1
    98e8:	movt	r2, #1
    98ec:	pop	{r3, r4, r5, lr}
    98f0:	b	9344 <__aeabi_atexit@plt>
    98f4:	push	{r4, lr}
    98f8:	movw	r4, #54080	; 0xd340
    98fc:	movt	r4, #2
    9900:	add	r0, r4, #4
    9904:	bl	14c98 <fputs@plt+0xb894>
    9908:	movw	r3, #60292	; 0xeb84
    990c:	movt	r3, #2
    9910:	mov	ip, #0
    9914:	add	r0, r4, #8
    9918:	movw	r1, #16528	; 0x4090
    991c:	ldr	r3, [r3]
    9920:	movw	r2, #52212	; 0xcbf4
    9924:	str	ip, [r4, #8]
    9928:	movt	r1, #1
    992c:	movt	r2, #1
    9930:	str	r3, [r4, #32]
    9934:	pop	{r4, lr}
    9938:	b	9344 <__aeabi_atexit@plt>
    993c:	ldr	r0, [pc]	; 9944 <fputs@plt+0x540>
    9940:	b	14c98 <fputs@plt+0xb894>
    9944:	andeq	sp, r2, r8, ror #28
    9948:	movw	r3, #56944	; 0xde70
    994c:	movt	r3, #2
    9950:	mov	r2, #0
    9954:	str	r2, [r3]
    9958:	bx	lr
    995c:	push	{r4, lr}
    9960:	movw	r4, #56960	; 0xde80
    9964:	movt	r4, #2
    9968:	mov	r0, r4
    996c:	bl	14c98 <fputs@plt+0xb894>
    9970:	add	r0, r4, #4
    9974:	pop	{r4, lr}
    9978:	b	1ae94 <_ZdlPv@@Base+0x100>
    997c:	push	{r4, lr}
    9980:	movw	r4, #56968	; 0xde88
    9984:	sub	sp, sp, #8
    9988:	movt	r4, #2
    998c:	mov	r3, #0
    9990:	movw	r1, #60868	; 0xedc4
    9994:	mov	r0, r4
    9998:	str	r3, [sp]
    999c:	movt	r1, #1
    99a0:	movw	r2, #60884	; 0xedd4
    99a4:	movt	r2, #1
    99a8:	bl	1b0ac <_ZdlPv@@Base+0x318>
    99ac:	mov	r0, r4
    99b0:	movw	r1, #45704	; 0xb288
    99b4:	movw	r2, #52212	; 0xcbf4
    99b8:	movt	r1, #1
    99bc:	movt	r2, #1
    99c0:	add	sp, sp, #8
    99c4:	pop	{r4, lr}
    99c8:	b	9344 <__aeabi_atexit@plt>
    99cc:	push	{r4, lr}
    99d0:	movw	r4, #57088	; 0xdf00
    99d4:	movt	r4, #2
    99d8:	mov	r0, r4
    99dc:	bl	19ad4 <fputs@plt+0x106d0>
    99e0:	mov	r0, r4
    99e4:	movw	r1, #39500	; 0x9a4c
    99e8:	movw	r2, #52212	; 0xcbf4
    99ec:	movt	r1, #1
    99f0:	movt	r2, #1
    99f4:	bl	9344 <__aeabi_atexit@plt>
    99f8:	add	r0, r4, #12
    99fc:	pop	{r4, lr}
    9a00:	b	19f0c <fputs@plt+0x10b08>
    9a04:	push	{r4, lr}
    9a08:	movw	r4, #57176	; 0xdf58
    9a0c:	movt	r4, #2
    9a10:	mov	r0, r4
    9a14:	bl	1aa1c <fputs@plt+0x11618>
    9a18:	mov	r0, r4
    9a1c:	movw	r1, #42756	; 0xa704
    9a20:	movw	r2, #52212	; 0xcbf4
    9a24:	movt	r1, #1
    9a28:	movt	r2, #1
    9a2c:	pop	{r4, lr}
    9a30:	b	9344 <__aeabi_atexit@plt>
    9a34:	ldr	r0, [pc]	; 9a3c <fputs@plt+0x638>
    9a38:	b	1ae94 <_ZdlPv@@Base+0x100>
    9a3c:	andeq	lr, r2, r4, asr fp
    9a40:	push	{r3, r4, r5, lr}
    9a44:	mov	r5, #0
    9a48:	movw	r4, #60264	; 0xeb68
    9a4c:	movt	r4, #2
    9a50:	mov	r2, r5
    9a54:	add	r0, r4, #24
    9a58:	movw	r1, #56684	; 0xdd6c
    9a5c:	movt	r1, #1
    9a60:	str	r5, [r4, #20]
    9a64:	bl	1c1e0 <_ZdlPv@@Base+0x144c>
    9a68:	add	r0, r4, #28
    9a6c:	mov	r2, r5
    9a70:	movw	r1, #58868	; 0xe5f4
    9a74:	movt	r1, #1
    9a78:	pop	{r3, r4, r5, lr}
    9a7c:	b	1c1e0 <_ZdlPv@@Base+0x144c>
    9a80:	push	{r4, r5, r6, lr}
    9a84:	movw	r5, #60296	; 0xeb88
    9a88:	movt	r5, #2
    9a8c:	movw	r4, #52212	; 0xcbf4
    9a90:	add	r6, r5, #16
    9a94:	movt	r4, #1
    9a98:	mov	r0, r6
    9a9c:	bl	1c73c <_ZdlPv@@Base+0x19a8>
    9aa0:	mov	r2, r4
    9aa4:	mov	r0, r6
    9aa8:	movw	r1, #50760	; 0xc648
    9aac:	movt	r1, #1
    9ab0:	bl	9344 <__aeabi_atexit@plt>
    9ab4:	add	r0, r5, #20
    9ab8:	mov	r2, r4
    9abc:	movw	r1, #50800	; 0xc670
    9ac0:	pop	{r4, r5, r6, lr}
    9ac4:	movt	r1, #1
    9ac8:	b	9344 <__aeabi_atexit@plt>
    9acc:	movw	r0, #60320	; 0xeba0
    9ad0:	movt	r0, #2
    9ad4:	b	14c98 <fputs@plt+0xb894>
    9ad8:	mov	fp, #0
    9adc:	mov	lr, #0
    9ae0:	pop	{r1}		; (ldr r1, [sp], #4)
    9ae4:	mov	r2, sp
    9ae8:	push	{r2}		; (str r2, [sp, #-4]!)
    9aec:	push	{r0}		; (str r0, [sp, #-4]!)
    9af0:	ldr	ip, [pc, #16]	; 9b08 <fputs@plt+0x704>
    9af4:	push	{ip}		; (str ip, [sp, #-4]!)
    9af8:	ldr	r0, [pc, #12]	; 9b0c <fputs@plt+0x708>
    9afc:	ldr	r3, [pc, #12]	; 9b10 <fputs@plt+0x70c>
    9b00:	bl	9110 <__libc_start_main@plt>
    9b04:	bl	90f8 <abort@plt>
    9b08:	andeq	ip, r1, r4, ror #23
    9b0c:	andeq	r9, r0, r0, lsr r4
    9b10:	andeq	ip, r1, r0, lsl #23
    9b14:	ldr	r3, [pc, #20]	; 9b30 <fputs@plt+0x72c>
    9b18:	ldr	r2, [pc, #20]	; 9b34 <fputs@plt+0x730>
    9b1c:	add	r3, pc, r3
    9b20:	ldr	r2, [r3, r2]
    9b24:	cmp	r2, #0
    9b28:	bxeq	lr
    9b2c:	b	9128 <__gmon_start__@plt>
    9b30:	ldrdeq	r0, [r2], -ip
    9b34:	andeq	r0, r0, r8, lsl r1
    9b38:	push	{r3, lr}
    9b3c:	movw	r0, #45368	; 0xb138
    9b40:	ldr	r3, [pc, #36]	; 9b6c <fputs@plt+0x768>
    9b44:	movt	r0, #2
    9b48:	rsb	r3, r0, r3
    9b4c:	cmp	r3, #6
    9b50:	popls	{r3, pc}
    9b54:	movw	r3, #0
    9b58:	movt	r3, #0
    9b5c:	cmp	r3, #0
    9b60:	popeq	{r3, pc}
    9b64:	blx	r3
    9b68:	pop	{r3, pc}
    9b6c:	andeq	fp, r2, fp, lsr r1
    9b70:	push	{r3, lr}
    9b74:	movw	r0, #45368	; 0xb138
    9b78:	movw	r3, #45368	; 0xb138
    9b7c:	movt	r0, #2
    9b80:	movt	r3, #2
    9b84:	rsb	r3, r0, r3
    9b88:	asr	r3, r3, #2
    9b8c:	add	r3, r3, r3, lsr #31
    9b90:	asrs	r1, r3, #1
    9b94:	popeq	{r3, pc}
    9b98:	movw	r2, #0
    9b9c:	movt	r2, #0
    9ba0:	cmp	r2, #0
    9ba4:	popeq	{r3, pc}
    9ba8:	blx	r2
    9bac:	pop	{r3, pc}
    9bb0:	push	{r4, lr}
    9bb4:	movw	r4, #45484	; 0xb1ac
    9bb8:	movt	r4, #2
    9bbc:	ldrb	r3, [r4]
    9bc0:	cmp	r3, #0
    9bc4:	popne	{r4, pc}
    9bc8:	bl	9b38 <fputs@plt+0x734>
    9bcc:	mov	r3, #1
    9bd0:	strb	r3, [r4]
    9bd4:	pop	{r4, pc}
    9bd8:	movw	r0, #40692	; 0x9ef4
    9bdc:	movt	r0, #2
    9be0:	push	{r3, lr}
    9be4:	ldr	r3, [r0]
    9be8:	cmp	r3, #0
    9bec:	beq	9c04 <fputs@plt+0x800>
    9bf0:	movw	r3, #0
    9bf4:	movt	r3, #0
    9bf8:	cmp	r3, #0
    9bfc:	beq	9c04 <fputs@plt+0x800>
    9c00:	blx	r3
    9c04:	pop	{r3, lr}
    9c08:	b	9b70 <fputs@plt+0x76c>
    9c0c:	andeq	r0, r0, r0
    9c10:	ldr	r3, [r0, #1512]	; 0x5e8
    9c14:	add	r3, r3, #1
    9c18:	str	r3, [r0, #1512]	; 0x5e8
    9c1c:	bx	lr
    9c20:	push	{r4, lr}
    9c24:	mov	r4, r0
    9c28:	b	9c48 <fputs@plt+0x844>
    9c2c:	rsb	r3, r4, r0
    9c30:	add	r4, r0, #1
    9c34:	cmp	r3, #255	; 0xff
    9c38:	bgt	9c78 <fputs@plt+0x874>
    9c3c:	ldrb	r3, [r0]
    9c40:	cmp	r3, #0
    9c44:	beq	9c80 <fputs@plt+0x87c>
    9c48:	mov	r0, r4
    9c4c:	mov	r1, #10
    9c50:	bl	917c <strchr@plt>
    9c54:	cmp	r0, #0
    9c58:	bne	9c2c <fputs@plt+0x828>
    9c5c:	mov	r1, r0
    9c60:	mov	r0, r4
    9c64:	bl	917c <strchr@plt>
    9c68:	rsb	r3, r4, r0
    9c6c:	add	r4, r0, #1
    9c70:	cmp	r3, #255	; 0xff
    9c74:	ble	9c3c <fputs@plt+0x838>
    9c78:	mov	r0, #0
    9c7c:	pop	{r4, pc}
    9c80:	mov	r0, #1
    9c84:	pop	{r4, pc}
    9c88:	push	{r4, lr}
    9c8c:	mov	r4, r0
    9c90:	ldr	r0, [r0, #72]	; 0x48
    9c94:	ldr	r3, [pc, #44]	; 9cc8 <fputs@plt+0x8c4>
    9c98:	cmp	r0, #0
    9c9c:	str	r3, [r4]
    9ca0:	beq	9ca8 <fputs@plt+0x8a4>
    9ca4:	bl	9338 <_ZdaPv@plt>
    9ca8:	ldr	r0, [r4, #76]	; 0x4c
    9cac:	cmp	r0, #0
    9cb0:	beq	9cb8 <fputs@plt+0x8b4>
    9cb4:	bl	9338 <_ZdaPv@plt>
    9cb8:	mov	r0, r4
    9cbc:	bl	1556c <fputs@plt+0xc168>
    9cc0:	mov	r0, r4
    9cc4:	pop	{r4, pc}
    9cc8:	andeq	ip, r1, r0, lsl #24
    9ccc:	push	{r4, lr}
    9cd0:	mov	r4, r0
    9cd4:	bl	9c88 <fputs@plt+0x884>
    9cd8:	mov	r0, r4
    9cdc:	bl	1ad94 <_ZdlPv@@Base>
    9ce0:	mov	r0, r4
    9ce4:	pop	{r4, pc}
    9ce8:	push	{r4, r5, r6, lr}
    9cec:	mov	r5, r1
    9cf0:	sub	sp, sp, #8
    9cf4:	movw	r1, #52504	; 0xcd18
    9cf8:	movt	r1, #1
    9cfc:	mov	r6, r2
    9d00:	mov	r4, r3
    9d04:	bl	93e0 <strcmp@plt>
    9d08:	cmp	r0, #0
    9d0c:	bne	9d2c <fputs@plt+0x928>
    9d10:	cmp	r5, #0
    9d14:	beq	9d4c <fputs@plt+0x948>
    9d18:	movw	r4, #45488	; 0xb1b0
    9d1c:	movt	r4, #2
    9d20:	ldr	r1, [r4]
    9d24:	cmp	r1, #0
    9d28:	beq	9d34 <fputs@plt+0x930>
    9d2c:	add	sp, sp, #8
    9d30:	pop	{r4, r5, r6, pc}
    9d34:	mov	r0, r5
    9d38:	mov	r2, #10
    9d3c:	bl	9254 <strtol@plt>
    9d40:	str	r0, [r4, #4]
    9d44:	add	sp, sp, #8
    9d48:	pop	{r4, r5, r6, pc}
    9d4c:	movw	r2, #56944	; 0xde70
    9d50:	movt	r2, #2
    9d54:	mov	r0, r6
    9d58:	str	r2, [sp]
    9d5c:	mov	r3, r2
    9d60:	str	r2, [sp, #4]
    9d64:	mov	r1, r4
    9d68:	movw	r2, #52512	; 0xcd20
    9d6c:	movt	r2, #1
    9d70:	bl	15428 <fputs@plt+0xc024>
    9d74:	b	9d2c <fputs@plt+0x928>
    9d78:	push	{r4, r5, r6, lr}
    9d7c:	mov	r5, r0
    9d80:	sub	sp, sp, #8
    9d84:	mov	r0, r1
    9d88:	movw	r1, #52552	; 0xcd48
    9d8c:	movt	r1, #1
    9d90:	mov	r4, r2
    9d94:	mov	r6, r3
    9d98:	bl	93e0 <strcmp@plt>
    9d9c:	cmp	r0, #0
    9da0:	bne	9db8 <fputs@plt+0x9b4>
    9da4:	cmp	r4, #0
    9da8:	beq	9dc0 <fputs@plt+0x9bc>
    9dac:	mov	r0, r4
    9db0:	bl	1c1b4 <_ZdlPv@@Base+0x1420>
    9db4:	str	r0, [r5, #72]	; 0x48
    9db8:	add	sp, sp, #8
    9dbc:	pop	{r4, r5, r6, pc}
    9dc0:	movw	r3, #56944	; 0xde70
    9dc4:	mov	r0, r6
    9dc8:	movt	r3, #2
    9dcc:	movw	r2, #52564	; 0xcd54
    9dd0:	str	r3, [sp]
    9dd4:	movt	r2, #1
    9dd8:	str	r3, [sp, #4]
    9ddc:	ldr	r1, [sp, #24]
    9de0:	bl	15428 <fputs@plt+0xc024>
    9de4:	b	9db8 <fputs@plt+0x9b4>
    9de8:	ldr	r3, [r0, #1512]	; 0x5e8
    9dec:	cmp	r3, #0
    9df0:	subne	r3, r3, #1
    9df4:	strne	r3, [r0, #1512]	; 0x5e8
    9df8:	bxne	lr
    9dfc:	movw	r1, #56944	; 0xde70
    9e00:	movt	r1, #2
    9e04:	movw	r0, #52604	; 0xcd7c
    9e08:	movt	r0, #1
    9e0c:	mov	r2, r1
    9e10:	mov	r3, r1
    9e14:	b	15398 <fputs@plt+0xbf94>
    9e18:	push	{r3, r4, r5, lr}
    9e1c:	mov	r4, r0
    9e20:	ldr	r3, [r0, #4]
    9e24:	mov	r5, r1
    9e28:	cmp	r3, #0
    9e2c:	bne	9e6c <fputs@plt+0xa68>
    9e30:	ldr	r1, [r4]
    9e34:	mov	r0, r5
    9e38:	bl	9404 <fputs@plt>
    9e3c:	mov	r0, r5
    9e40:	mov	r1, #0
    9e44:	bl	917c <strchr@plt>
    9e48:	ldrb	r3, [r0, #-1]
    9e4c:	cmp	r3, #10
    9e50:	beq	9e60 <fputs@plt+0xa5c>
    9e54:	mov	r0, #10
    9e58:	ldr	r1, [r4]
    9e5c:	bl	93c8 <_IO_putc@plt>
    9e60:	mov	r3, #0
    9e64:	str	r3, [r4, #12]
    9e68:	pop	{r3, r4, r5, pc}
    9e6c:	mov	r0, #10
    9e70:	ldr	r1, [r4]
    9e74:	bl	93c8 <_IO_putc@plt>
    9e78:	mov	r3, #0
    9e7c:	str	r3, [r4, #4]
    9e80:	b	9e30 <fputs@plt+0xa2c>
    9e84:	push	{r4, r5, r6, lr}
    9e88:	mov	r4, r1
    9e8c:	ldrb	r3, [r4]
    9e90:	movw	r1, #55144	; 0xd768
    9e94:	movt	r1, #2
    9e98:	mov	r5, r0
    9e9c:	ldrb	r3, [r1, r3]
    9ea0:	cmp	r3, #0
    9ea4:	beq	9ec4 <fputs@plt+0xac0>
    9ea8:	add	r3, r4, #1
    9eac:	mov	r4, r3
    9eb0:	add	r3, r3, #1
    9eb4:	ldrb	r2, [r4]
    9eb8:	ldrb	r2, [r1, r2]
    9ebc:	cmp	r2, #0
    9ec0:	bne	9eac <fputs@plt+0xaa8>
    9ec4:	mov	r0, r4
    9ec8:	bl	9c20 <fputs@plt+0x81c>
    9ecc:	cmp	r0, #0
    9ed0:	beq	9f4c <fputs@plt+0xb48>
    9ed4:	add	r6, r5, #1472	; 0x5c0
    9ed8:	mov	r1, r4
    9edc:	add	r6, r6, #8
    9ee0:	mov	r0, r6
    9ee4:	bl	1bb70 <_ZdlPv@@Base+0xddc>
    9ee8:	ldrb	r3, [r4]
    9eec:	cmp	r3, #0
    9ef0:	beq	9f3c <fputs@plt+0xb38>
    9ef4:	mov	r0, r4
    9ef8:	mov	r1, #0
    9efc:	bl	917c <strchr@plt>
    9f00:	ldrb	r3, [r0, #-1]
    9f04:	cmp	r3, #10
    9f08:	beq	9f3c <fputs@plt+0xb38>
    9f0c:	ldr	r3, [r5, #1484]	; 0x5cc
    9f10:	ldr	r2, [r5, #1488]	; 0x5d0
    9f14:	cmp	r3, r2
    9f18:	blt	9f28 <fputs@plt+0xb24>
    9f1c:	mov	r0, r6
    9f20:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    9f24:	ldr	r3, [r5, #1484]	; 0x5cc
    9f28:	ldr	r2, [r5, #1480]	; 0x5c8
    9f2c:	add	r0, r3, #1
    9f30:	mov	r1, #10
    9f34:	str	r0, [r5, #1484]	; 0x5cc
    9f38:	strb	r1, [r2, r3]
    9f3c:	ldr	r3, [r5, #1492]	; 0x5d4
    9f40:	add	r3, r3, #1
    9f44:	str	r3, [r5, #1492]	; 0x5d4
    9f48:	pop	{r4, r5, r6, pc}
    9f4c:	movw	r1, #56944	; 0xde70
    9f50:	movt	r1, #2
    9f54:	movw	r0, #52636	; 0xcd9c
    9f58:	movt	r0, #1
    9f5c:	mov	r2, r1
    9f60:	mov	r3, r1
    9f64:	bl	153c8 <fputs@plt+0xbfc4>
    9f68:	b	9ed4 <fputs@plt+0xad0>
    9f6c:	push	{r4, r5, r6, r7, r8, lr}
    9f70:	movw	r5, #45416	; 0xb168
    9f74:	movt	r5, #2
    9f78:	sub	sp, sp, #32
    9f7c:	mov	r8, r1
    9f80:	mov	r6, r0
    9f84:	ldr	r3, [r5]
    9f88:	mov	r0, r1
    9f8c:	mov	r2, #10
    9f90:	add	r1, sp, #4
    9f94:	str	r3, [sp, #28]
    9f98:	bl	9254 <strtol@plt>
    9f9c:	subs	r7, r0, #0
    9fa0:	bne	a074 <fputs@plt+0xc70>
    9fa4:	ldr	r4, [sp, #4]
    9fa8:	cmp	r4, r8
    9fac:	beq	a0dc <fputs@plt+0xcd8>
    9fb0:	ldrb	r3, [r4]
    9fb4:	movw	ip, #55144	; 0xd768
    9fb8:	movt	ip, #2
    9fbc:	ldrb	r3, [ip, r3]
    9fc0:	cmp	r3, #0
    9fc4:	beq	9fe4 <fputs@plt+0xbe0>
    9fc8:	add	r3, r4, #1
    9fcc:	mov	r4, r3
    9fd0:	add	r3, r3, #1
    9fd4:	ldrb	r2, [r4]
    9fd8:	ldrb	r2, [ip, r2]
    9fdc:	cmp	r2, #0
    9fe0:	bne	9fcc <fputs@plt+0xbc8>
    9fe4:	mov	r0, r4
    9fe8:	bl	9c20 <fputs@plt+0x81c>
    9fec:	cmp	r0, #0
    9ff0:	beq	a080 <fputs@plt+0xc7c>
    9ff4:	add	r8, r6, #1472	; 0x5c0
    9ff8:	mov	r1, r4
    9ffc:	add	r8, r8, #8
    a000:	mov	r0, r8
    a004:	bl	1bb70 <_ZdlPv@@Base+0xddc>
    a008:	ldrb	r3, [r4]
    a00c:	cmp	r3, #0
    a010:	beq	a050 <fputs@plt+0xc4c>
    a014:	mov	r0, r4
    a018:	mov	r1, #0
    a01c:	bl	917c <strchr@plt>
    a020:	ldrb	r3, [r0, #-1]
    a024:	cmp	r3, #10
    a028:	beq	a050 <fputs@plt+0xc4c>
    a02c:	ldr	r3, [r6, #1484]	; 0x5cc
    a030:	ldr	r2, [r6, #1488]	; 0x5d0
    a034:	cmp	r3, r2
    a038:	bge	a0cc <fputs@plt+0xcc8>
    a03c:	ldr	r2, [r6, #1480]	; 0x5c8
    a040:	add	r0, r3, #1
    a044:	mov	r1, #10
    a048:	str	r0, [r6, #1484]	; 0x5cc
    a04c:	strb	r1, [r2, r3]
    a050:	ldr	r3, [r6, #1492]	; 0x5d4
    a054:	add	r7, r3, r7
    a058:	str	r7, [r6, #1492]	; 0x5d4
    a05c:	ldr	r2, [sp, #28]
    a060:	ldr	r3, [r5]
    a064:	cmp	r2, r3
    a068:	bne	a0fc <fputs@plt+0xcf8>
    a06c:	add	sp, sp, #32
    a070:	pop	{r4, r5, r6, r7, r8, pc}
    a074:	blt	a0a0 <fputs@plt+0xc9c>
    a078:	ldr	r4, [sp, #4]
    a07c:	b	9fb0 <fputs@plt+0xbac>
    a080:	movw	r1, #56944	; 0xde70
    a084:	movt	r1, #2
    a088:	movw	r0, #52796	; 0xce3c
    a08c:	movt	r0, #1
    a090:	mov	r2, r1
    a094:	mov	r3, r1
    a098:	bl	153c8 <fputs@plt+0xbfc4>
    a09c:	b	9ff4 <fputs@plt+0xbf0>
    a0a0:	mov	r1, r7
    a0a4:	add	r0, sp, #8
    a0a8:	bl	14f20 <fputs@plt+0xbb1c>
    a0ac:	movw	r2, #56944	; 0xde70
    a0b0:	movt	r2, #2
    a0b4:	add	r1, sp, #8
    a0b8:	movw	r0, #52748	; 0xce0c
    a0bc:	movt	r0, #1
    a0c0:	mov	r3, r2
    a0c4:	bl	15398 <fputs@plt+0xbf94>
    a0c8:	b	a05c <fputs@plt+0xc58>
    a0cc:	mov	r0, r8
    a0d0:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    a0d4:	ldr	r3, [r6, #1484]	; 0x5cc
    a0d8:	b	a03c <fputs@plt+0xc38>
    a0dc:	movw	r1, #56944	; 0xde70
    a0e0:	movt	r1, #2
    a0e4:	movw	r0, #52704	; 0xcde0
    a0e8:	movt	r0, #1
    a0ec:	mov	r2, r1
    a0f0:	mov	r3, r1
    a0f4:	bl	15398 <fputs@plt+0xbf94>
    a0f8:	b	a05c <fputs@plt+0xc58>
    a0fc:	bl	92f0 <__stack_chk_fail@plt>
    a100:	vldr	d7, [pc, #16]	; a118 <fputs@plt+0xd14>
    a104:	vmul.f64	d0, d0, d7
    a108:	vldr	d6, [pc, #16]	; a120 <fputs@plt+0xd1c>
    a10c:	vdiv.f64	d0, d0, d6
    a110:	bx	lr
    a114:	nop	{0}
    a118:	andeq	r0, r0, r0
    a11c:	rsbmi	r8, r6, r0
    a120:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
    a124:	strdmi	r2, [r9], -fp
    a128:	vldr	d7, [pc, #16]	; a140 <fputs@plt+0xd3c>
    a12c:	vmul.f64	d0, d0, d7
    a130:	vldr	d6, [pc, #16]	; a148 <fputs@plt+0xd44>
    a134:	vdiv.f64	d0, d0, d6
    a138:	bx	lr
    a13c:	nop	{0}
    a140:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
    a144:	strdmi	r2, [r9], -fp
    a148:	andeq	r0, r0, r0
    a14c:	rsbmi	r8, r6, r0
    a150:	mov	ip, #0
    a154:	str	r1, [r0]
    a158:	str	r2, [r0, #8]
    a15c:	str	ip, [r0, #4]
    a160:	str	ip, [r0, #12]
    a164:	str	ip, [r0, #16]
    a168:	bx	lr
    a16c:	mov	r2, #0
    a170:	stm	r0, {r1, r2}
    a174:	bx	lr
    a178:	push	{r3, r4, r5, lr}
    a17c:	mov	r4, r0
    a180:	mov	r5, r1
    a184:	b	a190 <fputs@plt+0xd8c>
    a188:	ldr	r1, [r4]
    a18c:	bl	93c8 <_IO_putc@plt>
    a190:	mov	r0, r5
    a194:	bl	9170 <_IO_getc@plt>
    a198:	cmn	r0, #1
    a19c:	bne	a188 <fputs@plt+0xd84>
    a1a0:	mov	r0, r4
    a1a4:	pop	{r3, r4, r5, pc}
    a1a8:	ldr	r3, [r0, #4]
    a1ac:	push	{r4, lr}
    a1b0:	cmp	r3, #0
    a1b4:	mov	r4, r0
    a1b8:	beq	a1d4 <fputs@plt+0xdd0>
    a1bc:	mov	r0, #10
    a1c0:	ldr	r1, [r4]
    a1c4:	bl	93c8 <_IO_putc@plt>
    a1c8:	mov	r3, #0
    a1cc:	str	r3, [r4, #4]
    a1d0:	str	r3, [r4, #12]
    a1d4:	mov	r0, r4
    a1d8:	pop	{r4, pc}
    a1dc:	subs	r3, r1, #0
    a1e0:	push	{r4, lr}
    a1e4:	mov	r4, r0
    a1e8:	beq	a1fc <fputs@plt+0xdf8>
    a1ec:	ldrb	r3, [r3]
    a1f0:	cmp	r3, #0
    a1f4:	beq	a1fc <fputs@plt+0xdf8>
    a1f8:	bl	9e18 <fputs@plt+0xa14>
    a1fc:	mov	r0, r4
    a200:	pop	{r4, pc}
    a204:	push	{r3, r4, r5, lr}
    a208:	mov	r4, r0
    a20c:	ldr	r3, [r0, #4]
    a210:	mov	r5, r1
    a214:	cmp	r3, #0
    a218:	beq	a228 <fputs@plt+0xe24>
    a21c:	mov	r0, #10
    a220:	ldr	r1, [r4]
    a224:	bl	93c8 <_IO_putc@plt>
    a228:	ldr	r1, [r4]
    a22c:	mov	r0, #37	; 0x25
    a230:	bl	93c8 <_IO_putc@plt>
    a234:	ldr	r1, [r4]
    a238:	mov	r0, #37	; 0x25
    a23c:	bl	93c8 <_IO_putc@plt>
    a240:	ldr	r1, [r4]
    a244:	mov	r0, r5
    a248:	bl	9404 <fputs@plt>
    a24c:	ldr	r1, [r4]
    a250:	mov	r0, #10
    a254:	bl	93c8 <_IO_putc@plt>
    a258:	mov	r3, #0
    a25c:	mov	r0, r4
    a260:	str	r3, [r4, #4]
    a264:	str	r3, [r4, #12]
    a268:	pop	{r3, r4, r5, pc}
    a26c:	push	{r3, r4, r5, lr}
    a270:	mov	r4, r0
    a274:	ldr	r3, [r0, #4]
    a278:	mov	r5, r1
    a27c:	cmp	r3, #0
    a280:	beq	a290 <fputs@plt+0xe8c>
    a284:	mov	r0, #10
    a288:	ldr	r1, [r4]
    a28c:	bl	93c8 <_IO_putc@plt>
    a290:	ldr	r1, [r4]
    a294:	mov	r0, #37	; 0x25
    a298:	bl	93c8 <_IO_putc@plt>
    a29c:	ldr	r1, [r4]
    a2a0:	mov	r0, #37	; 0x25
    a2a4:	bl	93c8 <_IO_putc@plt>
    a2a8:	ldr	r1, [r4]
    a2ac:	mov	r0, r5
    a2b0:	bl	9404 <fputs@plt>
    a2b4:	mov	r0, r5
    a2b8:	bl	9218 <strlen@plt>
    a2bc:	add	r3, r0, #2
    a2c0:	mov	r0, r4
    a2c4:	str	r3, [r4, #4]
    a2c8:	pop	{r3, r4, r5, pc}
    a2cc:	ldr	r3, [r0, #4]
    a2d0:	push	{r4, lr}
    a2d4:	cmp	r3, #0
    a2d8:	mov	r4, r0
    a2dc:	beq	a2f4 <fputs@plt+0xef0>
    a2e0:	mov	r0, #10
    a2e4:	ldr	r1, [r4]
    a2e8:	bl	93c8 <_IO_putc@plt>
    a2ec:	mov	r3, #0
    a2f0:	str	r3, [r4, #4]
    a2f4:	mov	r3, #0
    a2f8:	mov	r0, r4
    a2fc:	str	r3, [r4, #12]
    a300:	pop	{r4, pc}
    a304:	push	{r4, r5, r6, lr}
    a308:	mov	r4, r0
    a30c:	mov	r0, r1
    a310:	mov	r5, r1
    a314:	bl	9218 <strlen@plt>
    a318:	ldmib	r4, {r2, r3}
    a31c:	add	r2, r0, r2
    a320:	mov	r6, r0
    a324:	cmp	r2, r3
    a328:	blt	a358 <fputs@plt+0xf54>
    a32c:	ldr	r1, [r4]
    a330:	mov	r0, #10
    a334:	bl	93c8 <_IO_putc@plt>
    a338:	ldr	r3, [r4]
    a33c:	movw	r0, #52864	; 0xce80
    a340:	mov	r1, #1
    a344:	movt	r0, #1
    a348:	mov	r2, #3
    a34c:	bl	92a8 <fwrite@plt>
    a350:	mov	r3, #3
    a354:	str	r3, [r4, #4]
    a358:	ldr	r1, [r4]
    a35c:	mov	r0, #32
    a360:	bl	93c8 <_IO_putc@plt>
    a364:	mov	r0, r5
    a368:	ldr	r1, [r4]
    a36c:	add	r6, r6, #1
    a370:	bl	9404 <fputs@plt>
    a374:	ldr	r3, [r4, #4]
    a378:	mov	r0, r4
    a37c:	add	r6, r3, r6
    a380:	str	r6, [r4, #4]
    a384:	pop	{r4, r5, r6, pc}
    a388:	cmp	r1, #10
    a38c:	push	{r3, r4, r5, lr}
    a390:	mov	r5, r1
    a394:	mov	r4, r0
    a398:	bls	a3ac <fputs@plt+0xfa8>
    a39c:	movw	r1, #52868	; 0xce84
    a3a0:	mov	r0, #187	; 0xbb
    a3a4:	movt	r1, #1
    a3a8:	bl	14028 <fputs@plt+0xac24>
    a3ac:	str	r5, [r4, #16]
    a3b0:	mov	r0, r4
    a3b4:	pop	{r3, r4, r5, pc}
    a3b8:	push	{r3, r4, r5, lr}
    a3bc:	mov	r4, r0
    a3c0:	ldmib	r0, {r2, r3}
    a3c4:	mov	r5, r1
    a3c8:	cmp	r2, r3
    a3cc:	blt	a3e4 <fputs@plt+0xfe0>
    a3d0:	mov	r0, #10
    a3d4:	ldr	r1, [r4]
    a3d8:	bl	93c8 <_IO_putc@plt>
    a3dc:	mov	r3, #0
    a3e0:	str	r3, [r4, #4]
    a3e4:	mov	r0, r5
    a3e8:	ldr	r1, [r4]
    a3ec:	bl	93c8 <_IO_putc@plt>
    a3f0:	ldr	r3, [r4, #4]
    a3f4:	mov	r2, #0
    a3f8:	mov	r0, r4
    a3fc:	add	r3, r3, #1
    a400:	str	r2, [r4, #12]
    a404:	str	r3, [r4, #4]
    a408:	pop	{r3, r4, r5, pc}
    a40c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    a410:	subs	r6, r2, #0
    a414:	mov	r4, r0
    a418:	mov	r7, r1
    a41c:	ble	a708 <fputs@plt+0x1304>
    a420:	movw	r1, #55912	; 0xda68
    a424:	add	r2, r7, r6
    a428:	movt	r1, #2
    a42c:	mov	r0, r7
    a430:	mov	ip, #0
    a434:	b	a450 <fputs@plt+0x104c>
    a438:	cmp	r3, #92	; 0x5c
    a43c:	cmpne	r5, #1
    a440:	addls	ip, ip, #2
    a444:	addhi	ip, ip, #1
    a448:	cmp	r0, r2
    a44c:	beq	a478 <fputs@plt+0x1074>
    a450:	ldrb	r3, [r0], #1
    a454:	tst	r3, #128	; 0x80
    a458:	bne	a46c <fputs@plt+0x1068>
    a45c:	ldrb	lr, [r1, r3]
    a460:	sub	r5, r3, #40	; 0x28
    a464:	cmp	lr, #0
    a468:	bne	a438 <fputs@plt+0x1034>
    a46c:	cmp	r0, r2
    a470:	add	ip, ip, #4
    a474:	bne	a450 <fputs@plt+0x104c>
    a478:	lsl	r3, r6, #1
    a47c:	cmp	r3, ip
    a480:	bge	a54c <fputs@plt+0x1148>
    a484:	ldmib	r4, {r1, r2}
    a488:	add	r0, r3, r1
    a48c:	add	r0, r0, #1
    a490:	cmp	r0, r2
    a494:	blt	a4a4 <fputs@plt+0x10a0>
    a498:	add	r3, r3, #2
    a49c:	cmp	r2, r3
    a4a0:	bge	a6d4 <fputs@plt+0x12d0>
    a4a4:	cmp	r2, r1
    a4a8:	ble	a6bc <fputs@plt+0x12b8>
    a4ac:	mov	r0, #60	; 0x3c
    a4b0:	ldr	r1, [r4]
    a4b4:	bl	93c8 <_IO_putc@plt>
    a4b8:	cmp	r6, #0
    a4bc:	ldr	r3, [r4, #4]
    a4c0:	addgt	r6, r7, r6
    a4c4:	movgt	r5, #0
    a4c8:	add	r3, r3, #1
    a4cc:	str	r3, [r4, #4]
    a4d0:	bgt	a538 <fputs@plt+0x1134>
    a4d4:	mov	r0, #62	; 0x3e
    a4d8:	ldr	r1, [r4]
    a4dc:	bl	93c8 <_IO_putc@plt>
    a4e0:	ldr	r3, [r4, #4]
    a4e4:	mov	r0, r4
    a4e8:	add	r3, r3, #1
    a4ec:	str	r3, [r4, #4]
    a4f0:	mov	r3, #0
    a4f4:	str	r3, [r4, #12]
    a4f8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    a4fc:	mov	r0, #10
    a500:	ldr	r1, [r4]
    a504:	bl	93c8 <_IO_putc@plt>
    a508:	str	r5, [r4, #4]
    a50c:	ldrb	r3, [r7], #1
    a510:	movw	r2, #52876	; 0xce8c
    a514:	ldr	r0, [r4]
    a518:	movt	r2, #1
    a51c:	mov	r1, #1
    a520:	bl	92fc <__fprintf_chk@plt>
    a524:	ldr	r3, [r4, #4]
    a528:	cmp	r7, r6
    a52c:	add	r3, r3, #2
    a530:	str	r3, [r4, #4]
    a534:	beq	a4d4 <fputs@plt+0x10d0>
    a538:	ldr	r2, [r4, #8]
    a53c:	add	r3, r3, #1
    a540:	cmp	r3, r2
    a544:	blt	a50c <fputs@plt+0x1108>
    a548:	b	a4fc <fputs@plt+0x10f8>
    a54c:	ldmib	r4, {r2, r3}
    a550:	add	r1, r2, ip
    a554:	add	r1, r1, #1
    a558:	cmp	r1, r3
    a55c:	bge	a66c <fputs@plt+0x1268>
    a560:	add	r2, r2, #1
    a564:	cmp	r3, r2
    a568:	ble	a6f0 <fputs@plt+0x12ec>
    a56c:	mov	r0, #40	; 0x28
    a570:	ldr	r1, [r4]
    a574:	bl	93c8 <_IO_putc@plt>
    a578:	cmp	r6, #0
    a57c:	ldr	r3, [r4, #4]
    a580:	addgt	r9, r7, r6
    a584:	movwgt	r8, #55912	; 0xda68
    a588:	movtgt	r8, #2
    a58c:	add	r3, r3, #1
    a590:	str	r3, [r4, #4]
    a594:	bgt	a5fc <fputs@plt+0x11f8>
    a598:	b	a6b4 <fputs@plt+0x12b0>
    a59c:	sub	r2, r6, #40	; 0x28
    a5a0:	cmp	r6, #92	; 0x5c
    a5a4:	cmpne	r2, #1
    a5a8:	ldr	r2, [r4, #8]
    a5ac:	movls	r5, #2
    a5b0:	movhi	r5, #1
    a5b4:	add	r3, r5, r3
    a5b8:	cmp	r3, r2
    a5bc:	bge	a628 <fputs@plt+0x1224>
    a5c0:	cmp	r5, #2
    a5c4:	beq	a650 <fputs@plt+0x124c>
    a5c8:	cmp	r5, #4
    a5cc:	beq	a698 <fputs@plt+0x1294>
    a5d0:	cmp	r5, #1
    a5d4:	beq	a65c <fputs@plt+0x1258>
    a5d8:	movw	r1, #52868	; 0xce84
    a5dc:	movw	r0, #279	; 0x117
    a5e0:	movt	r1, #1
    a5e4:	bl	14028 <fputs@plt+0xac24>
    a5e8:	ldr	r3, [r4, #4]
    a5ec:	cmp	r7, r9
    a5f0:	add	r3, r5, r3
    a5f4:	str	r3, [r4, #4]
    a5f8:	beq	a6b4 <fputs@plt+0x12b0>
    a5fc:	ldrb	r6, [r7], #1
    a600:	tst	r6, #128	; 0x80
    a604:	bne	a614 <fputs@plt+0x1210>
    a608:	ldrb	r2, [r8, r6]
    a60c:	cmp	r2, #0
    a610:	bne	a59c <fputs@plt+0x1198>
    a614:	ldr	r2, [r4, #8]
    a618:	mov	r5, #4
    a61c:	add	r3, r5, r3
    a620:	cmp	r3, r2
    a624:	blt	a5c0 <fputs@plt+0x11bc>
    a628:	ldr	r1, [r4]
    a62c:	mov	r0, #92	; 0x5c
    a630:	bl	93c8 <_IO_putc@plt>
    a634:	mov	r0, #10
    a638:	ldr	r1, [r4]
    a63c:	bl	93c8 <_IO_putc@plt>
    a640:	cmp	r5, #2
    a644:	mov	r3, #0
    a648:	str	r3, [r4, #4]
    a64c:	bne	a5c8 <fputs@plt+0x11c4>
    a650:	mov	r0, #92	; 0x5c
    a654:	ldr	r1, [r4]
    a658:	bl	93c8 <_IO_putc@plt>
    a65c:	mov	r0, r6
    a660:	ldr	r1, [r4]
    a664:	bl	93c8 <_IO_putc@plt>
    a668:	b	a5e8 <fputs@plt+0x11e4>
    a66c:	add	ip, ip, #1
    a670:	cmp	r3, ip
    a674:	ble	a560 <fputs@plt+0x115c>
    a678:	ldr	r1, [r4]
    a67c:	mov	r0, #10
    a680:	bl	93c8 <_IO_putc@plt>
    a684:	mov	r1, #0
    a688:	ldr	r3, [r4, #8]
    a68c:	mov	r2, #1
    a690:	str	r1, [r4, #4]
    a694:	b	a564 <fputs@plt+0x1160>
    a698:	mov	r3, r6
    a69c:	movw	r2, #52884	; 0xce94
    a6a0:	ldr	r0, [r4]
    a6a4:	movt	r2, #1
    a6a8:	mov	r1, #1
    a6ac:	bl	92fc <__fprintf_chk@plt>
    a6b0:	b	a5e8 <fputs@plt+0x11e4>
    a6b4:	mov	r0, #41	; 0x29
    a6b8:	b	a4d8 <fputs@plt+0x10d4>
    a6bc:	mov	r0, #10
    a6c0:	ldr	r1, [r4]
    a6c4:	bl	93c8 <_IO_putc@plt>
    a6c8:	mov	r3, #0
    a6cc:	str	r3, [r4, #4]
    a6d0:	b	a4ac <fputs@plt+0x10a8>
    a6d4:	ldr	r1, [r4]
    a6d8:	mov	r0, #10
    a6dc:	bl	93c8 <_IO_putc@plt>
    a6e0:	mov	r1, #0
    a6e4:	ldr	r2, [r4, #8]
    a6e8:	str	r1, [r4, #4]
    a6ec:	b	a4a4 <fputs@plt+0x10a0>
    a6f0:	mov	r0, #10
    a6f4:	ldr	r1, [r4]
    a6f8:	bl	93c8 <_IO_putc@plt>
    a6fc:	mov	r3, #0
    a700:	str	r3, [r4, #4]
    a704:	b	a56c <fputs@plt+0x1168>
    a708:	mov	ip, #0
    a70c:	b	a478 <fputs@plt+0x1074>
    a710:	push	{r4, r5, r6, lr}
    a714:	movw	r5, #45416	; 0xb168
    a718:	movt	r5, #2
    a71c:	sub	sp, sp, #24
    a720:	mov	r4, r0
    a724:	mov	r2, #12
    a728:	ldr	ip, [r5]
    a72c:	movw	r3, #53704	; 0xd1c8
    a730:	str	r1, [sp]
    a734:	movt	r3, #1
    a738:	mov	r1, #1
    a73c:	add	r0, sp, #8
    a740:	str	ip, [sp, #20]
    a744:	bl	9380 <__sprintf_chk@plt>
    a748:	add	r0, sp, #8
    a74c:	bl	9218 <strlen@plt>
    a750:	ldr	r3, [r4, #4]
    a754:	ldr	r2, [r4, #12]
    a758:	cmp	r3, #0
    a75c:	mov	r6, r0
    a760:	ble	a778 <fputs@plt+0x1374>
    a764:	add	r3, r0, r3
    a768:	ldr	r1, [r4, #8]
    a76c:	add	r3, r3, r2
    a770:	cmp	r3, r1
    a774:	bgt	a7d8 <fputs@plt+0x13d4>
    a778:	cmp	r2, #0
    a77c:	bne	a7bc <fputs@plt+0x13b8>
    a780:	ldr	r1, [r4]
    a784:	add	r0, sp, #8
    a788:	bl	9404 <fputs@plt>
    a78c:	ldr	ip, [sp, #20]
    a790:	ldr	r1, [r5]
    a794:	mov	r2, #1
    a798:	ldr	r3, [r4, #4]
    a79c:	mov	r0, r4
    a7a0:	cmp	ip, r1
    a7a4:	str	r2, [r4, #12]
    a7a8:	add	r6, r3, r6
    a7ac:	str	r6, [r4, #4]
    a7b0:	bne	a7f4 <fputs@plt+0x13f0>
    a7b4:	add	sp, sp, #24
    a7b8:	pop	{r4, r5, r6, pc}
    a7bc:	mov	r0, #32
    a7c0:	ldr	r1, [r4]
    a7c4:	bl	93c8 <_IO_putc@plt>
    a7c8:	ldr	r3, [r4, #4]
    a7cc:	add	r3, r3, #1
    a7d0:	str	r3, [r4, #4]
    a7d4:	b	a780 <fputs@plt+0x137c>
    a7d8:	mov	r0, #10
    a7dc:	ldr	r1, [r4]
    a7e0:	bl	93c8 <_IO_putc@plt>
    a7e4:	mov	r3, #0
    a7e8:	str	r3, [r4, #4]
    a7ec:	str	r3, [r4, #12]
    a7f0:	b	a780 <fputs@plt+0x137c>
    a7f4:	bl	92f0 <__stack_chk_fail@plt>
    a7f8:	push	{r4, r5, r6, lr}
    a7fc:	mov	r4, r0
    a800:	mov	r0, r1
    a804:	ldr	r1, [r4, #16]
    a808:	bl	19f80 <fputs@plt+0x10b7c>
    a80c:	mov	r6, r0
    a810:	bl	9218 <strlen@plt>
    a814:	ldr	r3, [r4, #4]
    a818:	ldr	r2, [r4, #12]
    a81c:	cmp	r3, #0
    a820:	mov	r5, r0
    a824:	ble	a83c <fputs@plt+0x1438>
    a828:	add	r3, r0, r3
    a82c:	ldr	r1, [r4, #8]
    a830:	add	r3, r3, r2
    a834:	cmp	r3, r1
    a838:	bgt	a888 <fputs@plt+0x1484>
    a83c:	cmp	r2, #0
    a840:	bne	a86c <fputs@plt+0x1468>
    a844:	mov	r0, r6
    a848:	ldr	r1, [r4]
    a84c:	bl	9404 <fputs@plt>
    a850:	ldr	r2, [r4, #4]
    a854:	mov	r3, #1
    a858:	mov	r0, r4
    a85c:	add	r5, r2, r5
    a860:	str	r3, [r4, #12]
    a864:	str	r5, [r4, #4]
    a868:	pop	{r4, r5, r6, pc}
    a86c:	mov	r0, #32
    a870:	ldr	r1, [r4]
    a874:	bl	93c8 <_IO_putc@plt>
    a878:	ldr	r3, [r4, #4]
    a87c:	add	r3, r3, #1
    a880:	str	r3, [r4, #4]
    a884:	b	a844 <fputs@plt+0x1440>
    a888:	mov	r0, #10
    a88c:	ldr	r1, [r4]
    a890:	bl	93c8 <_IO_putc@plt>
    a894:	mov	r3, #0
    a898:	str	r3, [r4, #4]
    a89c:	str	r3, [r4, #12]
    a8a0:	b	a844 <fputs@plt+0x1440>
    a8a4:	push	{r4, r5, r6, r7, r8, lr}
    a8a8:	movw	r6, #45416	; 0xb168
    a8ac:	movt	r6, #2
    a8b0:	sub	sp, sp, #144	; 0x90
    a8b4:	add	r4, sp, #12
    a8b8:	mov	r1, #1
    a8bc:	ldr	ip, [r6]
    a8c0:	mov	r2, #128	; 0x80
    a8c4:	vstr	d0, [sp]
    a8c8:	mov	r5, r0
    a8cc:	movw	r3, #52892	; 0xce9c
    a8d0:	mov	r0, r4
    a8d4:	movt	r3, #1
    a8d8:	str	ip, [sp, #140]	; 0x8c
    a8dc:	bl	9380 <__sprintf_chk@plt>
    a8e0:	mov	r0, r4
    a8e4:	bl	9218 <strlen@plt>
    a8e8:	add	r1, sp, #144	; 0x90
    a8ec:	sub	r0, r0, #1
    a8f0:	add	r2, r1, r0
    a8f4:	ldrb	r2, [r2, #-132]	; 0xffffff7c
    a8f8:	cmp	r2, #48	; 0x30
    a8fc:	bne	a910 <fputs@plt+0x150c>
    a900:	sub	r0, r0, #1
    a904:	ldrb	r2, [r4, r0]
    a908:	cmp	r2, #48	; 0x30
    a90c:	beq	a900 <fputs@plt+0x14fc>
    a910:	cmp	r2, #46	; 0x2e
    a914:	ldr	r2, [r5, #4]
    a918:	subeq	r0, r0, #1
    a91c:	add	r1, sp, #144	; 0x90
    a920:	add	r7, r0, #1
    a924:	mov	r8, #0
    a928:	add	r3, r1, r7
    a92c:	cmp	r2, r8
    a930:	strb	r8, [r3, #-132]	; 0xffffff7c
    a934:	ldr	r3, [r5, #12]
    a938:	ble	a950 <fputs@plt+0x154c>
    a93c:	add	r2, r7, r2
    a940:	ldr	r1, [r5, #8]
    a944:	add	r2, r2, r3
    a948:	cmp	r2, r1
    a94c:	bgt	a9b0 <fputs@plt+0x15ac>
    a950:	cmp	r3, #0
    a954:	bne	a994 <fputs@plt+0x1590>
    a958:	ldr	r1, [r5]
    a95c:	mov	r0, r4
    a960:	bl	9404 <fputs@plt>
    a964:	ldr	ip, [sp, #140]	; 0x8c
    a968:	ldr	r1, [r6]
    a96c:	mov	r2, #1
    a970:	ldr	r3, [r5, #4]
    a974:	mov	r0, r5
    a978:	cmp	ip, r1
    a97c:	str	r2, [r5, #12]
    a980:	add	r7, r3, r7
    a984:	str	r7, [r5, #4]
    a988:	bne	a9c8 <fputs@plt+0x15c4>
    a98c:	add	sp, sp, #144	; 0x90
    a990:	pop	{r4, r5, r6, r7, r8, pc}
    a994:	mov	r0, #32
    a998:	ldr	r1, [r5]
    a99c:	bl	93c8 <_IO_putc@plt>
    a9a0:	ldr	r3, [r5, #4]
    a9a4:	add	r3, r3, #1
    a9a8:	str	r3, [r5, #4]
    a9ac:	b	a958 <fputs@plt+0x1554>
    a9b0:	mov	r0, #10
    a9b4:	ldr	r1, [r5]
    a9b8:	bl	93c8 <_IO_putc@plt>
    a9bc:	str	r8, [r5, #4]
    a9c0:	str	r8, [r5, #12]
    a9c4:	b	a958 <fputs@plt+0x1554>
    a9c8:	bl	92f0 <__stack_chk_fail@plt>
    a9cc:	push	{r4, r5, r6, lr}
    a9d0:	mov	r4, r0
    a9d4:	mov	r0, r1
    a9d8:	mov	r5, r1
    a9dc:	bl	9218 <strlen@plt>
    a9e0:	ldr	r3, [r4, #4]
    a9e4:	ldr	r2, [r4, #12]
    a9e8:	cmp	r3, #0
    a9ec:	mov	r6, r0
    a9f0:	ble	aa08 <fputs@plt+0x1604>
    a9f4:	add	r3, r0, r3
    a9f8:	ldr	r1, [r4, #8]
    a9fc:	add	r3, r3, r2
    aa00:	cmp	r3, r1
    aa04:	bgt	aa54 <fputs@plt+0x1650>
    aa08:	cmp	r2, #0
    aa0c:	bne	aa38 <fputs@plt+0x1634>
    aa10:	mov	r0, r5
    aa14:	ldr	r1, [r4]
    aa18:	bl	9404 <fputs@plt>
    aa1c:	ldr	r2, [r4, #4]
    aa20:	mov	r3, #1
    aa24:	mov	r0, r4
    aa28:	add	r6, r2, r6
    aa2c:	str	r3, [r4, #12]
    aa30:	str	r6, [r4, #4]
    aa34:	pop	{r4, r5, r6, pc}
    aa38:	mov	r0, #32
    aa3c:	ldr	r1, [r4]
    aa40:	bl	93c8 <_IO_putc@plt>
    aa44:	ldr	r3, [r4, #4]
    aa48:	add	r3, r3, #1
    aa4c:	str	r3, [r4, #4]
    aa50:	b	aa10 <fputs@plt+0x160c>
    aa54:	mov	r0, #10
    aa58:	ldr	r1, [r4]
    aa5c:	bl	93c8 <_IO_putc@plt>
    aa60:	mov	r3, #0
    aa64:	str	r3, [r4, #4]
    aa68:	str	r3, [r4, #12]
    aa6c:	b	aa10 <fputs@plt+0x160c>
    aa70:	push	{r4, r5, r6, r7, r8, lr}
    aa74:	mov	r5, r1
    aa78:	ldrb	ip, [r5]
    aa7c:	movw	r1, #55144	; 0xd768
    aa80:	movt	r1, #2
    aa84:	mov	r6, r0
    aa88:	mov	r7, r2
    aa8c:	ldrb	r3, [r1, ip]
    aa90:	cmp	r3, #0
    aa94:	beq	aab0 <fputs@plt+0x16ac>
    aa98:	add	r3, r5, #1
    aa9c:	mov	r5, r3
    aaa0:	ldrb	ip, [r3], #1
    aaa4:	ldrb	r4, [r1, ip]
    aaa8:	cmp	r4, #0
    aaac:	bne	aa9c <fputs@plt+0x1698>
    aab0:	cmp	ip, #0
    aab4:	beq	ab3c <fputs@plt+0x1738>
    aab8:	mov	r0, r5
    aabc:	bl	9c20 <fputs@plt+0x81c>
    aac0:	cmp	r0, #0
    aac4:	beq	ab5c <fputs@plt+0x1758>
    aac8:	ldr	r1, [r7, #8]
    aacc:	add	r0, r6, #40	; 0x28
    aad0:	bl	a7f8 <fputs@plt+0x13f4>
    aad4:	ldr	r1, [r7, #12]
    aad8:	bl	a7f8 <fputs@plt+0x13f4>
    aadc:	movw	r1, #53004	; 0xcf0c
    aae0:	movt	r1, #1
    aae4:	bl	a9cc <fputs@plt+0x15c8>
    aae8:	ldrb	r3, [r5]
    aaec:	cmp	r3, #0
    aaf0:	mov	r4, r0
    aaf4:	bne	ab7c <fputs@plt+0x1778>
    aaf8:	mov	r0, r4
    aafc:	movw	r1, #53012	; 0xcf14
    ab00:	movt	r1, #1
    ab04:	bl	a9cc <fputs@plt+0x15c8>
    ab08:	ldr	r1, [r6, #1492]	; 0x5d4
    ab0c:	mov	r2, #0
    ab10:	mvn	r3, #0
    ab14:	cmp	r1, r2
    ab18:	str	r3, [r6, #448]	; 0x1c0
    ab1c:	str	r3, [r6, #444]	; 0x1bc
    ab20:	str	r3, [r6, #452]	; 0x1c4
    ab24:	str	r3, [r6, #460]	; 0x1cc
    ab28:	moveq	r3, #1
    ab2c:	str	r2, [r6, #420]	; 0x1a4
    ab30:	str	r2, [r6, #1468]	; 0x5bc
    ab34:	streq	r3, [r6, #1492]	; 0x5d4
    ab38:	pop	{r4, r5, r6, r7, r8, pc}
    ab3c:	movw	r1, #56944	; 0xde70
    ab40:	movt	r1, #2
    ab44:	movw	r0, #52900	; 0xcea4
    ab48:	movt	r0, #1
    ab4c:	mov	r2, r1
    ab50:	mov	r3, r1
    ab54:	pop	{r4, r5, r6, r7, r8, lr}
    ab58:	b	15398 <fputs@plt+0xbf94>
    ab5c:	movw	r1, #56944	; 0xde70
    ab60:	movt	r1, #2
    ab64:	movw	r0, #52936	; 0xcec8
    ab68:	movt	r0, #1
    ab6c:	mov	r2, r1
    ab70:	mov	r3, r1
    ab74:	bl	153c8 <fputs@plt+0xbfc4>
    ab78:	b	aac8 <fputs@plt+0x16c4>
    ab7c:	mov	r1, r5
    ab80:	bl	9e18 <fputs@plt+0xa14>
    ab84:	b	aaf8 <fputs@plt+0x16f4>
    ab88:	push	{r4, r5, r6, r7, r8, lr}
    ab8c:	mov	r6, r1
    ab90:	ldrb	ip, [r6]
    ab94:	movw	r1, #55144	; 0xd768
    ab98:	movt	r1, #2
    ab9c:	mov	r4, r0
    aba0:	mov	r7, r2
    aba4:	ldrb	r3, [r1, ip]
    aba8:	cmp	r3, #0
    abac:	beq	abc8 <fputs@plt+0x17c4>
    abb0:	add	r3, r6, #1
    abb4:	mov	r6, r3
    abb8:	ldrb	ip, [r3], #1
    abbc:	ldrb	r0, [r1, ip]
    abc0:	cmp	r0, #0
    abc4:	bne	abb4 <fputs@plt+0x17b0>
    abc8:	cmp	ip, #0
    abcc:	movne	r1, r6
    abd0:	beq	ac64 <fputs@plt+0x1860>
    abd4:	ldrb	r3, [r1, #1]!
    abd8:	tst	r3, #223	; 0xdf
    abdc:	beq	abe8 <fputs@plt+0x17e4>
    abe0:	cmp	r3, #10
    abe4:	bne	abd4 <fputs@plt+0x17d0>
    abe8:	add	r5, r4, #40	; 0x28
    abec:	ldr	r1, [r7, #8]
    abf0:	mov	r0, r5
    abf4:	bl	a7f8 <fputs@plt+0x13f4>
    abf8:	ldr	r1, [r7, #12]
    abfc:	bl	a7f8 <fputs@plt+0x13f4>
    ac00:	movw	r1, #53004	; 0xcf0c
    ac04:	movt	r1, #1
    ac08:	bl	a9cc <fputs@plt+0x15c8>
    ac0c:	add	r0, r4, #1488	; 0x5d0
    ac10:	mov	r2, r5
    ac14:	mov	r1, r6
    ac18:	add	r0, r0, #8
    ac1c:	bl	10d2c <fputs@plt+0x7928>
    ac20:	mov	r0, r5
    ac24:	movw	r1, #53012	; 0xcf14
    ac28:	movt	r1, #1
    ac2c:	bl	a9cc <fputs@plt+0x15c8>
    ac30:	ldr	r1, [r4, #1492]	; 0x5d4
    ac34:	mov	r2, #0
    ac38:	mvn	r3, #0
    ac3c:	cmp	r1, r2
    ac40:	str	r3, [r4, #448]	; 0x1c0
    ac44:	str	r3, [r4, #444]	; 0x1bc
    ac48:	str	r3, [r4, #452]	; 0x1c4
    ac4c:	str	r3, [r4, #460]	; 0x1cc
    ac50:	str	r2, [r4, #420]	; 0x1a4
    ac54:	str	r2, [r4, #1468]	; 0x5bc
    ac58:	moveq	r3, #1
    ac5c:	streq	r3, [r4, #1492]	; 0x5d4
    ac60:	pop	{r4, r5, r6, r7, r8, pc}
    ac64:	movw	r1, #56944	; 0xde70
    ac68:	movt	r1, #2
    ac6c:	movw	r0, #53020	; 0xcf1c
    ac70:	movt	r0, #1
    ac74:	mov	r2, r1
    ac78:	mov	r3, r1
    ac7c:	pop	{r4, r5, r6, r7, r8, lr}
    ac80:	b	15398 <fputs@plt+0xbf94>
    ac84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ac88:	movw	r5, #45416	; 0xb168
    ac8c:	movt	r5, #2
    ac90:	ldrb	r3, [r1]
    ac94:	mov	r6, r2
    ac98:	sub	sp, sp, #68	; 0x44
    ac9c:	ldr	r2, [r5]
    aca0:	cmp	r3, #32
    aca4:	cmpne	r3, #10
    aca8:	mov	r4, r1
    acac:	mov	r7, r0
    acb0:	str	r2, [sp, #60]	; 0x3c
    acb4:	bne	acd0 <fputs@plt+0x18cc>
    acb8:	add	r2, r1, #1
    acbc:	mov	r4, r2
    acc0:	ldrb	r3, [r2], #1
    acc4:	cmp	r3, #32
    acc8:	cmpne	r3, #10
    accc:	beq	acbc <fputs@plt+0x18b8>
    acd0:	tst	r3, #223	; 0xdf
    acd4:	beq	aeec <fputs@plt+0x1ae8>
    acd8:	cmp	r3, #10
    acdc:	moveq	r8, r4
    ace0:	beq	ad00 <fputs@plt+0x18fc>
    ace4:	add	r2, r4, #1
    ace8:	mov	r8, r2
    acec:	ldrb	r3, [r2], #1
    acf0:	tst	r3, #223	; 0xdf
    acf4:	beq	aef0 <fputs@plt+0x1aec>
    acf8:	cmp	r3, #10
    acfc:	bne	ace8 <fputs@plt+0x18e4>
    ad00:	mov	r3, #0
    ad04:	add	r8, r8, #1
    ad08:	strb	r3, [r8, #-1]
    ad0c:	add	r9, sp, #32
    ad10:	mov	fp, #0
    ad14:	b	ad2c <fputs@plt+0x1928>
    ad18:	add	fp, fp, #1
    ad1c:	ldr	r8, [sp, #16]
    ad20:	cmp	fp, #6
    ad24:	str	r0, [r9, #4]!
    ad28:	beq	ad64 <fputs@plt+0x1960>
    ad2c:	mov	r0, r8
    ad30:	add	r1, sp, #16
    ad34:	mov	r2, #10
    ad38:	bl	9254 <strtol@plt>
    ad3c:	cmp	r0, #0
    ad40:	bne	ad18 <fputs@plt+0x1914>
    ad44:	ldr	r3, [sp, #16]
    ad48:	cmp	r3, r8
    ad4c:	beq	ad64 <fputs@plt+0x1960>
    ad50:	add	fp, fp, #1
    ad54:	mov	r8, r3
    ad58:	cmp	fp, #6
    ad5c:	str	r0, [r9, #4]!
    ad60:	bne	ad2c <fputs@plt+0x1928>
    ad64:	ldrb	r3, [r8]
    ad68:	movw	r2, #56680	; 0xdd68
    ad6c:	movt	r2, #2
    ad70:	ldrb	r2, [r2, r3]
    ad74:	cmp	r2, #0
    ad78:	beq	adc4 <fputs@plt+0x19c0>
    ad7c:	ldrb	r2, [r8, #1]
    ad80:	tst	r2, #223	; 0xdf
    ad84:	bne	adbc <fputs@plt+0x19b8>
    ad88:	movw	r1, #56944	; 0xde70
    ad8c:	movt	r1, #2
    ad90:	movw	r0, #53512	; 0xd108
    ad94:	movt	r0, #1
    ad98:	mov	r2, r1
    ad9c:	mov	r3, r1
    ada0:	bl	15398 <fputs@plt+0xbf94>
    ada4:	ldr	r2, [sp, #60]	; 0x3c
    ada8:	ldr	r3, [r5]
    adac:	cmp	r2, r3
    adb0:	bne	b08c <fputs@plt+0x1c88>
    adb4:	add	sp, sp, #68	; 0x44
    adb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    adbc:	cmp	r2, #10
    adc0:	beq	ad88 <fputs@plt+0x1984>
    adc4:	cmp	r3, #32
    adc8:	cmpne	r3, #10
    adcc:	addeq	r2, r8, #1
    add0:	bne	ade8 <fputs@plt+0x19e4>
    add4:	mov	r8, r2
    add8:	ldrb	r3, [r2], #1
    addc:	cmp	r3, #32
    ade0:	cmpne	r3, #10
    ade4:	beq	add4 <fputs@plt+0x19d0>
    ade8:	cmp	fp, #4
    adec:	ble	aefc <fputs@plt+0x1af8>
    adf0:	cmp	r3, #0
    adf4:	bne	af7c <fputs@plt+0x1b78>
    adf8:	ldr	r9, [sp, #52]	; 0x34
    adfc:	ldr	sl, [sp, #36]	; 0x24
    ae00:	cmp	r9, #0
    ae04:	ldr	ip, [sp, #40]	; 0x28
    ae08:	ldr	r3, [sp, #44]	; 0x2c
    ae0c:	ldr	r2, [sp, #48]	; 0x30
    ae10:	ldr	r8, [sp, #56]	; 0x38
    ae14:	ble	afa8 <fputs@plt+0x1ba4>
    ae18:	cmp	r8, #0
    ae1c:	cmple	fp, #6
    ae20:	beq	af50 <fputs@plt+0x1b4c>
    ae24:	cmp	sl, r3
    ae28:	beq	b04c <fputs@plt+0x1c48>
    ae2c:	cmp	ip, r2
    ae30:	beq	b06c <fputs@plt+0x1c68>
    ae34:	cmp	fp, #5
    ae38:	beq	afd4 <fputs@plt+0x1bd0>
    ae3c:	rsb	r3, sl, r3
    ae40:	rsb	r2, ip, r2
    ae44:	str	r3, [sp, #12]
    ae48:	str	r2, [sp, #8]
    ae4c:	ldr	r3, [r6, #12]
    ae50:	rsb	r3, r8, r3
    ae54:	cmp	r3, #0
    ae58:	blt	b024 <fputs@plt+0x1c20>
    ae5c:	add	fp, r7, #40	; 0x28
    ae60:	mov	r1, sl
    ae64:	str	ip, [sp, #4]
    ae68:	mov	r0, fp
    ae6c:	bl	a710 <fputs@plt+0x130c>
    ae70:	ldr	ip, [sp, #4]
    ae74:	mov	r1, ip
    ae78:	bl	a710 <fputs@plt+0x130c>
    ae7c:	mov	r1, r9
    ae80:	bl	a7f8 <fputs@plt+0x13f4>
    ae84:	ldr	r1, [sp, #12]
    ae88:	bl	a710 <fputs@plt+0x130c>
    ae8c:	rsb	r1, r8, #0
    ae90:	bl	a7f8 <fputs@plt+0x13f4>
    ae94:	ldr	r1, [sp, #8]
    ae98:	bl	a710 <fputs@plt+0x130c>
    ae9c:	ldr	r1, [r6, #8]
    aea0:	bl	a7f8 <fputs@plt+0x13f4>
    aea4:	ldr	r1, [r6, #12]
    aea8:	bl	a7f8 <fputs@plt+0x13f4>
    aeac:	movw	r1, #53492	; 0xd0f4
    aeb0:	movt	r1, #1
    aeb4:	bl	a9cc <fputs@plt+0x15c8>
    aeb8:	add	r0, r7, #1488	; 0x5d0
    aebc:	mov	r1, r4
    aec0:	mov	r2, fp
    aec4:	add	r0, r0, #8
    aec8:	bl	10d2c <fputs@plt+0x7928>
    aecc:	mov	r0, fp
    aed0:	movw	r1, #53500	; 0xd0fc
    aed4:	movt	r1, #1
    aed8:	bl	a9cc <fputs@plt+0x15c8>
    aedc:	movw	r1, #53504	; 0xd100
    aee0:	movt	r1, #1
    aee4:	bl	a9cc <fputs@plt+0x15c8>
    aee8:	b	ada4 <fputs@plt+0x19a0>
    aeec:	mov	r8, r4
    aef0:	cmp	r3, #0
    aef4:	beq	ad0c <fputs@plt+0x1908>
    aef8:	b	ad00 <fputs@plt+0x18fc>
    aefc:	cmp	r3, #0
    af00:	bne	af24 <fputs@plt+0x1b20>
    af04:	movw	r1, #56944	; 0xde70
    af08:	movt	r1, #2
    af0c:	movw	r0, #53056	; 0xcf40
    af10:	movt	r0, #1
    af14:	mov	r2, r1
    af18:	mov	r3, r1
    af1c:	bl	15398 <fputs@plt+0xbf94>
    af20:	b	ada4 <fputs@plt+0x19a0>
    af24:	mov	r1, r8
    af28:	add	r0, sp, #16
    af2c:	bl	14ef4 <fputs@plt+0xbaf0>
    af30:	movw	r2, #56944	; 0xde70
    af34:	movt	r2, #2
    af38:	add	r1, sp, #16
    af3c:	movw	r0, #53096	; 0xcf68
    af40:	movt	r0, #1
    af44:	mov	r3, r2
    af48:	bl	15398 <fputs@plt+0xbf94>
    af4c:	b	ada4 <fputs@plt+0x19a0>
    af50:	mov	r1, r8
    af54:	add	r0, sp, #16
    af58:	bl	14f20 <fputs@plt+0xbb1c>
    af5c:	movw	r2, #56944	; 0xde70
    af60:	movt	r2, #2
    af64:	add	r1, sp, #16
    af68:	movw	r0, #53248	; 0xd000
    af6c:	movt	r0, #1
    af70:	mov	r3, r2
    af74:	bl	15398 <fputs@plt+0xbf94>
    af78:	b	ada4 <fputs@plt+0x19a0>
    af7c:	mov	r1, r8
    af80:	add	r0, sp, #16
    af84:	bl	14ef4 <fputs@plt+0xbaf0>
    af88:	movw	r2, #56944	; 0xde70
    af8c:	movt	r2, #2
    af90:	add	r1, sp, #16
    af94:	movw	r0, #53140	; 0xcf94
    af98:	movt	r0, #1
    af9c:	mov	r3, r2
    afa0:	bl	15398 <fputs@plt+0xbf94>
    afa4:	b	ada4 <fputs@plt+0x19a0>
    afa8:	mov	r1, r9
    afac:	add	r0, sp, #16
    afb0:	bl	14f20 <fputs@plt+0xbb1c>
    afb4:	movw	r2, #56944	; 0xde70
    afb8:	movt	r2, #2
    afbc:	add	r1, sp, #16
    afc0:	movw	r0, #53188	; 0xcfc4
    afc4:	movt	r0, #1
    afc8:	mov	r3, r2
    afcc:	bl	15398 <fputs@plt+0xbf94>
    afd0:	b	ada4 <fputs@plt+0x19a0>
    afd4:	rsb	r2, ip, r2
    afd8:	rsb	fp, sl, r3
    afdc:	eor	r3, r2, r2, asr #31
    afe0:	sub	r3, r3, r2, asr #31
    afe4:	vmov.f64	d7, #96	; 0x3f000000  0.5
    afe8:	vmov	s9, r9
    afec:	str	r2, [sp, #8]
    aff0:	vmov	s10, r3
    aff4:	eor	r3, fp, fp, asr #31
    aff8:	sub	r3, r3, fp, asr #31
    affc:	str	fp, [sp, #12]
    b000:	vmov	s12, r3
    b004:	vcvt.f64.s32	d5, s10
    b008:	vcvt.f64.s32	d6, s12
    b00c:	vdiv.f64	d6, d5, d6
    b010:	vcvt.f64.s32	d5, s9
    b014:	vmla.f64	d7, d5, d6
    b018:	vcvt.s32.f64	s13, d7
    b01c:	vmov	r8, s13
    b020:	b	ae4c <fputs@plt+0x1a48>
    b024:	movw	r1, #56944	; 0xde70
    b028:	movt	r1, #2
    b02c:	movw	r0, #53436	; 0xd0bc
    b030:	movt	r0, #1
    b034:	mov	r2, r1
    b038:	mov	r3, r1
    b03c:	str	ip, [sp, #4]
    b040:	bl	153c8 <fputs@plt+0xbfc4>
    b044:	ldr	ip, [sp, #4]
    b048:	b	ae5c <fputs@plt+0x1a58>
    b04c:	movw	r1, #56944	; 0xde70
    b050:	movt	r1, #2
    b054:	movw	r0, #53308	; 0xd03c
    b058:	movt	r0, #1
    b05c:	mov	r2, r1
    b060:	mov	r3, r1
    b064:	bl	15398 <fputs@plt+0xbf94>
    b068:	b	ada4 <fputs@plt+0x19a0>
    b06c:	movw	r1, #56944	; 0xde70
    b070:	movt	r1, #2
    b074:	movw	r0, #53372	; 0xd07c
    b078:	movt	r0, #1
    b07c:	mov	r2, r1
    b080:	mov	r3, r1
    b084:	bl	15398 <fputs@plt+0xbf94>
    b088:	b	ada4 <fputs@plt+0x19a0>
    b08c:	bl	92f0 <__stack_chk_fail@plt>
    b090:	vmov	s15, r1
    b094:	mov	r2, #128	; 0x80
    b098:	push	{r4, r5, r6, lr}
    b09c:	vcvt.f64.u32	d6, s15
    b0a0:	vldr	d7, [pc, #224]	; b188 <fputs@plt+0x1d84>
    b0a4:	movw	r5, #45416	; 0xb168
    b0a8:	movt	r5, #2
    b0ac:	sub	sp, sp, #144	; 0x90
    b0b0:	mov	r4, r0
    b0b4:	ldr	ip, [r5]
    b0b8:	mov	r1, #1
    b0bc:	movw	r3, #53580	; 0xd14c
    b0c0:	add	r0, sp, #12
    b0c4:	movt	r3, #1
    b0c8:	str	ip, [sp, #140]	; 0x8c
    b0cc:	vdiv.f64	d7, d6, d7
    b0d0:	vstr	d7, [sp]
    b0d4:	bl	9380 <__sprintf_chk@plt>
    b0d8:	add	r0, sp, #12
    b0dc:	bl	9218 <strlen@plt>
    b0e0:	ldr	r3, [r4, #4]
    b0e4:	ldr	r2, [r4, #12]
    b0e8:	cmp	r3, #0
    b0ec:	mov	r6, r0
    b0f0:	ble	b108 <fputs@plt+0x1d04>
    b0f4:	add	r3, r0, r3
    b0f8:	ldr	r1, [r4, #8]
    b0fc:	add	r3, r3, r2
    b100:	cmp	r3, r1
    b104:	bgt	b168 <fputs@plt+0x1d64>
    b108:	cmp	r2, #0
    b10c:	bne	b14c <fputs@plt+0x1d48>
    b110:	ldr	r1, [r4]
    b114:	add	r0, sp, #12
    b118:	bl	9404 <fputs@plt>
    b11c:	ldr	ip, [sp, #140]	; 0x8c
    b120:	ldr	r1, [r5]
    b124:	mov	r2, #1
    b128:	ldr	r3, [r4, #4]
    b12c:	mov	r0, r4
    b130:	cmp	ip, r1
    b134:	str	r2, [r4, #12]
    b138:	add	r6, r3, r6
    b13c:	str	r6, [r4, #4]
    b140:	bne	b184 <fputs@plt+0x1d80>
    b144:	add	sp, sp, #144	; 0x90
    b148:	pop	{r4, r5, r6, pc}
    b14c:	mov	r0, #32
    b150:	ldr	r1, [r4]
    b154:	bl	93c8 <_IO_putc@plt>
    b158:	ldr	r3, [r4, #4]
    b15c:	add	r3, r3, #1
    b160:	str	r3, [r4, #4]
    b164:	b	b110 <fputs@plt+0x1d0c>
    b168:	mov	r0, #10
    b16c:	ldr	r1, [r4]
    b170:	bl	93c8 <_IO_putc@plt>
    b174:	mov	r3, #0
    b178:	str	r3, [r4, #4]
    b17c:	str	r3, [r4, #12]
    b180:	b	b110 <fputs@plt+0x1d0c>
    b184:	bl	92f0 <__stack_chk_fail@plt>
    b188:	andeq	r0, r0, r0
    b18c:	rscmi	pc, pc, r0, ror #31
    b190:	push	{r4, r5, r6, lr}
    b194:	mov	r4, r0
    b198:	mov	r0, r1
    b19c:	mov	r5, r1
    b1a0:	bl	9218 <strlen@plt>
    b1a4:	ldr	r3, [r4, #4]
    b1a8:	cmp	r3, #0
    b1ac:	mov	r6, r0
    b1b0:	ble	b1c4 <fputs@plt+0x1dc0>
    b1b4:	ldr	r2, [r4, #8]
    b1b8:	add	r3, r0, r3
    b1bc:	cmp	r3, r2
    b1c0:	bge	b1fc <fputs@plt+0x1df8>
    b1c4:	ldr	r1, [r4]
    b1c8:	mov	r0, #47	; 0x2f
    b1cc:	bl	93c8 <_IO_putc@plt>
    b1d0:	mov	r0, r5
    b1d4:	ldr	r1, [r4]
    b1d8:	add	r6, r6, #1
    b1dc:	bl	9404 <fputs@plt>
    b1e0:	ldr	r2, [r4, #4]
    b1e4:	mov	r3, #1
    b1e8:	mov	r0, r4
    b1ec:	add	r6, r2, r6
    b1f0:	str	r3, [r4, #12]
    b1f4:	str	r6, [r4, #4]
    b1f8:	pop	{r4, r5, r6, pc}
    b1fc:	mov	r0, #10
    b200:	ldr	r1, [r4]
    b204:	bl	93c8 <_IO_putc@plt>
    b208:	mov	r3, #0
    b20c:	str	r3, [r4, #4]
    b210:	b	b1c4 <fputs@plt+0x1dc0>
    b214:	push	{r3, r4, r5, lr}
    b218:	mov	r5, r0
    b21c:	mov	r0, #80	; 0x50
    b220:	bl	1ad44 <_Znwj@@Base>
    b224:	mov	r1, r5
    b228:	mov	r4, r0
    b22c:	bl	15cc0 <fputs@plt+0xc8bc>
    b230:	ldr	r0, [pc, #88]	; b290 <fputs@plt+0x1e8c>
    b234:	mov	r3, #0
    b238:	mov	r1, r3
    b23c:	str	r3, [r4, #72]	; 0x48
    b240:	str	r3, [r4, #76]	; 0x4c
    b244:	mov	r2, r3
    b248:	str	r0, [r4]
    b24c:	mvn	r3, #0
    b250:	mov	r0, r4
    b254:	str	r3, [r4, #68]	; 0x44
    b258:	bl	16ffc <fputs@plt+0xdbf8>
    b25c:	subs	r5, r0, #0
    b260:	bne	b27c <fputs@plt+0x1e78>
    b264:	ldr	r3, [r4]
    b268:	mov	r0, r4
    b26c:	ldr	r3, [r3, #4]
    b270:	blx	r3
    b274:	mov	r0, r5
    b278:	pop	{r3, r4, r5, pc}
    b27c:	mov	r0, r4
    b280:	pop	{r3, r4, r5, pc}
    b284:	mov	r0, r4
    b288:	bl	1ad94 <_ZdlPv@@Base>
    b28c:	bl	91ac <__cxa_end_cleanup@plt>
    b290:	andeq	ip, r1, r0, lsl #24
    b294:	mov	r0, r1
    b298:	b	b214 <fputs@plt+0x1e10>
    b29c:	push	{r4, lr}
    b2a0:	mov	r4, r0
    b2a4:	bl	15cc0 <fputs@plt+0xc8bc>
    b2a8:	ldr	r2, [pc, #28]	; b2cc <fputs@plt+0x1ec8>
    b2ac:	mov	r3, #0
    b2b0:	mvn	r1, #0
    b2b4:	str	r3, [r4, #72]	; 0x48
    b2b8:	str	r1, [r4, #68]	; 0x44
    b2bc:	mov	r0, r4
    b2c0:	str	r2, [r4]
    b2c4:	str	r3, [r4, #76]	; 0x4c
    b2c8:	pop	{r4, pc}
    b2cc:	andeq	ip, r1, r0, lsl #24
    b2d0:	push	{r4, r5, r6, r7}
    b2d4:	mov	r6, #0
    b2d8:	ldr	r7, [sp, #16]
    b2dc:	add	r4, r0, #12
    b2e0:	mov	r5, r6
    b2e4:	mov	ip, #256	; 0x100
    b2e8:	stm	r0, {r1, r2, r3}
    b2ec:	str	r7, [r0, #1040]	; 0x410
    b2f0:	str	r6, [r0, #12]
    b2f4:	subs	ip, ip, #1
    b2f8:	str	r5, [r4, #4]!
    b2fc:	bne	b2f4 <fputs@plt+0x1ef0>
    b300:	pop	{r4, r5, r6, r7}
    b304:	bx	lr
    b308:	push	{r4, lr}
    b30c:	mov	r4, r0
    b310:	ldr	r0, [r0, #12]
    b314:	cmp	r0, #0
    b318:	beq	b320 <fputs@plt+0x1f1c>
    b31c:	bl	9338 <_ZdaPv@plt>
    b320:	mov	r0, r4
    b324:	pop	{r4, pc}
    b328:	mov	r2, #0
    b32c:	str	r2, [r0]
    b330:	bx	lr
    b334:	push	{r4, r5}
    b338:	ldr	r5, [sp, #8]
    b33c:	ldr	r4, [sp, #12]
    b340:	stm	r0, {r1, r2, r3, r5}
    b344:	str	r4, [r0, #16]
    b348:	pop	{r4, r5}
    b34c:	bx	lr
    b350:	ldr	r2, [r0]
    b354:	ldr	r3, [r1]
    b358:	cmp	r2, r3
    b35c:	beq	b368 <fputs@plt+0x1f64>
    b360:	mov	r0, #0
    b364:	bx	lr
    b368:	ldr	r2, [r0, #4]
    b36c:	ldr	r3, [r1, #4]
    b370:	cmp	r2, r3
    b374:	bne	b360 <fputs@plt+0x1f5c>
    b378:	ldr	r2, [r0, #8]
    b37c:	ldr	r3, [r1, #8]
    b380:	cmp	r2, r3
    b384:	bne	b360 <fputs@plt+0x1f5c>
    b388:	ldr	r2, [r0, #12]
    b38c:	ldr	r3, [r1, #12]
    b390:	cmp	r2, r3
    b394:	bne	b360 <fputs@plt+0x1f5c>
    b398:	ldr	r0, [r0, #16]
    b39c:	ldr	r3, [r1, #16]
    b3a0:	subs	r3, r0, r3
    b3a4:	rsbs	r0, r3, #0
    b3a8:	adcs	r0, r0, r3
    b3ac:	bx	lr
    b3b0:	ldr	r2, [r0]
    b3b4:	ldr	r3, [r1]
    b3b8:	cmp	r2, r3
    b3bc:	beq	b3c8 <fputs@plt+0x1fc4>
    b3c0:	mov	r0, #1
    b3c4:	bx	lr
    b3c8:	ldr	r2, [r0, #4]
    b3cc:	ldr	r3, [r1, #4]
    b3d0:	cmp	r2, r3
    b3d4:	bne	b3c0 <fputs@plt+0x1fbc>
    b3d8:	ldr	r2, [r0, #8]
    b3dc:	ldr	r3, [r1, #8]
    b3e0:	cmp	r2, r3
    b3e4:	bne	b3c0 <fputs@plt+0x1fbc>
    b3e8:	ldr	r2, [r0, #12]
    b3ec:	ldr	r3, [r1, #12]
    b3f0:	cmp	r2, r3
    b3f4:	bne	b3c0 <fputs@plt+0x1fbc>
    b3f8:	ldr	r0, [r0, #16]
    b3fc:	ldr	r3, [r1, #16]
    b400:	subs	r0, r0, r3
    b404:	movne	r0, #1
    b408:	bx	lr
    b40c:	push	{r4, r5, r6, r7, r8, lr}
    b410:	vpush	{d8}
    b414:	mov	r5, r0
    b418:	vmov.f64	d8, d0
    b41c:	bl	13b24 <fputs@plt+0xa720>
    b420:	movw	r2, #60292	; 0xeb84
    b424:	movt	r2, #2
    b428:	ldr	r0, [pc, #700]	; b6ec <fputs@plt+0x22e8>
    b42c:	add	r3, r5, #488	; 0x1e8
    b430:	ldr	ip, [r2]
    b434:	add	r4, r5, #1488	; 0x5d0
    b438:	mov	r2, #0
    b43c:	str	r2, [r5, #40]	; 0x28
    b440:	mov	r1, r2
    b444:	str	r0, [r5]
    b448:	str	ip, [r5, #416]	; 0x1a0
    b44c:	mov	r0, #72	; 0x48
    b450:	str	r2, [r5, #44]	; 0x2c
    b454:	str	r0, [r5, #48]	; 0x30
    b458:	mvn	r0, #0
    b45c:	str	r2, [r5, #52]	; 0x34
    b460:	str	r2, [r5, #56]	; 0x38
    b464:	str	r2, [r5, #68]	; 0x44
    b468:	str	r2, [r5, #336]	; 0x150
    b46c:	str	r2, [r5, #372]	; 0x174
    b470:	str	r2, [r5, #392]	; 0x188
    b474:	str	r2, [r5, #420]	; 0x1a4
    b478:	str	r2, [r5, #440]	; 0x1b8
    b47c:	str	r0, [r5, #444]	; 0x1bc
    b480:	str	r0, [r5, #448]	; 0x1c0
    b484:	str	r0, [r5, #456]	; 0x1c8
    b488:	str	r1, [r3, #-20]	; 0xffffffec
    b48c:	add	r3, r3, #20
    b490:	cmp	r3, r4
    b494:	mov	r2, #0
    b498:	bne	b488 <fputs@plt+0x2084>
    b49c:	add	r7, r5, #1472	; 0x5c0
    b4a0:	str	r2, [r5, #1468]	; 0x5bc
    b4a4:	add	r7, r7, #8
    b4a8:	str	r2, [r5, #1472]	; 0x5c0
    b4ac:	str	r2, [r5, #1476]	; 0x5c4
    b4b0:	mov	r0, r7
    b4b4:	bl	1b88c <_ZdlPv@@Base+0xaf8>
    b4b8:	add	r4, r4, #8
    b4bc:	mov	r3, #0
    b4c0:	str	r3, [r5, #1492]	; 0x5d4
    b4c4:	mov	r0, r4
    b4c8:	bl	110f4 <fputs@plt+0x7cf0>
    b4cc:	mov	r2, #0
    b4d0:	mov	r3, #1
    b4d4:	mov	r0, r2
    b4d8:	str	r2, [r5, #1512]	; 0x5e8
    b4dc:	mov	r1, r2
    b4e0:	bl	1c920 <_ZdlPv@@Base+0x1b8c>
    b4e4:	movw	r3, #41248	; 0xa120
    b4e8:	movt	r3, #2
    b4ec:	mov	r1, #0
    b4f0:	str	r0, [r5, #36]	; 0x24
    b4f4:	ldr	r2, [r3]
    b4f8:	str	r0, [r5, #40]	; 0x28
    b4fc:	cmp	r2, r1
    b500:	str	r1, [r5, #44]	; 0x2c
    b504:	movlt	r2, #40	; 0x28
    b508:	strlt	r2, [r3]
    b50c:	movw	r3, #41580	; 0xa26c
    b510:	movt	r3, #2
    b514:	ldr	r3, [r3]
    b518:	cmp	r3, #1
    b51c:	beq	b53c <fputs@plt+0x2138>
    b520:	movw	r1, #56944	; 0xde70
    b524:	movt	r1, #2
    b528:	movw	r0, #53588	; 0xd154
    b52c:	movt	r0, #1
    b530:	mov	r2, r1
    b534:	mov	r3, r1
    b538:	bl	153f8 <fputs@plt+0xbff4>
    b53c:	movw	r3, #41576	; 0xa268
    b540:	movt	r3, #2
    b544:	ldr	r3, [r3]
    b548:	cmp	r3, #1
    b54c:	beq	b56c <fputs@plt+0x2168>
    b550:	movw	r1, #56944	; 0xde70
    b554:	movt	r1, #2
    b558:	movw	r0, #53620	; 0xd174
    b55c:	movt	r0, #1
    b560:	mov	r2, r1
    b564:	mov	r3, r1
    b568:	bl	153f8 <fputs@plt+0xbff4>
    b56c:	movw	r3, #41572	; 0xa264
    b570:	movt	r3, #2
    b574:	movw	r8, #57044	; 0xded4
    b578:	movt	r8, #2
    b57c:	ldr	r2, [r3]
    b580:	ldr	r6, [r8]
    b584:	add	r1, r2, r2, lsl #3
    b588:	mov	r0, r6
    b58c:	lsl	r1, r1, #3
    b590:	bl	9368 <__aeabi_idivmod@plt>
    b594:	cmp	r1, #0
    b598:	moveq	r3, r6
    b59c:	bne	b690 <fputs@plt+0x228c>
    b5a0:	movw	r0, #26215	; 0x6667
    b5a4:	movt	r0, #26214	; 0x6666
    b5a8:	asr	r2, r3, #31
    b5ac:	smull	r1, r6, r0, r3
    b5b0:	rsb	r6, r2, r6, asr #2
    b5b4:	add	r6, r6, r6, lsl #2
    b5b8:	subs	r6, r3, r6, lsl #1
    b5bc:	bne	b6b4 <fputs@plt+0x22b0>
    b5c0:	smull	r1, r3, r0, r3
    b5c4:	add	r6, r6, #1
    b5c8:	rsb	r3, r2, r3, asr #2
    b5cc:	smull	r2, r1, r0, r3
    b5d0:	asr	r2, r3, #31
    b5d4:	rsb	r1, r2, r1, asr #2
    b5d8:	add	r1, r1, r1, lsl #2
    b5dc:	cmp	r3, r1, lsl #1
    b5e0:	beq	b5c0 <fputs@plt+0x21bc>
    b5e4:	cmp	r6, #10
    b5e8:	str	r3, [r5, #60]	; 0x3c
    b5ec:	bls	b600 <fputs@plt+0x21fc>
    b5f0:	movw	r1, #52868	; 0xce84
    b5f4:	mov	r0, #187	; 0xbb
    b5f8:	movt	r1, #1
    b5fc:	bl	14028 <fputs@plt+0xac24>
    b600:	movw	r0, #53692	; 0xd1bc
    b604:	str	r6, [r5, #56]	; 0x38
    b608:	movt	r0, #1
    b60c:	bl	1abe8 <fputs@plt+0x117e4>
    b610:	vcmp.f64	d8, #0.0
    b614:	str	r0, [r5, #64]	; 0x40
    b618:	vmrs	APSR_nzcv, fpscr
    b61c:	bne	b668 <fputs@plt+0x2264>
    b620:	movw	r2, #57032	; 0xdec8
    b624:	movt	r2, #2
    b628:	ldr	r3, [r8]
    b62c:	ldr	r2, [r2]
    b630:	str	r2, [r5, #72]	; 0x48
    b634:	cmp	r2, #0
    b638:	addeq	r2, r3, r3, lsl #2
    b63c:	addeq	r2, r3, r2, lsl #1
    b640:	streq	r2, [r5, #72]	; 0x48
    b644:	vpop	{d8}
    b648:	movw	r2, #6463	; 0x193f
    b64c:	movt	r2, #1
    b650:	mov	r0, r5
    b654:	cmp	r3, r2
    b658:	movle	r3, #0
    b65c:	movgt	r3, #1
    b660:	str	r3, [r5, #76]	; 0x4c
    b664:	pop	{r4, r5, r6, r7, r8, pc}
    b668:	ldr	r2, [r8]
    b66c:	vmov.f64	d7, #96	; 0x3f000000  0.5
    b670:	vmov	s11, r2
    b674:	mov	r3, r2
    b678:	vcvt.f64.s32	d6, s11
    b67c:	vmla.f64	d7, d6, d8
    b680:	vcvt.s32.f64	s13, d7
    b684:	vmov	r2, s13
    b688:	vstr	s13, [r5, #72]	; 0x48
    b68c:	b	b634 <fputs@plt+0x2230>
    b690:	movw	r1, #56944	; 0xde70
    b694:	movt	r1, #2
    b698:	movw	r0, #53652	; 0xd194
    b69c:	movt	r0, #1
    b6a0:	mov	r2, r1
    b6a4:	mov	r3, r1
    b6a8:	bl	153f8 <fputs@plt+0xbff4>
    b6ac:	ldr	r3, [r8]
    b6b0:	b	b5a0 <fputs@plt+0x219c>
    b6b4:	str	r3, [r5, #60]	; 0x3c
    b6b8:	mov	r6, #0
    b6bc:	b	b600 <fputs@plt+0x21fc>
    b6c0:	mov	r0, r7
    b6c4:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    b6c8:	add	r0, r5, #392	; 0x188
    b6cc:	bl	14090 <fputs@plt+0xac8c>
    b6d0:	mov	r0, r5
    b6d4:	bl	13a4c <fputs@plt+0xa648>
    b6d8:	bl	91ac <__cxa_end_cleanup@plt>
    b6dc:	b	b6c8 <fputs@plt+0x22c4>
    b6e0:	mov	r0, r4
    b6e4:	bl	f000 <fputs@plt+0x5bfc>
    b6e8:	b	b6c0 <fputs@plt+0x22bc>
    b6ec:	andeq	ip, r1, r8, lsl ip
    b6f0:	push	{r3, r4, r5, r6, r7, lr}
    b6f4:	mov	r7, r0
    b6f8:	ldr	r0, [r1, #68]	; 0x44
    b6fc:	mov	r5, r1
    b700:	cmp	r0, #0
    b704:	popge	{r3, r4, r5, r6, r7, pc}
    b708:	ldr	r4, [r7, #4]
    b70c:	cmp	r4, #0
    b710:	beq	b760 <fputs@plt+0x235c>
    b714:	ldr	r3, [r4]
    b718:	cmp	r3, r5
    b71c:	beq	b754 <fputs@plt+0x2350>
    b720:	ldr	r6, [r3, #68]	; 0x44
    b724:	ldr	r2, [r3, #72]	; 0x48
    b728:	mvn	r3, r6
    b72c:	cmp	r2, #0
    b730:	lsr	r3, r3, #31
    b734:	mov	r1, r2
    b738:	moveq	r3, #0
    b73c:	cmp	r3, #0
    b740:	beq	b754 <fputs@plt+0x2350>
    b744:	ldr	r0, [r5, #72]	; 0x48
    b748:	bl	93e0 <strcmp@plt>
    b74c:	cmp	r0, #0
    b750:	beq	b774 <fputs@plt+0x2370>
    b754:	ldr	r4, [r4, #4]
    b758:	cmp	r4, #0
    b75c:	bne	b714 <fputs@plt+0x2310>
    b760:	ldr	r0, [r7, #1472]	; 0x5c0
    b764:	add	r3, r0, #1
    b768:	str	r3, [r7, #1472]	; 0x5c0
    b76c:	str	r0, [r5, #68]	; 0x44
    b770:	pop	{r3, r4, r5, r6, r7, pc}
    b774:	str	r6, [r5, #68]	; 0x44
    b778:	mov	r0, r6
    b77c:	pop	{r3, r4, r5, r6, r7, pc}
    b780:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    b784:	mov	r5, r1
    b788:	mov	r9, r0
    b78c:	mov	r1, r2
    b790:	mov	r0, r5
    b794:	mov	r8, r3
    b798:	mov	r7, r2
    b79c:	bl	16660 <fputs@plt+0xd25c>
    b7a0:	lsrs	sl, r0, #8
    b7a4:	uxtb	r6, r0
    b7a8:	strb	r6, [r8]
    b7ac:	beq	b7fc <fputs@plt+0x23f8>
    b7b0:	ldr	r4, [r9, #440]	; 0x1b8
    b7b4:	cmp	r4, #0
    b7b8:	bne	b7cc <fputs@plt+0x23c8>
    b7bc:	b	b804 <fputs@plt+0x2400>
    b7c0:	ldr	r4, [r4, #1040]	; 0x410
    b7c4:	cmp	r4, #0
    b7c8:	beq	b804 <fputs@plt+0x2400>
    b7cc:	ldr	ip, [r4]
    b7d0:	cmp	ip, r5
    b7d4:	bne	b7c0 <fputs@plt+0x23bc>
    b7d8:	ldr	r3, [r4, #4]
    b7dc:	cmp	r3, sl
    b7e0:	bne	b7c0 <fputs@plt+0x23bc>
    b7e4:	mov	r0, r5
    b7e8:	mov	r1, r7
    b7ec:	bl	169a0 <fputs@plt+0xd59c>
    b7f0:	add	r6, r6, #4
    b7f4:	mov	sl, r4
    b7f8:	str	r0, [r4, r6, lsl #2]
    b7fc:	mov	r0, sl
    b800:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    b804:	ldr	r6, [r9, #1476]	; 0x5c4
    b808:	movw	r0, #1044	; 0x414
    b80c:	add	r3, r6, #1
    b810:	str	r3, [r9, #1476]	; 0x5c4
    b814:	bl	1ad44 <_Znwj@@Base>
    b818:	ldr	r2, [r9, #440]	; 0x1b8
    b81c:	mov	r3, #0
    b820:	mov	ip, #256	; 0x100
    b824:	add	lr, r0, #12
    b828:	str	r6, [r0, #8]
    b82c:	mov	r4, r0
    b830:	mov	r6, r3
    b834:	str	r5, [r0]
    b838:	str	sl, [r0, #4]
    b83c:	str	r2, [r0, #1040]	; 0x410
    b840:	str	r3, [r0, #12]
    b844:	subs	ip, ip, #1
    b848:	str	r6, [lr, #4]!
    b84c:	bne	b844 <fputs@plt+0x2440>
    b850:	str	r4, [r9, #440]	; 0x1b8
    b854:	ldrb	r6, [r8]
    b858:	b	b7e4 <fputs@plt+0x23e0>
    b85c:	push	{r4, r5, lr}
    b860:	subs	r4, r1, #0
    b864:	sub	sp, sp, #20
    b868:	beq	b8cc <fputs@plt+0x24c8>
    b86c:	ldr	r0, [r4, #12]
    b870:	cmp	r0, #0
    b874:	beq	b880 <fputs@plt+0x247c>
    b878:	add	sp, sp, #20
    b87c:	pop	{r4, r5, pc}
    b880:	mov	r0, r2
    b884:	str	r2, [sp, #12]
    b888:	bl	9218 <strlen@plt>
    b88c:	add	r0, r0, #13
    b890:	bl	92b4 <_Znaj@plt>
    b894:	ldr	r2, [sp, #12]
    b898:	mov	r1, #1
    b89c:	movw	r3, #53700	; 0xd1c4
    b8a0:	movt	r3, #1
    b8a4:	str	r2, [sp]
    b8a8:	mvn	r2, #0
    b8ac:	ldr	ip, [r4, #8]
    b8b0:	str	ip, [sp, #4]
    b8b4:	mov	r5, r0
    b8b8:	bl	9380 <__sprintf_chk@plt>
    b8bc:	mov	r0, r5
    b8c0:	str	r5, [r4, #12]
    b8c4:	add	sp, sp, #20
    b8c8:	pop	{r4, r5, pc}
    b8cc:	movw	r1, #52868	; 0xce84
    b8d0:	movw	r0, #679	; 0x2a7
    b8d4:	movt	r1, #1
    b8d8:	str	r2, [sp, #12]
    b8dc:	bl	14028 <fputs@plt+0xac24>
    b8e0:	ldr	r2, [sp, #12]
    b8e4:	b	b86c <fputs@plt+0x2468>
    b8e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b8ec:	movw	sl, #45416	; 0xb168
    b8f0:	movt	sl, #2
    b8f4:	sub	sp, sp, #1584	; 0x630
    b8f8:	sub	sp, sp, #12
    b8fc:	mov	r5, r1
    b900:	ldr	ip, [sl]
    b904:	add	r4, sp, #1072	; 0x430
    b908:	str	r2, [sp, #20]
    b90c:	mov	r2, #0
    b910:	add	r3, sp, #48	; 0x30
    b914:	str	r0, [sp, #16]
    b918:	str	r3, [sp, #12]
    b91c:	str	ip, [sp, #1588]	; 0x634
    b920:	str	r2, [r3, #4]!
    b924:	cmp	r3, r4
    b928:	bne	b920 <fputs@plt+0x251c>
    b92c:	mov	r0, r5
    b930:	add	r1, sp, #28
    b934:	bl	188c0 <fputs@plt+0xf4bc>
    b938:	subs	r6, r0, #0
    b93c:	beq	bb40 <fputs@plt+0x273c>
    b940:	movw	fp, #55144	; 0xd768
    b944:	movw	r8, #56944	; 0xde70
    b948:	movt	fp, #2
    b94c:	movt	r8, #2
    b950:	mov	r5, #1
    b954:	add	r0, sp, #1072	; 0x430
    b958:	mov	r1, #512	; 0x200
    b95c:	add	r0, r0, #4
    b960:	mov	r2, r6
    b964:	bl	914c <fgets@plt>
    b968:	cmp	r0, #0
    b96c:	beq	ba60 <fputs@plt+0x265c>
    b970:	ldrb	r3, [sp, #1076]	; 0x434
    b974:	ldrb	r2, [fp, r3]
    b978:	cmp	r2, #0
    b97c:	beq	b998 <fputs@plt+0x2594>
    b980:	add	r0, sp, #1072	; 0x430
    b984:	add	r0, r0, #4
    b988:	ldrb	r3, [r0, #1]!
    b98c:	ldrb	r2, [fp, r3]
    b990:	cmp	r2, #0
    b994:	bne	b988 <fputs@plt+0x2584>
    b998:	cmp	r3, #0
    b99c:	cmpne	r3, #35	; 0x23
    b9a0:	bne	b9ac <fputs@plt+0x25a8>
    b9a4:	add	r5, r5, #1
    b9a8:	b	b954 <fputs@plt+0x2550>
    b9ac:	add	r0, sp, #1072	; 0x430
    b9b0:	movw	r1, #53740	; 0xd1ec
    b9b4:	add	r0, r0, #4
    b9b8:	movt	r1, #1
    b9bc:	bl	9320 <strtok@plt>
    b9c0:	subs	r7, r0, #0
    b9c4:	beq	b9a4 <fputs@plt+0x25a0>
    b9c8:	movw	r1, #53740	; 0xd1ec
    b9cc:	mov	r0, #0
    b9d0:	movt	r1, #1
    b9d4:	bl	9320 <strtok@plt>
    b9d8:	mov	r3, #0
    b9dc:	str	r3, [sp, #32]
    b9e0:	cmp	r0, r3
    b9e4:	beq	ba00 <fputs@plt+0x25fc>
    b9e8:	movw	r1, #53704	; 0xd1c8
    b9ec:	add	r2, sp, #32
    b9f0:	movt	r1, #1
    b9f4:	bl	9224 <sscanf@plt>
    b9f8:	cmp	r0, #1
    b9fc:	beq	bb30 <fputs@plt+0x272c>
    ba00:	ldr	r0, [sp, #28]
    ba04:	movw	r2, #53764	; 0xd204
    ba08:	str	r8, [sp]
    ba0c:	movt	r2, #1
    ba10:	str	r8, [sp, #4]
    ba14:	movw	r3, #56944	; 0xde70
    ba18:	mov	r1, r5
    ba1c:	movt	r3, #2
    ba20:	bl	154a0 <fputs@plt+0xc09c>
    ba24:	ldr	r9, [sp, #32]
    ba28:	mov	r0, r7
    ba2c:	bl	9218 <strlen@plt>
    ba30:	add	r0, r0, #1
    ba34:	bl	92b4 <_Znaj@plt>
    ba38:	ldr	r3, [sp, #32]
    ba3c:	add	ip, sp, #1584	; 0x630
    ba40:	mov	r1, r7
    ba44:	add	ip, ip, #8
    ba48:	add	r2, ip, r9, lsl #2
    ba4c:	add	r3, ip, r3, lsl #2
    ba50:	str	r0, [r2, #-1540]	; 0xfffff9fc
    ba54:	ldr	r0, [r3, #-1540]	; 0xfffff9fc
    ba58:	bl	9260 <strcpy@plt>
    ba5c:	b	b9a4 <fputs@plt+0x25a0>
    ba60:	ldr	r0, [sp, #28]
    ba64:	cmp	r0, #0
    ba68:	beq	ba70 <fputs@plt+0x266c>
    ba6c:	bl	9338 <_ZdaPv@plt>
    ba70:	ldr	ip, [sp, #16]
    ba74:	mov	r2, #14
    ba78:	mov	r1, #1
    ba7c:	movw	r3, #53748	; 0xd1f4
    ba80:	add	r7, ip, #40	; 0x28
    ba84:	ldr	ip, [sp, #20]
    ba88:	movt	r3, #1
    ba8c:	ldr	r0, [pc, #220]	; bb70 <fputs@plt+0x276c>
    ba90:	ldr	fp, [sp, #12]
    ba94:	str	ip, [sp]
    ba98:	bl	9380 <__sprintf_chk@plt>
    ba9c:	mov	r0, r7
    baa0:	ldr	r1, [pc, #200]	; bb70 <fputs@plt+0x276c>
    baa4:	bl	b190 <fputs@plt+0x1d8c>
    baa8:	mov	r1, #91	; 0x5b
    baac:	bl	a3b8 <fputs@plt+0xfb4>
    bab0:	b	bad0 <fputs@plt+0x26cc>
    bab4:	mov	r1, r5
    bab8:	mov	r0, r7
    babc:	bl	b190 <fputs@plt+0x1d8c>
    bac0:	mov	r0, r5
    bac4:	bl	9338 <_ZdaPv@plt>
    bac8:	cmp	r4, fp
    bacc:	beq	baf4 <fputs@plt+0x26f0>
    bad0:	ldr	r5, [fp, #4]!
    bad4:	cmp	r5, #0
    bad8:	bne	bab4 <fputs@plt+0x26b0>
    badc:	movw	r1, #53756	; 0xd1fc
    bae0:	mov	r0, r7
    bae4:	movt	r1, #1
    bae8:	bl	b190 <fputs@plt+0x1d8c>
    baec:	cmp	r4, fp
    baf0:	bne	bad0 <fputs@plt+0x26cc>
    baf4:	mov	r1, #93	; 0x5d
    baf8:	mov	r0, r7
    bafc:	bl	a3b8 <fputs@plt+0xfb4>
    bb00:	movw	r1, #53760	; 0xd200
    bb04:	movt	r1, #1
    bb08:	bl	a9cc <fputs@plt+0x15c8>
    bb0c:	mov	r0, r6
    bb10:	bl	9140 <fclose@plt>
    bb14:	ldr	r2, [sp, #1588]	; 0x634
    bb18:	ldr	r3, [sl]
    bb1c:	cmp	r2, r3
    bb20:	bne	bb6c <fputs@plt+0x2768>
    bb24:	add	sp, sp, #1584	; 0x630
    bb28:	add	sp, sp, #12
    bb2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bb30:	ldr	r9, [sp, #32]
    bb34:	cmp	r9, #255	; 0xff
    bb38:	bhi	ba00 <fputs@plt+0x25fc>
    bb3c:	b	ba28 <fputs@plt+0x2624>
    bb40:	mov	r1, r5
    bb44:	add	r0, sp, #32
    bb48:	bl	14ef4 <fputs@plt+0xbaf0>
    bb4c:	movw	r2, #56944	; 0xde70
    bb50:	movt	r2, #2
    bb54:	add	r1, sp, #32
    bb58:	movw	r0, #53708	; 0xd1cc
    bb5c:	movt	r0, #1
    bb60:	mov	r3, r2
    bb64:	bl	153f8 <fputs@plt+0xbff4>
    bb68:	b	b940 <fputs@plt+0x253c>
    bb6c:	bl	92f0 <__stack_chk_fail@plt>
    bb70:			; <UNDEFINED> instruction: 0x0002b1b8
    bb74:	push	{r4, r5, r6, lr}
    bb78:	add	r0, r0, #40	; 0x28
    bb7c:	sub	sp, sp, #8
    bb80:	mov	r4, r1
    bb84:	ldr	r1, [r1, #76]	; 0x4c
    bb88:	bl	b190 <fputs@plt+0x1d8c>
    bb8c:	ldr	r5, [pc, #88]	; bbec <fputs@plt+0x27e8>
    bb90:	mov	r2, #14
    bb94:	mov	r1, #1
    bb98:	movw	r3, #53748	; 0xd1f4
    bb9c:	movt	r3, #1
    bba0:	mov	r6, r0
    bba4:	ldr	r0, [r4, #68]	; 0x44
    bba8:	str	r0, [sp]
    bbac:	mov	r0, r5
    bbb0:	bl	9380 <__sprintf_chk@plt>
    bbb4:	mov	r1, r5
    bbb8:	mov	r0, r6
    bbbc:	bl	a9cc <fputs@plt+0x15c8>
    bbc0:	mov	r5, r0
    bbc4:	mov	r0, r4
    bbc8:	bl	16998 <fputs@plt+0xd594>
    bbcc:	mov	r1, r0
    bbd0:	mov	r0, r5
    bbd4:	bl	b190 <fputs@plt+0x1d8c>
    bbd8:	movw	r1, #53784	; 0xd218
    bbdc:	movt	r1, #1
    bbe0:	add	sp, sp, #8
    bbe4:	pop	{r4, r5, r6, lr}
    bbe8:	b	a9cc <fputs@plt+0x15c8>
    bbec:			; <UNDEFINED> instruction: 0x0002b1b8
    bbf0:	push	{r4, r5, r6, r7, r8, lr}
    bbf4:	mov	r6, r0
    bbf8:	ldr	r0, [r0, #1472]	; 0x5c0
    bbfc:	cmp	r0, #0
    bc00:	popeq	{r4, r5, r6, r7, r8, pc}
    bc04:	bl	92b4 <_Znaj@plt>
    bc08:	ldr	r3, [r6, #1472]	; 0x5c0
    bc0c:	cmp	r3, #0
    bc10:	movgt	r3, #0
    bc14:	movgt	r1, r3
    bc18:	mov	r7, r0
    bc1c:	ble	bc34 <fputs@plt+0x2830>
    bc20:	strb	r1, [r7, r3]
    bc24:	add	r3, r3, #1
    bc28:	ldr	r2, [r6, #1472]	; 0x5c0
    bc2c:	cmp	r2, r3
    bc30:	bgt	bc20 <fputs@plt+0x281c>
    bc34:	ldr	r4, [r6, #4]
    bc38:	cmp	r4, #0
    bc3c:	movne	r8, #1
    bc40:	bne	bc6c <fputs@plt+0x2868>
    bc44:	b	bcc0 <fputs@plt+0x28bc>
    bc48:	ldrb	r3, [r7, r5]
    bc4c:	cmp	r3, #0
    bc50:	beq	bca4 <fputs@plt+0x28a0>
    bc54:	mov	r0, r6
    bc58:	ldr	r1, [r4]
    bc5c:	bl	bb74 <fputs@plt+0x2770>
    bc60:	ldr	r4, [r4, #4]
    bc64:	cmp	r4, #0
    bc68:	beq	bcc0 <fputs@plt+0x28bc>
    bc6c:	ldr	r3, [r4]
    bc70:	ldr	r5, [r3, #68]	; 0x44
    bc74:	cmp	r5, #0
    bc78:	blt	bc60 <fputs@plt+0x285c>
    bc7c:	ldr	r3, [r6, #1472]	; 0x5c0
    bc80:	cmp	r5, r3
    bc84:	blt	bc48 <fputs@plt+0x2844>
    bc88:	movw	r1, #52868	; 0xce84
    bc8c:	movw	r0, #842	; 0x34a
    bc90:	movt	r1, #1
    bc94:	bl	14028 <fputs@plt+0xac24>
    bc98:	ldrb	r3, [r7, r5]
    bc9c:	cmp	r3, #0
    bca0:	bne	bc54 <fputs@plt+0x2850>
    bca4:	strb	r8, [r7, r5]
    bca8:	mov	r2, r5
    bcac:	ldr	r3, [r4]
    bcb0:	mov	r0, r6
    bcb4:	ldr	r1, [r3, #72]	; 0x48
    bcb8:	bl	b8e8 <fputs@plt+0x24e4>
    bcbc:	b	bc54 <fputs@plt+0x2850>
    bcc0:	cmp	r7, #0
    bcc4:	popeq	{r4, r5, r6, r7, r8, pc}
    bcc8:	mov	r0, r7
    bccc:	pop	{r4, r5, r6, r7, r8, lr}
    bcd0:	b	9338 <_ZdaPv@plt>
    bcd4:	cmn	r1, #16
    bcd8:	push	{r4, r5, r6, lr}
    bcdc:	mov	r5, r1
    bce0:	sub	sp, sp, #8
    bce4:	mov	r6, r0
    bce8:	beq	bd70 <fputs@plt+0x296c>
    bcec:	ldr	r2, [r5, #8]
    bcf0:	add	r6, r6, #40	; 0x28
    bcf4:	mov	r1, #1
    bcf8:	movw	r3, #53788	; 0xd21c
    bcfc:	ldr	r0, [pc, #128]	; bd84 <fputs@plt+0x2980>
    bd00:	movt	r3, #1
    bd04:	str	r2, [sp]
    bd08:	mov	r2, #17
    bd0c:	bl	9380 <__sprintf_chk@plt>
    bd10:	ldr	r1, [pc, #108]	; bd84 <fputs@plt+0x2980>
    bd14:	mov	r0, r6
    bd18:	add	r5, r5, #12
    bd1c:	bl	b190 <fputs@plt+0x1d8c>
    bd20:	mov	r1, #91	; 0x5b
    bd24:	bl	a3b8 <fputs@plt+0xfb4>
    bd28:	mov	r4, #256	; 0x100
    bd2c:	ldr	r1, [r5, #4]!
    bd30:	mov	r0, r6
    bd34:	cmp	r1, #0
    bd38:	movweq	r1, #53756	; 0xd1fc
    bd3c:	moveq	r0, r6
    bd40:	movteq	r1, #1
    bd44:	bl	b190 <fputs@plt+0x1d8c>
    bd48:	subs	r4, r4, #1
    bd4c:	bne	bd2c <fputs@plt+0x2928>
    bd50:	mov	r0, r6
    bd54:	mov	r1, #93	; 0x5d
    bd58:	bl	a3b8 <fputs@plt+0xfb4>
    bd5c:	movw	r1, #53760	; 0xd200
    bd60:	movt	r1, #1
    bd64:	add	sp, sp, #8
    bd68:	pop	{r4, r5, r6, lr}
    bd6c:	b	a9cc <fputs@plt+0x15c8>
    bd70:	movw	r1, #52868	; 0xce84
    bd74:	movw	r0, #855	; 0x357
    bd78:	movt	r1, #1
    bd7c:	bl	14028 <fputs@plt+0xac24>
    bd80:	b	bcec <fputs@plt+0x28e8>
    bd84:	andeq	fp, r2, r8, asr #3
    bd88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bd8c:	vpush	{d8}
    bd90:	movw	r7, #45416	; 0xb168
    bd94:	movt	r7, #2
    bd98:	ldr	lr, [r0, #1468]	; 0x5bc
    bd9c:	sub	sp, sp, #44	; 0x2c
    bda0:	mov	r6, r0
    bda4:	ldr	r3, [r7]
    bda8:	cmp	lr, #0
    bdac:	mov	r5, r1
    bdb0:	str	r3, [sp, #36]	; 0x24
    bdb4:	ble	be5c <fputs@plt+0x2a58>
    bdb8:	ldr	r4, [r1]
    bdbc:	mov	r3, r0
    bdc0:	mov	r2, #0
    bdc4:	b	bdd8 <fputs@plt+0x29d4>
    bdc8:	add	r2, r2, #1
    bdcc:	add	r3, r3, #20
    bdd0:	cmp	r2, lr
    bdd4:	beq	be50 <fputs@plt+0x2a4c>
    bdd8:	ldr	ip, [r3, #468]	; 0x1d4
    bddc:	cmp	ip, r4
    bde0:	bne	bdc8 <fputs@plt+0x29c4>
    bde4:	ldr	r0, [r5, #4]
    bde8:	ldr	r1, [r3, #472]	; 0x1d8
    bdec:	cmp	r0, r1
    bdf0:	bne	bdc8 <fputs@plt+0x29c4>
    bdf4:	ldr	r0, [r5, #8]
    bdf8:	ldr	r1, [r3, #476]	; 0x1dc
    bdfc:	cmp	r0, r1
    be00:	bne	bdc8 <fputs@plt+0x29c4>
    be04:	ldr	r0, [r5, #12]
    be08:	ldr	r1, [r3, #480]	; 0x1e0
    be0c:	cmp	r0, r1
    be10:	bne	bdc8 <fputs@plt+0x29c4>
    be14:	ldr	r0, [r5, #16]
    be18:	ldr	r1, [r3, #484]	; 0x1e4
    be1c:	cmp	r0, r1
    be20:	bne	bdc8 <fputs@plt+0x29c4>
    be24:	str	r2, [sp]
    be28:	mov	r1, #1
    be2c:	add	r0, sp, #24
    be30:	mov	r2, #12
    be34:	movw	r3, #53800	; 0xd228
    be38:	movt	r3, #1
    be3c:	bl	9380 <__sprintf_chk@plt>
    be40:	add	r1, sp, #24
    be44:	add	r0, r6, #40	; 0x28
    be48:	bl	a9cc <fputs@plt+0x15c8>
    be4c:	b	bf94 <fputs@plt+0x2b90>
    be50:	cmp	lr, #49	; 0x31
    be54:	movgt	lr, #0
    be58:	strgt	lr, [r6, #1468]	; 0x5bc
    be5c:	add	r9, r6, #40	; 0x28
    be60:	str	lr, [sp]
    be64:	mov	r2, #12
    be68:	mov	r1, #1
    be6c:	movw	r3, #53800	; 0xd228
    be70:	add	r0, sp, #24
    be74:	movt	r3, #1
    be78:	bl	9380 <__sprintf_chk@plt>
    be7c:	add	r1, sp, #24
    be80:	mov	r0, r9
    be84:	bl	b190 <fputs@plt+0x1d8c>
    be88:	ldr	r0, [r5]
    be8c:	bl	16998 <fputs@plt+0xd594>
    be90:	subs	r4, r0, #0
    be94:	beq	c048 <fputs@plt+0x2c44>
    be98:	ldr	r1, [r5, #4]
    be9c:	ldr	r3, [r5]
    bea0:	cmp	r1, #0
    bea4:	ldr	r2, [r3, #72]	; 0x48
    bea8:	beq	bfc8 <fputs@plt+0x2bc4>
    beac:	mov	r2, r4
    beb0:	mov	r0, r6
    beb4:	bl	b85c <fputs@plt+0x2458>
    beb8:	mov	fp, r0
    bebc:	movw	r8, #41572	; 0xa264
    bec0:	movt	r8, #2
    bec4:	movw	r4, #57044	; 0xded4
    bec8:	movt	r4, #2
    becc:	ldr	r3, [r8]
    bed0:	ldr	r0, [r4]
    bed4:	add	r1, r3, r3, lsl #3
    bed8:	lsl	r1, r1, #3
    bedc:	bl	935c <__aeabi_idiv@plt>
    bee0:	ldr	r1, [r5, #8]
    bee4:	mul	r1, r1, r0
    bee8:	mov	r0, r9
    beec:	bl	a7f8 <fputs@plt+0x13f4>
    bef0:	ldr	sl, [r5, #12]
    bef4:	cmp	sl, #0
    bef8:	beq	bfb0 <fputs@plt+0x2bac>
    befc:	vldr	s16, [r5, #16]
    bf00:	ldr	r3, [r8]
    bf04:	ldr	r0, [r4]
    bf08:	add	r1, r3, r3, lsl #3
    bf0c:	lsl	r1, r1, #3
    bf10:	bl	935c <__aeabi_idiv@plt>
    bf14:	vcvt.f64.s32	d0, s16
    bf18:	vldr	d6, [pc, #352]	; c080 <fputs@plt+0x2c7c>
    bf1c:	vldr	d7, [pc, #356]	; c088 <fputs@plt+0x2c84>
    bf20:	vmul.f64	d0, d0, d6
    bf24:	vdiv.f64	d0, d0, d7
    bf28:	mul	sl, r0, sl
    bf2c:	bl	9374 <tan@plt>
    bf30:	mov	r0, r9
    bf34:	vmov	s11, sl
    bf38:	vmov.f64	d7, #96	; 0x3f000000  0.5
    bf3c:	vcvt.f64.s32	d6, s11
    bf40:	vmla.f64	d7, d6, d0
    bf44:	vcvt.s32.f64	s13, d7
    bf48:	vmov	r1, s13
    bf4c:	bl	a7f8 <fputs@plt+0x13f4>
    bf50:	mov	r1, sl
    bf54:	bl	a7f8 <fputs@plt+0x13f4>
    bf58:	mov	r1, fp
    bf5c:	bl	b190 <fputs@plt+0x1d8c>
    bf60:	movw	r1, #53852	; 0xd25c
    bf64:	movt	r1, #1
    bf68:	bl	a9cc <fputs@plt+0x15c8>
    bf6c:	ldr	ip, [r6, #1468]	; 0x5bc
    bf70:	ldm	r5!, {r0, r1, r2, r3}
    bf74:	add	r4, ip, #1
    bf78:	add	ip, ip, ip, lsl #2
    bf7c:	str	r4, [r6, #1468]	; 0x5bc
    bf80:	add	r6, r6, ip, lsl #2
    bf84:	add	r6, r6, #468	; 0x1d4
    bf88:	stmia	r6!, {r0, r1, r2, r3}
    bf8c:	ldr	r3, [r5]
    bf90:	str	r3, [r6]
    bf94:	ldr	r2, [sp, #36]	; 0x24
    bf98:	ldr	r3, [r7]
    bf9c:	cmp	r2, r3
    bfa0:	bne	c07c <fputs@plt+0x2c78>
    bfa4:	add	sp, sp, #44	; 0x2c
    bfa8:	vpop	{d8}
    bfac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bfb0:	ldr	r3, [r5, #16]
    bfb4:	cmp	r3, #0
    bfb8:	beq	c02c <fputs@plt+0x2c28>
    bfbc:	ldr	sl, [r5, #8]
    bfc0:	vmov	s16, r3
    bfc4:	b	bf00 <fputs@plt+0x2afc>
    bfc8:	cmp	r2, #0
    bfcc:	moveq	fp, r4
    bfd0:	beq	bebc <fputs@plt+0x2ab8>
    bfd4:	ldr	fp, [r3, #76]	; 0x4c
    bfd8:	cmp	fp, #0
    bfdc:	bne	bebc <fputs@plt+0x2ab8>
    bfe0:	mov	r1, r3
    bfe4:	mov	r0, r6
    bfe8:	bl	b6f0 <fputs@plt+0x22ec>
    bfec:	mov	r8, r0
    bff0:	mov	r0, r4
    bff4:	bl	9218 <strlen@plt>
    bff8:	add	r0, r0, #12
    bffc:	bl	92b4 <_Znaj@plt>
    c000:	str	r8, [sp, #4]
    c004:	movw	r3, #53844	; 0xd254
    c008:	str	r4, [sp]
    c00c:	movt	r3, #1
    c010:	mov	r1, #1
    c014:	mvn	r2, #0
    c018:	mov	fp, r0
    c01c:	bl	9380 <__sprintf_chk@plt>
    c020:	ldr	r3, [r5]
    c024:	str	fp, [r3, #76]	; 0x4c
    c028:	b	bebc <fputs@plt+0x2ab8>
    c02c:	mov	r1, fp
    c030:	mov	r0, r9
    c034:	bl	b190 <fputs@plt+0x1d8c>
    c038:	movw	r1, #53856	; 0xd260
    c03c:	movt	r1, #1
    c040:	bl	a9cc <fputs@plt+0x15c8>
    c044:	b	bf6c <fputs@plt+0x2b68>
    c048:	ldr	r0, [r5]
    c04c:	bl	16990 <fputs@plt+0xd58c>
    c050:	mov	r1, r0
    c054:	add	r0, sp, #8
    c058:	bl	14ef4 <fputs@plt+0xbaf0>
    c05c:	movw	r2, #56944	; 0xde70
    c060:	movt	r2, #2
    c064:	add	r1, sp, #8
    c068:	movw	r0, #53804	; 0xd22c
    c06c:	movt	r0, #1
    c070:	mov	r3, r2
    c074:	bl	153f8 <fputs@plt+0xbff4>
    c078:	b	be98 <fputs@plt+0x2a94>
    c07c:	bl	92f0 <__stack_chk_fail@plt>
    c080:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
    c084:	strdmi	r2, [r9], -fp
    c088:	andeq	r0, r0, r0
    c08c:	rsbmi	r8, r6, r0
    c090:	push	{r4, r5, r6, r7, r8, lr}
    c094:	mov	lr, r1
    c098:	mov	r7, r2
    c09c:	mov	r5, r1
    c0a0:	mov	r6, r0
    c0a4:	add	ip, r6, #392	; 0x188
    c0a8:	ldm	lr!, {r0, r1, r2, r3}
    c0ac:	movw	r4, #45416	; 0xb168
    c0b0:	movt	r4, #2
    c0b4:	sub	sp, sp, #32
    c0b8:	ldr	r8, [r4]
    c0bc:	stmia	ip!, {r0, r1, r2, r3}
    c0c0:	ldm	lr, {r0, r1, r2}
    c0c4:	str	r8, [sp, #28]
    c0c8:	stm	ip, {r0, r1, r2}
    c0cc:	mov	r0, r5
    c0d0:	add	r1, sp, #8
    c0d4:	bl	14254 <fputs@plt+0xae50>
    c0d8:	cmp	r7, #0
    c0dc:	mov	r3, #0
    c0e0:	strb	r3, [sp, #26]
    c0e4:	moveq	r7, #67	; 0x43
    c0e8:	movne	r7, #70	; 0x46
    c0ec:	strb	r7, [sp, #24]
    c0f0:	cmp	r0, #4
    c0f4:	ldrls	pc, [pc, r0, lsl #2]
    c0f8:	b	c1f8 <fputs@plt+0x2df4>
    c0fc:	ldrdeq	ip, [r0], -r8
    c100:	andeq	ip, r0, r0, lsl r1
    c104:	andeq	ip, r0, ip, lsr #2
    c108:	muleq	r0, r0, r1
    c10c:			; <UNDEFINED> instruction: 0x0000c1bc
    c110:	add	r3, sp, #20
    c114:	mov	r0, r5
    c118:	str	r3, [sp]
    c11c:	add	r1, sp, #8
    c120:	add	r2, sp, #12
    c124:	add	r3, sp, #16
    c128:	bl	1470c <fputs@plt+0xb308>
    c12c:	add	r6, r6, #40	; 0x28
    c130:	ldr	r1, [sp, #8]
    c134:	mov	r0, r6
    c138:	bl	b090 <fputs@plt+0x1c8c>
    c13c:	ldr	r1, [sp, #12]
    c140:	bl	b090 <fputs@plt+0x1c8c>
    c144:	ldr	r1, [sp, #16]
    c148:	bl	b090 <fputs@plt+0x1c8c>
    c14c:	ldr	r1, [sp, #20]
    c150:	bl	b090 <fputs@plt+0x1c8c>
    c154:	movw	r3, #45488	; 0xb1b0
    c158:	movt	r3, #2
    c15c:	mov	r2, #1
    c160:	mov	r1, #107	; 0x6b
    c164:	strb	r1, [sp, #25]
    c168:	str	r2, [r3, #44]	; 0x2c
    c16c:	mov	r0, r6
    c170:	add	r1, sp, #24
    c174:	bl	a9cc <fputs@plt+0x15c8>
    c178:	ldr	r2, [sp, #28]
    c17c:	ldr	r3, [r4]
    c180:	cmp	r2, r3
    c184:	bne	c200 <fputs@plt+0x2dfc>
    c188:	add	sp, sp, #32
    c18c:	pop	{r4, r5, r6, r7, r8, pc}
    c190:	add	r6, r6, #40	; 0x28
    c194:	ldr	r1, [sp, #8]
    c198:	mov	r0, r6
    c19c:	bl	b090 <fputs@plt+0x1c8c>
    c1a0:	ldr	r1, [sp, #12]
    c1a4:	bl	b090 <fputs@plt+0x1c8c>
    c1a8:	ldr	r1, [sp, #16]
    c1ac:	bl	b090 <fputs@plt+0x1c8c>
    c1b0:	mov	r3, #114	; 0x72
    c1b4:	strb	r3, [sp, #25]
    c1b8:	b	c16c <fputs@plt+0x2d68>
    c1bc:	add	r6, r6, #40	; 0x28
    c1c0:	ldr	r1, [sp, #8]
    c1c4:	mov	r0, r6
    c1c8:	bl	b090 <fputs@plt+0x1c8c>
    c1cc:	mov	r3, #103	; 0x67
    c1d0:	strb	r3, [sp, #25]
    c1d4:	b	c16c <fputs@plt+0x2d68>
    c1d8:	add	r6, r6, #40	; 0x28
    c1dc:	movw	r1, #53244	; 0xcffc
    c1e0:	movt	r1, #1
    c1e4:	mov	r0, r6
    c1e8:	bl	a9cc <fputs@plt+0x15c8>
    c1ec:	mov	r3, #103	; 0x67
    c1f0:	strb	r3, [sp, #25]
    c1f4:	b	c16c <fputs@plt+0x2d68>
    c1f8:	add	r6, r6, #40	; 0x28
    c1fc:	b	c16c <fputs@plt+0x2d68>
    c200:	bl	92f0 <__stack_chk_fail@plt>
    c204:	push	{r3, r4, r5, r6, r7, lr}
    c208:	add	r5, r0, #40	; 0x28
    c20c:	mov	r4, r0
    c210:	mov	r6, r1
    c214:	mov	r0, r5
    c218:	movw	r1, #53860	; 0xd264
    c21c:	movt	r1, #1
    c220:	bl	a26c <fputs@plt+0xe68>
    c224:	mov	r7, r0
    c228:	mov	r0, r6
    c22c:	bl	1a0bc <fputs@plt+0x10cb8>
    c230:	mov	r1, r0
    c234:	mov	r0, r7
    c238:	bl	a304 <fputs@plt+0xf00>
    c23c:	ldr	r0, [r4, #68]	; 0x44
    c240:	add	r0, r0, #1
    c244:	str	r0, [r4, #68]	; 0x44
    c248:	bl	1a0bc <fputs@plt+0x10cb8>
    c24c:	mov	r1, r0
    c250:	mov	r0, r5
    c254:	bl	a304 <fputs@plt+0xf00>
    c258:	ldr	r3, [r0, #4]
    c25c:	mov	r7, r0
    c260:	cmp	r3, #0
    c264:	bne	c2f0 <fputs@plt+0x2eec>
    c268:	mvn	r3, #0
    c26c:	mov	r2, #32
    c270:	mov	r6, #0
    c274:	movw	r1, #53868	; 0xd26c
    c278:	str	r6, [r7, #12]
    c27c:	movt	r1, #1
    c280:	strb	r2, [r4, #464]	; 0x1d0
    c284:	mov	r0, r5
    c288:	str	r3, [r4, #452]	; 0x1c4
    c28c:	add	r7, r4, #392	; 0x188
    c290:	str	r3, [r4, #460]	; 0x1cc
    c294:	str	r3, [r4, #448]	; 0x1c0
    c298:	str	r3, [r4, #444]	; 0x1bc
    c29c:	str	r6, [r4, #420]	; 0x1a4
    c2a0:	str	r6, [r4, #1468]	; 0x5bc
    c2a4:	bl	a204 <fputs@plt+0xe00>
    c2a8:	mov	r0, r5
    c2ac:	movw	r1, #53884	; 0xd27c
    c2b0:	movt	r1, #1
    c2b4:	bl	a9cc <fputs@plt+0x15c8>
    c2b8:	movw	r1, #53888	; 0xd280
    c2bc:	movt	r1, #1
    c2c0:	bl	a204 <fputs@plt+0xe00>
    c2c4:	mov	r0, r7
    c2c8:	movw	r1, #54088	; 0xd348
    c2cc:	movt	r1, #2
    c2d0:	bl	14240 <fputs@plt+0xae3c>
    c2d4:	cmp	r0, r6
    c2d8:	popeq	{r3, r4, r5, r6, r7, pc}
    c2dc:	mov	r0, r4
    c2e0:	mov	r1, r7
    c2e4:	mov	r2, r6
    c2e8:	pop	{r3, r4, r5, r6, r7, lr}
    c2ec:	b	c090 <fputs@plt+0x2c8c>
    c2f0:	mov	r0, #10
    c2f4:	ldr	r1, [r7]
    c2f8:	bl	93c8 <_IO_putc@plt>
    c2fc:	mov	r3, #0
    c300:	str	r3, [r7, #4]
    c304:	b	c268 <fputs@plt+0x2e64>
    c308:	push	{r4, lr}
    c30c:	add	r0, r0, #40	; 0x28
    c310:	mov	r4, r1
    c314:	movw	r1, #53904	; 0xd290
    c318:	movt	r1, #1
    c31c:	bl	b190 <fputs@plt+0x1d8c>
    c320:	mov	r1, r4
    c324:	bl	a710 <fputs@plt+0x130c>
    c328:	movw	r1, #53760	; 0xd200
    c32c:	pop	{r4, lr}
    c330:	movt	r1, #1
    c334:	b	a9cc <fputs@plt+0x15c8>
    c338:	push	{r4, r5, r6, r7, r8, r9, lr}
    c33c:	movw	r5, #45416	; 0xb168
    c340:	movt	r5, #2
    c344:	add	r6, r0, #372	; 0x174
    c348:	add	r7, r0, #420	; 0x1a4
    c34c:	sub	sp, sp, #36	; 0x24
    c350:	ldr	r3, [r5]
    c354:	mov	r4, r0
    c358:	mov	r1, r6
    c35c:	mov	r0, r7
    c360:	str	r3, [sp, #28]
    c364:	bl	b3b0 <fputs@plt+0x1fac>
    c368:	cmp	r0, #0
    c36c:	bne	c55c <fputs@plt+0x3158>
    c370:	ldr	r3, [r4, #444]	; 0x1bc
    c374:	cmp	r3, #0
    c378:	blt	c3b0 <fputs@plt+0x2fac>
    c37c:	ldr	r2, [r4, #448]	; 0x1c0
    c380:	cmp	r2, #0
    c384:	blt	c3b0 <fputs@plt+0x2fac>
    c388:	ldr	r1, [r4, #340]	; 0x154
    c38c:	cmp	r3, r1
    c390:	beq	c5d8 <fputs@plt+0x31d4>
    c394:	ldr	r3, [r4, #344]	; 0x158
    c398:	cmp	r2, r3
    c39c:	movne	r8, #12
    c3a0:	moveq	r8, #4
    c3a4:	movne	r9, #3
    c3a8:	moveq	r9, #1
    c3ac:	b	c3b8 <fputs@plt+0x2fb4>
    c3b0:	mov	r8, #16
    c3b4:	mov	r9, #4
    c3b8:	ldr	r3, [r4, #364]	; 0x16c
    c3bc:	cmp	r3, #0
    c3c0:	blt	c53c <fputs@plt+0x3138>
    c3c4:	ldr	r1, [r4, #64]	; 0x40
    c3c8:	ldr	r2, [r4, #380]	; 0x17c
    c3cc:	ldr	r0, [r4, #372]	; 0x174
    c3d0:	bl	166f4 <fputs@plt+0xd2f0>
    c3d4:	ldr	r1, [r4, #368]	; 0x170
    c3d8:	ldr	r3, [r4, #352]	; 0x160
    c3dc:	add	r2, r0, r1
    c3e0:	mov	r6, r0
    c3e4:	cmp	r2, r3
    c3e8:	beq	c540 <fputs@plt+0x313c>
    c3ec:	ldr	r2, [r4, #364]	; 0x16c
    c3f0:	ldrb	r0, [r4, #464]	; 0x1d0
    c3f4:	cmp	r2, r0
    c3f8:	beq	c418 <fputs@plt+0x3014>
    c3fc:	uxtb	r1, r2
    c400:	mov	r0, r4
    c404:	bl	c308 <fputs@plt+0x2f04>
    c408:	ldr	r2, [r4, #364]	; 0x16c
    c40c:	ldr	r3, [r4, #352]	; 0x160
    c410:	ldr	r1, [r4, #368]	; 0x170
    c414:	strb	r2, [r4, #464]	; 0x1d0
    c418:	ldr	r2, [r4, #356]	; 0x164
    c41c:	rsb	r3, r6, r3
    c420:	ldr	r0, [r4, #360]	; 0x168
    c424:	rsb	r1, r1, r3
    c428:	add	r2, r2, r2, lsr #31
    c42c:	asr	r2, r2, #1
    c430:	cmp	r0, r2
    c434:	addgt	r1, r1, #1
    c438:	ble	c5b0 <fputs@plt+0x31ac>
    c43c:	add	r6, r4, #40	; 0x28
    c440:	mov	r7, #1
    c444:	mov	r0, r6
    c448:	bl	a7f8 <fputs@plt+0x13f4>
    c44c:	ldr	r1, [r4, #368]	; 0x170
    c450:	cmp	r1, #0
    c454:	bne	c550 <fputs@plt+0x314c>
    c458:	add	r1, r4, #80	; 0x50
    c45c:	ldr	r2, [r4, #336]	; 0x150
    c460:	mov	r0, r6
    c464:	add	r7, r8, r7
    c468:	bl	a40c <fputs@plt+0x1008>
    c46c:	ldr	r3, [r4, #368]	; 0x170
    c470:	ldr	lr, [pc, #384]	; c5f8 <fputs@plt+0x31f4>
    c474:	add	r2, sp, #32
    c478:	cmp	r3, #0
    c47c:	add	r7, r2, r7
    c480:	add	ip, sp, #8
    c484:	sub	r9, r9, #1
    c488:	ldr	r0, [lr]
    c48c:	movne	r3, #2
    c490:	moveq	r3, #0
    c494:	ldr	r1, [lr, #4]
    c498:	add	r7, r7, r3
    c49c:	ldr	r2, [lr, #8]
    c4a0:	ldr	r3, [lr, #12]
    c4a4:	mov	r8, #0
    c4a8:	strb	r8, [sp, #5]
    c4ac:	stmia	ip!, {r0, r1, r2, r3}
    c4b0:	ldr	r0, [lr, #16]
    c4b4:	str	r0, [ip]
    c4b8:	ldrb	r3, [r7, #-24]	; 0xffffffe8
    c4bc:	strb	r3, [sp, #4]
    c4c0:	cmp	r9, #3
    c4c4:	ldrls	pc, [pc, r9, lsl #2]
    c4c8:	b	c500 <fputs@plt+0x30fc>
    c4cc:	muleq	r0, r8, r5
    c4d0:	andeq	ip, r0, r0, lsl #11
    c4d4:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c4d8:	andeq	ip, r0, r0, asr #11
    c4dc:	ldr	r3, [r4, #444]	; 0x1bc
    c4e0:	mov	r0, r6
    c4e4:	ldr	r1, [r4, #340]	; 0x154
    c4e8:	rsb	r1, r3, r1
    c4ec:	bl	a7f8 <fputs@plt+0x13f4>
    c4f0:	ldr	r1, [r4, #344]	; 0x158
    c4f4:	ldr	r3, [r4, #448]	; 0x1c0
    c4f8:	rsb	r1, r3, r1
    c4fc:	bl	a7f8 <fputs@plt+0x13f4>
    c500:	add	r1, sp, #4
    c504:	mov	r0, r6
    c508:	bl	a9cc <fputs@plt+0x15c8>
    c50c:	ldr	ip, [sp, #28]
    c510:	ldr	r0, [r5]
    c514:	mov	r1, #0
    c518:	ldr	r2, [r4, #348]	; 0x15c
    c51c:	ldr	r3, [r4, #344]	; 0x158
    c520:	cmp	ip, r0
    c524:	str	r1, [r4, #336]	; 0x150
    c528:	str	r2, [r4, #444]	; 0x1bc
    c52c:	str	r3, [r4, #448]	; 0x1c0
    c530:	bne	c5f4 <fputs@plt+0x31f0>
    c534:	add	sp, sp, #36	; 0x24
    c538:	pop	{r4, r5, r6, r7, r8, r9, pc}
    c53c:	ldr	r1, [r4, #368]	; 0x170
    c540:	cmp	r1, #0
    c544:	add	r6, r4, #40	; 0x28
    c548:	mov	r7, #0
    c54c:	beq	c458 <fputs@plt+0x3054>
    c550:	mov	r0, r6
    c554:	bl	a7f8 <fputs@plt+0x13f4>
    c558:	b	c458 <fputs@plt+0x3054>
    c55c:	mov	r0, r4
    c560:	mov	r1, r6
    c564:	bl	bd88 <fputs@plt+0x2984>
    c568:	ldm	r6!, {r0, r1, r2, r3}
    c56c:	mov	ip, r7
    c570:	ldr	lr, [r6]
    c574:	stmia	ip!, {r0, r1, r2, r3}
    c578:	str	lr, [ip]
    c57c:	b	c370 <fputs@plt+0x2f6c>
    c580:	ldr	r1, [r4, #344]	; 0x158
    c584:	mov	r0, r6
    c588:	ldr	r3, [r4, #448]	; 0x1c0
    c58c:	rsb	r1, r3, r1
    c590:	bl	a7f8 <fputs@plt+0x13f4>
    c594:	b	c500 <fputs@plt+0x30fc>
    c598:	ldr	r1, [r4, #340]	; 0x154
    c59c:	mov	r0, r6
    c5a0:	ldr	r3, [r4, #444]	; 0x1bc
    c5a4:	rsb	r1, r3, r1
    c5a8:	bl	a7f8 <fputs@plt+0x13f4>
    c5ac:	b	c500 <fputs@plt+0x30fc>
    c5b0:	rsb	r2, r2, #0
    c5b4:	cmp	r0, r2
    c5b8:	sublt	r1, r1, #1
    c5bc:	b	c43c <fputs@plt+0x3038>
    c5c0:	ldr	r1, [r4, #340]	; 0x154
    c5c4:	mov	r0, r6
    c5c8:	bl	a7f8 <fputs@plt+0x13f4>
    c5cc:	ldr	r1, [r4, #344]	; 0x158
    c5d0:	bl	a7f8 <fputs@plt+0x13f4>
    c5d4:	b	c500 <fputs@plt+0x30fc>
    c5d8:	ldr	r3, [r4, #344]	; 0x158
    c5dc:	cmp	r2, r3
    c5e0:	moveq	r8, #0
    c5e4:	moveq	r9, r8
    c5e8:	movne	r8, #8
    c5ec:	movne	r9, #2
    c5f0:	b	c3b8 <fputs@plt+0x2fb4>
    c5f4:	bl	92f0 <__stack_chk_fail@plt>
    c5f8:	andeq	ip, r1, ip, asr #24
    c5fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c600:	movw	r4, #45416	; 0xb168
    c604:	movt	r4, #2
    c608:	ldr	ip, [r0, #64]	; 0x40
    c60c:	mov	r7, r2
    c610:	sub	sp, sp, #52	; 0x34
    c614:	ldr	r2, [r4]
    c618:	cmp	ip, r1
    c61c:	mov	r5, r0
    c620:	mov	r6, r3
    c624:	str	r2, [sp, #44]	; 0x2c
    c628:	beq	c638 <fputs@plt+0x3234>
    c62c:	ldr	r3, [r0, #1512]	; 0x5e8
    c630:	cmp	r3, #0
    c634:	ble	c650 <fputs@plt+0x324c>
    c638:	ldr	r2, [sp, #44]	; 0x2c
    c63c:	ldr	r3, [r4]
    c640:	cmp	r2, r3
    c644:	bne	ca04 <fputs@plt+0x3600>
    c648:	add	sp, sp, #52	; 0x34
    c64c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c650:	mov	r2, r1
    c654:	add	r3, sp, #23
    c658:	mov	r1, r7
    c65c:	bl	b780 <fputs@plt+0x237c>
    c660:	ldr	r8, [r6, #20]
    c664:	ldr	sl, [r6, #4]
    c668:	cmp	r8, #0
    c66c:	ldr	fp, [r6, #16]
    c670:	mov	r9, r0
    c674:	beq	c684 <fputs@plt+0x3280>
    c678:	add	r3, r8, #80	; 0x50
    c67c:	cmp	r3, #160	; 0xa0
    c680:	bhi	c7d4 <fputs@plt+0x33d0>
    c684:	ldr	r3, [r5, #336]	; 0x150
    c688:	cmp	r3, #0
    c68c:	addle	r2, r5, #392	; 0x188
    c690:	ble	c74c <fputs@plt+0x3348>
    c694:	cmp	r3, #255	; 0xff
    c698:	bgt	c740 <fputs@plt+0x333c>
    c69c:	ldr	r2, [r5, #372]	; 0x174
    c6a0:	cmp	r7, r2
    c6a4:	bne	c740 <fputs@plt+0x333c>
    c6a8:	ldr	r2, [r5, #376]	; 0x178
    c6ac:	cmp	r9, r2
    c6b0:	bne	c740 <fputs@plt+0x333c>
    c6b4:	ldr	r2, [r5, #380]	; 0x17c
    c6b8:	cmp	sl, r2
    c6bc:	bne	c740 <fputs@plt+0x333c>
    c6c0:	ldr	r2, [r5, #384]	; 0x180
    c6c4:	cmp	fp, r2
    c6c8:	bne	c740 <fputs@plt+0x333c>
    c6cc:	ldr	r2, [r5, #388]	; 0x184
    c6d0:	cmp	r8, r2
    c6d4:	bne	c740 <fputs@plt+0x333c>
    c6d8:	ldr	r1, [r5, #344]	; 0x158
    c6dc:	ldr	r2, [r6, #12]
    c6e0:	cmp	r1, r2
    c6e4:	bne	c740 <fputs@plt+0x333c>
    c6e8:	add	r2, r5, #392	; 0x188
    c6ec:	ldr	r1, [r6, #24]
    c6f0:	str	r2, [sp, #4]
    c6f4:	mov	r0, r2
    c6f8:	bl	14168 <fputs@plt+0xad64>
    c6fc:	ldr	r2, [sp, #4]
    c700:	cmp	r0, #0
    c704:	beq	c978 <fputs@plt+0x3574>
    c708:	ldr	r1, [r5, #348]	; 0x15c
    c70c:	ldr	r0, [r6, #8]
    c710:	cmp	r1, r0
    c714:	beq	c8d0 <fputs@plt+0x34cc>
    c718:	ldr	r3, [r5, #336]	; 0x150
    c71c:	cmp	r3, #1
    c720:	beq	c900 <fputs@plt+0x34fc>
    c724:	cmp	r3, #254	; 0xfe
    c728:	ble	c804 <fputs@plt+0x3400>
    c72c:	mov	r0, r5
    c730:	str	r2, [sp, #4]
    c734:	bl	c338 <fputs@plt+0x2f34>
    c738:	ldr	r2, [sp, #4]
    c73c:	b	c74c <fputs@plt+0x3348>
    c740:	add	r2, r5, #392	; 0x188
    c744:	cmp	r3, #0
    c748:	bne	c72c <fputs@plt+0x3328>
    c74c:	ldrb	r3, [sp, #23]
    c750:	mov	r0, r2
    c754:	mvn	r1, #0
    c758:	mov	r2, #1
    c75c:	str	r2, [r5, #336]	; 0x150
    c760:	mov	r2, #0
    c764:	strb	r3, [r5, #80]	; 0x50
    c768:	ldr	r3, [r6, #8]
    c76c:	ldr	ip, [r6, #12]
    c770:	str	r7, [r5, #372]	; 0x174
    c774:	ldr	r7, [sp, #88]	; 0x58
    c778:	str	r9, [r5, #376]	; 0x178
    c77c:	str	sl, [r5, #380]	; 0x17c
    c780:	add	lr, r3, r7
    c784:	str	fp, [r5, #384]	; 0x180
    c788:	str	r8, [r5, #388]	; 0x184
    c78c:	str	r1, [r5, #364]	; 0x16c
    c790:	str	r3, [r5, #340]	; 0x154
    c794:	ldr	r1, [r6, #24]
    c798:	str	lr, [r5, #348]	; 0x15c
    c79c:	str	r2, [r5, #352]	; 0x160
    c7a0:	str	r2, [r5, #360]	; 0x168
    c7a4:	str	r2, [r5, #356]	; 0x164
    c7a8:	str	r2, [r5, #368]	; 0x170
    c7ac:	str	ip, [r5, #344]	; 0x158
    c7b0:	str	r2, [sp, #4]
    c7b4:	bl	14240 <fputs@plt+0xae3c>
    c7b8:	ldr	r2, [sp, #4]
    c7bc:	cmp	r0, #0
    c7c0:	beq	c638 <fputs@plt+0x3234>
    c7c4:	mov	r0, r5
    c7c8:	ldr	r1, [r6, #24]
    c7cc:	bl	c090 <fputs@plt+0x2c8c>
    c7d0:	b	c638 <fputs@plt+0x3234>
    c7d4:	mov	r1, r8
    c7d8:	add	r0, sp, #24
    c7dc:	bl	14f20 <fputs@plt+0xbb1c>
    c7e0:	movw	r2, #56944	; 0xde70
    c7e4:	movt	r2, #2
    c7e8:	add	r1, sp, #24
    c7ec:	movw	r0, #53908	; 0xd294
    c7f0:	movt	r0, #1
    c7f4:	mov	r3, r2
    c7f8:	mov	r8, #0
    c7fc:	bl	15398 <fputs@plt+0xbf94>
    c800:	b	c684 <fputs@plt+0x3280>
    c804:	cmp	r1, r0
    c808:	bgt	c744 <fputs@plt+0x3340>
    c80c:	ldr	ip, [r5, #368]	; 0x170
    c810:	cmp	ip, #0
    c814:	str	ip, [sp, #12]
    c818:	beq	c828 <fputs@plt+0x3424>
    c81c:	rsb	ip, ip, r1
    c820:	cmp	r0, ip
    c824:	beq	c744 <fputs@plt+0x3340>
    c828:	ldr	ip, [r5, #364]	; 0x16c
    c82c:	cmp	ip, #0
    c830:	str	ip, [sp]
    c834:	blt	c980 <fputs@plt+0x357c>
    c838:	ldr	ip, [r5, #352]	; 0x160
    c83c:	rsb	r1, r1, r0
    c840:	subs	r1, r1, ip
    c844:	beq	c938 <fputs@plt+0x3534>
    c848:	ldr	ip, [r5, #76]	; 0x4c
    c84c:	cmp	ip, #0
    c850:	beq	c744 <fputs@plt+0x3340>
    c854:	cmp	r1, #1
    c858:	movne	ip, #0
    c85c:	moveq	ip, #1
    c860:	cmn	r1, #1
    c864:	str	ip, [sp, #8]
    c868:	movne	r1, #0
    c86c:	moveq	r1, #1
    c870:	orrs	ip, r1, ip
    c874:	beq	c744 <fputs@plt+0x3340>
    c878:	ldr	r7, [sp, #88]	; 0x58
    c87c:	ldr	ip, [sp, #12]
    c880:	ldr	r2, [sp, #8]
    c884:	add	r0, r0, r7
    c888:	add	r7, ip, r0
    c88c:	ldrb	r6, [sp, #23]
    c890:	str	r7, [r5, #348]	; 0x15c
    c894:	cmp	r2, #0
    c898:	ldr	r7, [sp]
    c89c:	add	r2, r5, r3
    c8a0:	ldr	r8, [r5, #356]	; 0x164
    c8a4:	add	r3, r3, #2
    c8a8:	strb	r7, [r2, #80]	; 0x50
    c8ac:	add	r0, r8, #1
    c8b0:	str	r3, [r5, #336]	; 0x150
    c8b4:	strb	r6, [r2, #81]	; 0x51
    c8b8:	str	r0, [r5, #356]	; 0x164
    c8bc:	beq	ca08 <fputs@plt+0x3604>
    c8c0:	ldr	r3, [r5, #360]	; 0x168
    c8c4:	add	r3, r3, #1
    c8c8:	str	r3, [r5, #360]	; 0x168
    c8cc:	b	c638 <fputs@plt+0x3234>
    c8d0:	ldr	r3, [r5, #336]	; 0x150
    c8d4:	ldr	ip, [r5, #368]	; 0x170
    c8d8:	ldrb	r0, [sp, #23]
    c8dc:	add	r2, r5, r3
    c8e0:	ldr	r6, [sp, #88]	; 0x58
    c8e4:	add	r3, r3, #1
    c8e8:	str	r3, [r5, #336]	; 0x150
    c8ec:	add	r3, r6, ip
    c8f0:	strb	r0, [r2, #80]	; 0x50
    c8f4:	add	r1, r1, r3
    c8f8:	str	r1, [r5, #348]	; 0x15c
    c8fc:	b	c638 <fputs@plt+0x3234>
    c900:	ldr	ip, [r5, #368]	; 0x170
    c904:	cmp	ip, #0
    c908:	bne	c804 <fputs@plt+0x3400>
    c90c:	ldrb	r2, [sp, #23]
    c910:	rsb	r1, r1, r0
    c914:	ldr	r7, [sp, #88]	; 0x58
    c918:	add	r0, r0, r1
    c91c:	str	r1, [r5, #368]	; 0x170
    c920:	mov	r3, #2
    c924:	add	r1, r0, r7
    c928:	strb	r2, [r5, #81]	; 0x51
    c92c:	str	r1, [r5, #348]	; 0x15c
    c930:	str	r3, [r5, #336]	; 0x150
    c934:	b	c638 <fputs@plt+0x3234>
    c938:	ldr	r7, [sp, #88]	; 0x58
    c93c:	add	r2, r5, r3
    c940:	ldr	ip, [sp, #12]
    c944:	add	r3, r3, #2
    c948:	add	r0, r0, r7
    c94c:	ldrb	r6, [sp, #23]
    c950:	add	r0, ip, r0
    c954:	str	r0, [r5, #348]	; 0x15c
    c958:	ldr	r0, [sp]
    c95c:	ldr	r1, [r5, #356]	; 0x164
    c960:	strb	r0, [r2, #80]	; 0x50
    c964:	add	r1, r1, #1
    c968:	str	r3, [r5, #336]	; 0x150
    c96c:	strb	r6, [r2, #81]	; 0x51
    c970:	str	r1, [r5, #356]	; 0x164
    c974:	b	c638 <fputs@plt+0x3234>
    c978:	ldr	r3, [r5, #336]	; 0x150
    c97c:	b	c744 <fputs@plt+0x3340>
    c980:	ldr	r1, [r5, #64]	; 0x40
    c984:	mov	r0, r7
    c988:	str	r2, [sp, #4]
    c98c:	bl	15e30 <fputs@plt+0xca2c>
    c990:	ldr	r2, [sp, #4]
    c994:	cmp	r0, #0
    c998:	beq	c978 <fputs@plt+0x3574>
    c99c:	cmp	r9, #0
    c9a0:	bne	c978 <fputs@plt+0x3574>
    c9a4:	mov	r0, r7
    c9a8:	ldr	r1, [r5, #64]	; 0x40
    c9ac:	bl	16660 <fputs@plt+0xd25c>
    c9b0:	ldr	r2, [r6, #8]
    c9b4:	ldr	r1, [r5, #336]	; 0x150
    c9b8:	ldr	ip, [sp, #88]	; 0x58
    c9bc:	ldrb	r6, [sp, #23]
    c9c0:	add	r3, r5, r1
    c9c4:	ldr	r8, [r5, #348]	; 0x15c
    c9c8:	add	r9, ip, r2
    c9cc:	ldr	r7, [r5, #368]	; 0x170
    c9d0:	add	r1, r1, #2
    c9d4:	ldr	ip, [r5, #356]	; 0x164
    c9d8:	rsb	r2, r8, r2
    c9dc:	add	r7, r9, r7
    c9e0:	str	r2, [r5, #352]	; 0x160
    c9e4:	str	r7, [r5, #348]	; 0x15c
    c9e8:	add	ip, ip, #1
    c9ec:	str	r0, [r5, #364]	; 0x16c
    c9f0:	strb	r0, [r3, #80]	; 0x50
    c9f4:	str	r1, [r5, #336]	; 0x150
    c9f8:	strb	r6, [r3, #81]	; 0x51
    c9fc:	str	ip, [r5, #356]	; 0x164
    ca00:	b	c638 <fputs@plt+0x3234>
    ca04:	bl	92f0 <__stack_chk_fail@plt>
    ca08:	cmp	r1, #0
    ca0c:	ldrne	r3, [r5, #360]	; 0x168
    ca10:	subne	r3, r3, #1
    ca14:	strne	r3, [r5, #360]	; 0x168
    ca18:	b	c638 <fputs@plt+0x3234>
    ca1c:	ldr	r3, [r0, #336]	; 0x150
    ca20:	push	{r4, lr}
    ca24:	cmp	r3, #0
    ca28:	mov	r4, r0
    ca2c:	beq	ca34 <fputs@plt+0x3630>
    ca30:	bl	c338 <fputs@plt+0x2f34>
    ca34:	mvn	r3, #0
    ca38:	str	r3, [r4, #444]	; 0x1bc
    ca3c:	str	r3, [r4, #448]	; 0x1c0
    ca40:	pop	{r4, pc}
    ca44:	ldr	r3, [r0, #336]	; 0x150
    ca48:	push	{r4, lr}
    ca4c:	cmp	r3, #0
    ca50:	mov	r4, r0
    ca54:	bne	cab0 <fputs@plt+0x36ac>
    ca58:	mov	r0, r4
    ca5c:	mov	r2, #0
    ca60:	movw	r1, #54088	; 0xd348
    ca64:	movt	r1, #2
    ca68:	bl	c090 <fputs@plt+0x2c8c>
    ca6c:	movw	r1, #53936	; 0xd2b0
    ca70:	add	r0, r4, #40	; 0x28
    ca74:	movt	r1, #1
    ca78:	bl	a9cc <fputs@plt+0x15c8>
    ca7c:	ldr	r3, [r4, #1512]	; 0x5e8
    ca80:	cmp	r3, #0
    ca84:	popeq	{r4, pc}
    ca88:	movw	r1, #56944	; 0xde70
    ca8c:	movt	r1, #2
    ca90:	movw	r0, #53940	; 0xd2b4
    ca94:	movt	r0, #1
    ca98:	mov	r3, r1
    ca9c:	mov	r2, r1
    caa0:	bl	15398 <fputs@plt+0xbf94>
    caa4:	mov	r3, #0
    caa8:	str	r3, [r4, #1512]	; 0x5e8
    caac:	pop	{r4, pc}
    cab0:	bl	c338 <fputs@plt+0x2f34>
    cab4:	b	ca58 <fputs@plt+0x3654>
    cab8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cabc:	movw	r7, #45416	; 0xb168
    cac0:	movt	r7, #2
    cac4:	cmp	r3, #112	; 0x70
    cac8:	sub	sp, sp, #36	; 0x24
    cacc:	mov	r5, r0
    cad0:	ldr	r3, [r7]
    cad4:	str	r2, [sp, #4]
    cad8:	str	r3, [sp, #28]
    cadc:	beq	caf8 <fputs@plt+0x36f4>
    cae0:	ldr	r2, [sp, #28]
    cae4:	ldr	r3, [r7]
    cae8:	cmp	r2, r3
    caec:	bne	cd30 <fputs@plt+0x392c>
    caf0:	add	sp, sp, #36	; 0x24
    caf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    caf8:	ldrb	r3, [r1]
    cafc:	cmp	r3, #10
    cb00:	cmpne	r3, #32
    cb04:	bne	cb20 <fputs@plt+0x371c>
    cb08:	add	ip, r1, #1
    cb0c:	mov	r1, ip
    cb10:	ldrb	r3, [ip], #1
    cb14:	cmp	r3, #32
    cb18:	cmpne	r3, #10
    cb1c:	beq	cb0c <fputs@plt+0x3708>
    cb20:	cmp	r3, #0
    cb24:	cmpne	r3, #58	; 0x3a
    cb28:	beq	cc5c <fputs@plt+0x3858>
    cb2c:	cmp	r3, #32
    cb30:	beq	cb40 <fputs@plt+0x373c>
    cb34:	cmp	r3, #10
    cb38:	addne	r2, r1, #1
    cb3c:	bne	cb54 <fputs@plt+0x3750>
    cb40:	mov	r4, r1
    cb44:	mov	r2, #0
    cb48:	b	cb78 <fputs@plt+0x3774>
    cb4c:	cmp	r3, #10
    cb50:	beq	cb74 <fputs@plt+0x3770>
    cb54:	mov	r4, r2
    cb58:	add	r2, r2, #1
    cb5c:	ldrb	r3, [r4]
    cb60:	cmp	r3, #58	; 0x3a
    cb64:	cmpne	r3, #0
    cb68:	beq	cc60 <fputs@plt+0x385c>
    cb6c:	cmp	r3, #32
    cb70:	bne	cb4c <fputs@plt+0x3748>
    cb74:	rsb	r2, r1, r4
    cb78:	mov	r0, r1
    cb7c:	movw	r1, #53968	; 0xd2d0
    cb80:	movt	r1, #1
    cb84:	bl	9398 <strncmp@plt>
    cb88:	cmp	r0, #0
    cb8c:	bne	cc68 <fputs@plt+0x3864>
    cb90:	ldrb	r3, [r4, #1]
    cb94:	add	r8, r4, #1
    cb98:	cmp	r3, #10
    cb9c:	cmpne	r3, #32
    cba0:	bne	cbbc <fputs@plt+0x37b8>
    cba4:	add	r4, r4, #2
    cba8:	mov	r8, r4
    cbac:	ldrb	r3, [r4], #1
    cbb0:	cmp	r3, #32
    cbb4:	cmpne	r3, #10
    cbb8:	beq	cba8 <fputs@plt+0x37a4>
    cbbc:	tst	r3, #223	; 0xdf
    cbc0:	beq	cc88 <fputs@plt+0x3884>
    cbc4:	cmp	r3, #10
    cbc8:	moveq	sl, r8
    cbcc:	beq	cbf8 <fputs@plt+0x37f4>
    cbd0:	add	r0, r8, #1
    cbd4:	b	cbe0 <fputs@plt+0x37dc>
    cbd8:	cmp	r2, #10
    cbdc:	beq	cbf0 <fputs@plt+0x37ec>
    cbe0:	mov	sl, r0
    cbe4:	ldrb	r2, [r0], #1
    cbe8:	tst	r2, #223	; 0xdf
    cbec:	bne	cbd8 <fputs@plt+0x37d4>
    cbf0:	cmp	r3, #0
    cbf4:	beq	cc90 <fputs@plt+0x388c>
    cbf8:	ldr	fp, [pc, #308]	; cd34 <fputs@plt+0x3930>
    cbfc:	mov	r4, #0
    cc00:	rsb	r6, r8, sl
    cc04:	mov	r9, r4
    cc08:	mov	r0, r8
    cc0c:	ldr	r1, [fp, r4]
    cc10:	mov	r2, r6
    cc14:	bl	9398 <strncmp@plt>
    cc18:	cmp	r0, #0
    cc1c:	beq	ccb0 <fputs@plt+0x38ac>
    cc20:	add	r9, r9, #1
    cc24:	add	r4, r4, #12
    cc28:	cmp	r9, #7
    cc2c:	bne	cc08 <fputs@plt+0x3804>
    cc30:	mov	r1, r8
    cc34:	add	r0, sp, #8
    cc38:	bl	14ef4 <fputs@plt+0xbaf0>
    cc3c:	movw	r2, #56944	; 0xde70
    cc40:	movt	r2, #2
    cc44:	add	r1, sp, #8
    cc48:	movw	r0, #54032	; 0xd310
    cc4c:	movt	r0, #1
    cc50:	mov	r3, r2
    cc54:	bl	15398 <fputs@plt+0xbf94>
    cc58:	b	cae0 <fputs@plt+0x36dc>
    cc5c:	mov	r4, r1
    cc60:	cmp	r3, #0
    cc64:	bne	cb74 <fputs@plt+0x3770>
    cc68:	movw	r1, #56944	; 0xde70
    cc6c:	movt	r1, #2
    cc70:	movw	r0, #53972	; 0xd2d4
    cc74:	movt	r0, #1
    cc78:	mov	r2, r1
    cc7c:	mov	r3, r1
    cc80:	bl	15398 <fputs@plt+0xbf94>
    cc84:	b	cae0 <fputs@plt+0x36dc>
    cc88:	mov	sl, r8
    cc8c:	b	cbf0 <fputs@plt+0x37ec>
    cc90:	movw	r1, #56944	; 0xde70
    cc94:	movt	r1, #2
    cc98:	movw	r0, #54008	; 0xd2f8
    cc9c:	movt	r0, #1
    cca0:	mov	r2, r1
    cca4:	mov	r3, r1
    cca8:	bl	15398 <fputs@plt+0xbf94>
    ccac:	b	cae0 <fputs@plt+0x36dc>
    ccb0:	ldr	r3, [r5, #336]	; 0x150
    ccb4:	cmp	r3, #0
    ccb8:	bne	cd24 <fputs@plt+0x3920>
    ccbc:	ldr	r3, [sp, #4]
    ccc0:	add	r0, r5, #392	; 0x188
    ccc4:	ldr	r1, [r3, #24]
    ccc8:	bl	14240 <fputs@plt+0xae3c>
    cccc:	cmp	r0, #0
    ccd0:	bne	cd0c <fputs@plt+0x3908>
    ccd4:	add	r9, r9, r9, lsl #1
    ccd8:	movw	r3, #52216	; 0xcbf8
    ccdc:	movt	r3, #1
    cce0:	mov	r1, sl
    cce4:	add	r3, r3, r9, lsl #2
    cce8:	ldr	r2, [r3, #112]	; 0x70
    ccec:	ldr	r3, [r3, #108]	; 0x6c
    ccf0:	tst	r2, #1
    ccf4:	add	r0, r5, r2, asr #1
    ccf8:	ldrne	r2, [r5, r2, asr #1]
    ccfc:	ldrne	r3, [r2, r3]
    cd00:	ldr	r2, [sp, #4]
    cd04:	blx	r3
    cd08:	b	cae0 <fputs@plt+0x36dc>
    cd0c:	ldr	r3, [sp, #4]
    cd10:	mov	r0, r5
    cd14:	mov	r2, #0
    cd18:	ldr	r1, [r3, #24]
    cd1c:	bl	c090 <fputs@plt+0x2c8c>
    cd20:	b	ccd4 <fputs@plt+0x38d0>
    cd24:	mov	r0, r5
    cd28:	bl	c338 <fputs@plt+0x2f34>
    cd2c:	b	ccbc <fputs@plt+0x38b8>
    cd30:	bl	92f0 <__stack_chk_fail@plt>
    cd34:	andeq	ip, r1, r0, ror #24
    cd38:	ldr	r3, [r0, #336]	; 0x150
    cd3c:	cmp	r3, #0
    cd40:	bxeq	lr
    cd44:	b	c338 <fputs@plt+0x2f34>
    cd48:	push	{r3, r4, r5, r6, r7, lr}
    cd4c:	mov	r5, r1
    cd50:	ldr	r1, [r0, #456]	; 0x1c8
    cd54:	mov	r4, r0
    cd58:	cmp	r1, #0
    cd5c:	blt	cdb8 <fputs@plt+0x39b4>
    cd60:	ldr	r2, [r0, #460]	; 0x1cc
    cd64:	cmp	r1, r2
    cd68:	beq	cd90 <fputs@plt+0x398c>
    cd6c:	add	r0, r0, #40	; 0x28
    cd70:	bl	a7f8 <fputs@plt+0x13f4>
    cd74:	movw	r1, #54064	; 0xd330
    cd78:	movt	r1, #1
    cd7c:	bl	a9cc <fputs@plt+0x15c8>
    cd80:	ldr	r3, [r4, #456]	; 0x1c8
    cd84:	mvn	r2, #0
    cd88:	str	r2, [r4, #452]	; 0x1c4
    cd8c:	str	r3, [r4, #460]	; 0x1cc
    cd90:	add	r0, r4, #392	; 0x188
    cd94:	ldr	r1, [r5, #24]
    cd98:	bl	14240 <fputs@plt+0xae3c>
    cd9c:	cmp	r0, #0
    cda0:	popeq	{r3, r4, r5, r6, r7, pc}
    cda4:	mov	r0, r4
    cda8:	ldr	r1, [r5, #24]
    cdac:	mov	r2, #0
    cdb0:	pop	{r3, r4, r5, r6, r7, lr}
    cdb4:	b	c090 <fputs@plt+0x2c8c>
    cdb8:	ldr	r6, [r5, #4]
    cdbc:	ldr	r3, [r0, #452]	; 0x1c4
    cdc0:	cmp	r3, r6
    cdc4:	beq	cd90 <fputs@plt+0x398c>
    cdc8:	movw	r2, #41572	; 0xa264
    cdcc:	movt	r2, #2
    cdd0:	movw	r3, #57044	; 0xded4
    cdd4:	movt	r3, #2
    cdd8:	ldr	r1, [r2]
    cddc:	add	r7, r0, #40	; 0x28
    cde0:	ldr	r0, [r3]
    cde4:	add	r1, r1, r1, lsl #3
    cde8:	lsl	r1, r1, #3
    cdec:	bl	935c <__aeabi_idiv@plt>
    cdf0:	movw	r3, #41248	; 0xa120
    cdf4:	movt	r3, #2
    cdf8:	movw	r2, #19923	; 0x4dd3
    cdfc:	movt	r2, #4194	; 0x1062
    ce00:	ldr	r3, [r3]
    ce04:	mul	r3, r3, r0
    ce08:	mov	r0, r7
    ce0c:	mul	r6, r3, r6
    ce10:	smull	r3, r2, r2, r6
    ce14:	asr	r1, r6, #31
    ce18:	rsb	r1, r1, r2, asr #6
    ce1c:	bl	a7f8 <fputs@plt+0x13f4>
    ce20:	movw	r1, #54064	; 0xd330
    ce24:	movt	r1, #1
    ce28:	bl	a9cc <fputs@plt+0x15c8>
    ce2c:	ldr	r3, [r5, #4]
    ce30:	mvn	r2, #0
    ce34:	str	r2, [r4, #460]	; 0x1cc
    ce38:	str	r3, [r4, #452]	; 0x1c4
    ce3c:	b	cd90 <fputs@plt+0x398c>
    ce40:	push	{r3, r4, r5, lr}
    ce44:	mov	r5, r1
    ce48:	mov	r4, r0
    ce4c:	ldr	r1, [r1, #28]
    ce50:	add	r0, r0, #392	; 0x188
    ce54:	bl	14168 <fputs@plt+0xad64>
    ce58:	cmp	r0, #0
    ce5c:	bne	ce74 <fputs@plt+0x3a70>
    ce60:	mov	r0, r4
    ce64:	ldr	r1, [r5, #28]
    ce68:	mov	r2, #1
    ce6c:	pop	{r3, r4, r5, lr}
    ce70:	b	c090 <fputs@plt+0x2c8c>
    ce74:	add	r0, r4, #40	; 0x28
    ce78:	movw	r1, #54068	; 0xd334
    ce7c:	pop	{r3, r4, r5, lr}
    ce80:	movt	r1, #1
    ce84:	b	a9cc <fputs@plt+0x15c8>
    ce88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ce8c:	vpush	{d8-d9}
    ce90:	movw	r4, #45416	; 0xb168
    ce94:	movt	r4, #2
    ce98:	ldr	ip, [r0, #1512]	; 0x5e8
    ce9c:	mov	r8, r2
    cea0:	sub	sp, sp, #68	; 0x44
    cea4:	ldr	r2, [r4]
    cea8:	cmp	ip, #0
    ceac:	mov	r5, r0
    ceb0:	mov	r6, r3
    ceb4:	ldr	r7, [sp, #120]	; 0x78
    ceb8:	str	r2, [sp, #60]	; 0x3c
    cebc:	ble	cedc <fputs@plt+0x3ad8>
    cec0:	ldr	r2, [sp, #60]	; 0x3c
    cec4:	ldr	r3, [r4]
    cec8:	cmp	r2, r3
    cecc:	bne	d6a0 <fputs@plt+0x429c>
    ced0:	add	sp, sp, #68	; 0x44
    ced4:	vpop	{d8-d9}
    ced8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cedc:	ldr	r3, [r0, #336]	; 0x150
    cee0:	cmp	r3, #0
    cee4:	bne	cfe8 <fputs@plt+0x3be4>
    cee8:	sub	r3, r1, #67	; 0x43
    ceec:	cmp	r3, #59	; 0x3b
    cef0:	ldrls	pc, [pc, r3, lsl #2]
    cef4:	b	d1b8 <fputs@plt+0x3db4>
    cef8:	andeq	sp, r0, r8, lsr r0
    cefc:			; <UNDEFINED> instruction: 0x0000d1b8
    cf00:	strheq	sp, [r0], -r8
    cf04:			; <UNDEFINED> instruction: 0x0000d1b8
    cf08:			; <UNDEFINED> instruction: 0x0000d1b8
    cf0c:			; <UNDEFINED> instruction: 0x0000d1b8
    cf10:			; <UNDEFINED> instruction: 0x0000d1b8
    cf14:			; <UNDEFINED> instruction: 0x0000d1b8
    cf18:			; <UNDEFINED> instruction: 0x0000d1b8
    cf1c:			; <UNDEFINED> instruction: 0x0000d1b8
    cf20:			; <UNDEFINED> instruction: 0x0000d1b8
    cf24:			; <UNDEFINED> instruction: 0x0000d1b8
    cf28:			; <UNDEFINED> instruction: 0x0000d1b8
    cf2c:	strdeq	ip, [r0], -r8
    cf30:			; <UNDEFINED> instruction: 0x0000d1b8
    cf34:			; <UNDEFINED> instruction: 0x0000d1b8
    cf38:			; <UNDEFINED> instruction: 0x0000d1b8
    cf3c:			; <UNDEFINED> instruction: 0x0000d1b8
    cf40:			; <UNDEFINED> instruction: 0x0000d1b8
    cf44:			; <UNDEFINED> instruction: 0x0000d1b8
    cf48:			; <UNDEFINED> instruction: 0x0000d1b8
    cf4c:			; <UNDEFINED> instruction: 0x0000d1b8
    cf50:			; <UNDEFINED> instruction: 0x0000d1b8
    cf54:			; <UNDEFINED> instruction: 0x0000d1b8
    cf58:			; <UNDEFINED> instruction: 0x0000d1b8
    cf5c:			; <UNDEFINED> instruction: 0x0000d1b8
    cf60:			; <UNDEFINED> instruction: 0x0000d1b8
    cf64:			; <UNDEFINED> instruction: 0x0000d1b8
    cf68:			; <UNDEFINED> instruction: 0x0000d1b8
    cf6c:			; <UNDEFINED> instruction: 0x0000d1b8
    cf70:	andeq	sp, r0, r4, ror #1
    cf74:			; <UNDEFINED> instruction: 0x0000d1b8
    cf78:	andeq	sp, r0, ip, lsl #2
    cf7c:			; <UNDEFINED> instruction: 0x0000d1b8
    cf80:			; <UNDEFINED> instruction: 0x0000d1b0
    cf84:			; <UNDEFINED> instruction: 0x0000d1b8
    cf88:			; <UNDEFINED> instruction: 0x0000d1b8
    cf8c:			; <UNDEFINED> instruction: 0x0000d1b8
    cf90:			; <UNDEFINED> instruction: 0x0000d1b8
    cf94:			; <UNDEFINED> instruction: 0x0000d1b8
    cf98:			; <UNDEFINED> instruction: 0x0000d1b8
    cf9c:	andeq	sp, r0, r0, lsl #3
    cfa0:			; <UNDEFINED> instruction: 0x0000d1b8
    cfa4:			; <UNDEFINED> instruction: 0x0000d1b8
    cfa8:			; <UNDEFINED> instruction: 0x0000d1b8
    cfac:	andeq	sp, r0, r8, lsr #3
    cfb0:			; <UNDEFINED> instruction: 0x0000d1b8
    cfb4:			; <UNDEFINED> instruction: 0x0000d1b8
    cfb8:			; <UNDEFINED> instruction: 0x0000d1b8
    cfbc:	andeq	sp, r0, r4, lsl r1
    cfc0:			; <UNDEFINED> instruction: 0x0000d1b8
    cfc4:			; <UNDEFINED> instruction: 0x0000d1b8
    cfc8:			; <UNDEFINED> instruction: 0x0000d1b8
    cfcc:			; <UNDEFINED> instruction: 0x0000d1b8
    cfd0:			; <UNDEFINED> instruction: 0x0000d1b8
    cfd4:			; <UNDEFINED> instruction: 0x0000d1b8
    cfd8:			; <UNDEFINED> instruction: 0x0000d1b8
    cfdc:			; <UNDEFINED> instruction: 0x0000d1b8
    cfe0:			; <UNDEFINED> instruction: 0x0000d1b8
    cfe4:	andeq	sp, r0, r0, asr r1
    cfe8:	str	r1, [sp]
    cfec:	bl	c338 <fputs@plt+0x2f34>
    cff0:	ldr	r1, [sp]
    cff4:	b	cee8 <fputs@plt+0x3ae4>
    cff8:	mov	sl, #1
    cffc:	ands	fp, r6, #1
    d000:	bne	d2dc <fputs@plt+0x3ed8>
    d004:	cmp	r6, #0
    d008:	bne	d23c <fputs@plt+0x3e38>
    d00c:	movw	r1, #56944	; 0xde70
    d010:	movt	r1, #2
    d014:	movw	r0, #54236	; 0xd3dc
    d018:	movt	r0, #1
    d01c:	mov	r2, r1
    d020:	mov	r3, r1
    d024:	bl	15398 <fputs@plt+0xbf94>
    d028:	mvn	r3, #0
    d02c:	str	r3, [r5, #448]	; 0x1c0
    d030:	str	r3, [r5, #444]	; 0x1bc
    d034:	b	cec0 <fputs@plt+0x3abc>
    d038:	mov	r9, #1
    d03c:	cmp	r6, #1
    d040:	beq	d050 <fputs@plt+0x3c4c>
    d044:	cmp	r6, #2
    d048:	cmpeq	r1, #67	; 0x43
    d04c:	bne	d2fc <fputs@plt+0x3ef8>
    d050:	ldr	r3, [r8]
    d054:	add	r6, r5, #40	; 0x28
    d058:	ldr	r1, [r7, #8]
    d05c:	mov	r0, r6
    d060:	add	r3, r3, r3, lsr #31
    d064:	add	r1, r1, r3, asr #1
    d068:	bl	a7f8 <fputs@plt+0x13f4>
    d06c:	ldr	r1, [r7, #12]
    d070:	bl	a7f8 <fputs@plt+0x13f4>
    d074:	ldr	r3, [r8]
    d078:	add	r1, r3, r3, lsr #31
    d07c:	asr	r1, r1, #1
    d080:	bl	a7f8 <fputs@plt+0x13f4>
    d084:	movw	r1, #54104	; 0xd358
    d088:	movt	r1, #1
    d08c:	bl	a9cc <fputs@plt+0x15c8>
    d090:	cmp	r9, #0
    d094:	bne	d22c <fputs@plt+0x3e28>
    d098:	mov	r1, r7
    d09c:	mov	r0, r5
    d0a0:	bl	cd48 <fputs@plt+0x3944>
    d0a4:	mov	r0, r6
    d0a8:	movw	r1, #54108	; 0xd35c
    d0ac:	movt	r1, #1
    d0b0:	bl	a9cc <fputs@plt+0x15c8>
    d0b4:	b	d028 <fputs@plt+0x3c24>
    d0b8:	mov	r9, #1
    d0bc:	cmp	r6, #2
    d0c0:	beq	d1e4 <fputs@plt+0x3de0>
    d0c4:	movw	r1, #56944	; 0xde70
    d0c8:	movt	r1, #2
    d0cc:	movw	r0, #54148	; 0xd384
    d0d0:	movt	r0, #1
    d0d4:	mov	r2, r1
    d0d8:	mov	r3, r1
    d0dc:	bl	15398 <fputs@plt+0xbf94>
    d0e0:	b	d028 <fputs@plt+0x3c24>
    d0e4:	cmp	r6, #4
    d0e8:	beq	d554 <fputs@plt+0x4150>
    d0ec:	movw	r1, #56944	; 0xde70
    d0f0:	movt	r1, #2
    d0f4:	movw	r0, #54352	; 0xd450
    d0f8:	movt	r0, #1
    d0fc:	mov	r2, r1
    d100:	mov	r3, r1
    d104:	bl	15398 <fputs@plt+0xbf94>
    d108:	b	d028 <fputs@plt+0x3c24>
    d10c:	mov	r9, #0
    d110:	b	d03c <fputs@plt+0x3c38>
    d114:	cmp	r6, #0
    d118:	mvneq	r3, #0
    d11c:	streq	r3, [r5, #456]	; 0x1c8
    d120:	beq	d028 <fputs@plt+0x3c24>
    d124:	sub	r6, r6, #1
    d128:	cmp	r6, #1
    d12c:	bls	d664 <fputs@plt+0x4260>
    d130:	movw	r1, #56944	; 0xde70
    d134:	movt	r1, #2
    d138:	movw	r0, #54388	; 0xd474
    d13c:	movt	r0, #1
    d140:	mov	r2, r1
    d144:	mov	r3, r1
    d148:	bl	15398 <fputs@plt+0xbf94>
    d14c:	b	d028 <fputs@plt+0x3c24>
    d150:	ands	r9, r6, #1
    d154:	bne	d4e4 <fputs@plt+0x40e0>
    d158:	cmp	r6, #0
    d15c:	bne	d31c <fputs@plt+0x3f18>
    d160:	movw	r1, #56944	; 0xde70
    d164:	movt	r1, #2
    d168:	movw	r0, #54324	; 0xd434
    d16c:	movt	r0, #1
    d170:	mov	r2, r1
    d174:	mov	r3, r1
    d178:	bl	15398 <fputs@plt+0xbf94>
    d17c:	b	d028 <fputs@plt+0x3c24>
    d180:	cmp	r6, #2
    d184:	beq	d504 <fputs@plt+0x4100>
    d188:	movw	r1, #56944	; 0xde70
    d18c:	movt	r1, #2
    d190:	movw	r0, #54112	; 0xd360
    d194:	movt	r0, #1
    d198:	mov	r2, r1
    d19c:	mov	r3, r1
    d1a0:	bl	15398 <fputs@plt+0xbf94>
    d1a4:	b	d028 <fputs@plt+0x3c24>
    d1a8:	mov	sl, #0
    d1ac:	b	cffc <fputs@plt+0x3bf8>
    d1b0:	mov	r9, #0
    d1b4:	b	d0bc <fputs@plt+0x3cb8>
    d1b8:	uxtb	r1, r1
    d1bc:	add	r0, sp, #40	; 0x28
    d1c0:	bl	14f40 <fputs@plt+0xbb3c>
    d1c4:	movw	r2, #56944	; 0xde70
    d1c8:	movt	r2, #2
    d1cc:	add	r1, sp, #40	; 0x28
    d1d0:	movw	r0, #54428	; 0xd49c
    d1d4:	movt	r0, #1
    d1d8:	mov	r3, r2
    d1dc:	bl	15398 <fputs@plt+0xbf94>
    d1e0:	b	d028 <fputs@plt+0x3c24>
    d1e4:	add	r6, r5, #40	; 0x28
    d1e8:	ldr	r1, [r8]
    d1ec:	mov	r0, r6
    d1f0:	bl	a7f8 <fputs@plt+0x13f4>
    d1f4:	ldr	r1, [r8, #4]
    d1f8:	bl	a7f8 <fputs@plt+0x13f4>
    d1fc:	ldr	r3, [r8]
    d200:	ldr	r1, [r7, #8]
    d204:	add	r3, r3, r3, lsr #31
    d208:	add	r1, r1, r3, asr #1
    d20c:	bl	a7f8 <fputs@plt+0x13f4>
    d210:	ldr	r1, [r7, #12]
    d214:	bl	a7f8 <fputs@plt+0x13f4>
    d218:	movw	r1, #54184	; 0xd3a8
    d21c:	movt	r1, #1
    d220:	bl	a9cc <fputs@plt+0x15c8>
    d224:	cmp	r9, #0
    d228:	beq	d098 <fputs@plt+0x3c94>
    d22c:	mov	r1, r7
    d230:	mov	r0, r5
    d234:	bl	ce40 <fputs@plt+0x3a3c>
    d238:	b	d028 <fputs@plt+0x3c24>
    d23c:	add	r9, r5, #40	; 0x28
    d240:	ldr	r1, [r7, #8]
    d244:	mov	r0, r9
    d248:	bl	a7f8 <fputs@plt+0x13f4>
    d24c:	ldr	r1, [r7, #12]
    d250:	bl	a7f8 <fputs@plt+0x13f4>
    d254:	movw	r1, #54264	; 0xd3f8
    d258:	movt	r1, #1
    d25c:	bl	a9cc <fputs@plt+0x15c8>
    d260:	cmp	r6, #0
    d264:	subgt	r6, r6, #1
    d268:	bicgt	r6, r6, #1
    d26c:	addgt	r6, r6, #2
    d270:	ble	d2a4 <fputs@plt+0x3ea0>
    d274:	ldr	r1, [r8]
    d278:	mov	r0, r9
    d27c:	bl	a7f8 <fputs@plt+0x13f4>
    d280:	ldr	r1, [r8, #4]
    d284:	bl	a7f8 <fputs@plt+0x13f4>
    d288:	add	fp, fp, #2
    d28c:	movw	r1, #54272	; 0xd400
    d290:	movt	r1, #1
    d294:	bl	a9cc <fputs@plt+0x15c8>
    d298:	cmp	fp, r6
    d29c:	add	r8, r8, #8
    d2a0:	bne	d274 <fputs@plt+0x3e70>
    d2a4:	movw	r1, #54268	; 0xd3fc
    d2a8:	mov	r0, r9
    d2ac:	movt	r1, #1
    d2b0:	bl	a9cc <fputs@plt+0x15c8>
    d2b4:	cmp	sl, #0
    d2b8:	bne	d22c <fputs@plt+0x3e28>
    d2bc:	mov	r1, r7
    d2c0:	mov	r0, r5
    d2c4:	bl	cd48 <fputs@plt+0x3944>
    d2c8:	mov	r0, r9
    d2cc:	movw	r1, #54108	; 0xd35c
    d2d0:	movt	r1, #1
    d2d4:	bl	a9cc <fputs@plt+0x15c8>
    d2d8:	b	d028 <fputs@plt+0x3c24>
    d2dc:	movw	r1, #56944	; 0xde70
    d2e0:	movt	r1, #2
    d2e4:	movw	r0, #54188	; 0xd3ac
    d2e8:	movt	r0, #1
    d2ec:	mov	r2, r1
    d2f0:	mov	r3, r1
    d2f4:	bl	15398 <fputs@plt+0xbf94>
    d2f8:	b	d028 <fputs@plt+0x3c24>
    d2fc:	movw	r1, #56944	; 0xde70
    d300:	movt	r1, #2
    d304:	movw	r0, #54072	; 0xd338
    d308:	movt	r0, #1
    d30c:	mov	r2, r1
    d310:	mov	r3, r1
    d314:	bl	15398 <fputs@plt+0xbf94>
    d318:	b	d028 <fputs@plt+0x3c24>
    d31c:	add	r3, r5, #40	; 0x28
    d320:	ldr	r1, [r7, #8]
    d324:	sub	r2, r6, #2
    d328:	str	r3, [sp, #4]
    d32c:	mov	r0, r3
    d330:	str	r2, [sp]
    d334:	bl	a7f8 <fputs@plt+0x13f4>
    d338:	ldr	r1, [r7, #12]
    d33c:	bl	a7f8 <fputs@plt+0x13f4>
    d340:	movw	r1, #54264	; 0xd3f8
    d344:	movt	r1, #1
    d348:	bl	a9cc <fputs@plt+0x15c8>
    d34c:	ldr	r3, [r8]
    d350:	ldr	r0, [sp, #4]
    d354:	add	r1, r3, r3, lsr #31
    d358:	asr	r1, r1, #1
    d35c:	bl	a7f8 <fputs@plt+0x13f4>
    d360:	ldr	r3, [r8, #4]
    d364:	add	r1, r3, r3, lsr #31
    d368:	asr	r1, r1, #1
    d36c:	bl	a7f8 <fputs@plt+0x13f4>
    d370:	movw	r1, #54272	; 0xd400
    d374:	movt	r1, #1
    d378:	bl	a9cc <fputs@plt+0x15c8>
    d37c:	ldr	r2, [sp]
    d380:	cmp	r2, #0
    d384:	ble	d488 <fputs@plt+0x4084>
    d388:	add	sl, r8, #8
    d38c:	mov	ip, r9
    d390:	movw	r3, #43691	; 0xaaab
    d394:	mov	r9, r8
    d398:	movt	r3, #10922	; 0x2aaa
    d39c:	str	r8, [sp, #12]
    d3a0:	ldr	r8, [sp, #4]
    d3a4:	movw	fp, #21846	; 0x5556
    d3a8:	movt	fp, #21845	; 0x5555
    d3ac:	str	r5, [sp, #8]
    d3b0:	str	r6, [sp, #16]
    d3b4:	mov	r5, r3
    d3b8:	str	r4, [sp, #20]
    d3bc:	mov	r6, ip
    d3c0:	mov	r4, sl
    d3c4:	mov	sl, r2
    d3c8:	ldr	r2, [r4, #-8]
    d3cc:	mov	r0, r8
    d3d0:	add	r6, r6, #2
    d3d4:	add	r4, r4, #8
    d3d8:	smull	r3, r1, fp, r2
    d3dc:	sub	r1, r1, r2, asr #31
    d3e0:	bl	a7f8 <fputs@plt+0x13f4>
    d3e4:	ldr	r2, [r4, #-12]
    d3e8:	smull	r3, r1, fp, r2
    d3ec:	sub	r1, r1, r2, asr #31
    d3f0:	bl	a7f8 <fputs@plt+0x13f4>
    d3f4:	ldr	r2, [r9, #8]
    d3f8:	ldr	r1, [r4, #-16]
    d3fc:	smull	r3, lr, r5, r2
    d400:	add	r1, r1, r1, lsr #31
    d404:	sub	r2, lr, r2, asr #31
    d408:	add	r1, r2, r1, asr #1
    d40c:	bl	a7f8 <fputs@plt+0x13f4>
    d410:	ldr	r2, [r4, #-4]
    d414:	ldr	r1, [r4, #-12]
    d418:	smull	r3, lr, r5, r2
    d41c:	add	r1, r1, r1, lsr #31
    d420:	sub	r2, lr, r2, asr #31
    d424:	add	r1, r2, r1, asr #1
    d428:	bl	a7f8 <fputs@plt+0x13f4>
    d42c:	ldr	r2, [r4, #-16]
    d430:	ldr	r1, [r9, #8]!
    d434:	add	lr, r2, r2, lsr #31
    d438:	add	r1, r1, r1, lsr #31
    d43c:	sub	r2, r2, lr, asr #1
    d440:	add	r1, r2, r1, asr #1
    d444:	bl	a7f8 <fputs@plt+0x13f4>
    d448:	ldr	r2, [r4, #-12]
    d44c:	ldr	r1, [r4, #-4]
    d450:	add	lr, r2, r2, lsr #31
    d454:	add	r1, r1, r1, lsr #31
    d458:	sub	r2, r2, lr, asr #1
    d45c:	add	r1, r2, r1, asr #1
    d460:	bl	a7f8 <fputs@plt+0x13f4>
    d464:	movw	r1, #54348	; 0xd44c
    d468:	movt	r1, #1
    d46c:	bl	a9cc <fputs@plt+0x15c8>
    d470:	cmp	r6, sl
    d474:	blt	d3c8 <fputs@plt+0x3fc4>
    d478:	ldr	r5, [sp, #8]
    d47c:	ldr	r8, [sp, #12]
    d480:	ldr	r6, [sp, #16]
    d484:	ldr	r4, [sp, #20]
    d488:	sub	r6, r6, #-1073741822	; 0xc0000002
    d48c:	ldr	r0, [sp, #4]
    d490:	ldr	r3, [r8, r6, lsl #2]
    d494:	lsl	r6, r6, #2
    d498:	add	r6, r8, r6
    d49c:	add	r1, r3, r3, lsr #31
    d4a0:	sub	r1, r3, r1, asr #1
    d4a4:	bl	a7f8 <fputs@plt+0x13f4>
    d4a8:	ldr	r3, [r6, #4]
    d4ac:	add	r1, r3, r3, lsr #31
    d4b0:	sub	r1, r3, r1, asr #1
    d4b4:	bl	a7f8 <fputs@plt+0x13f4>
    d4b8:	movw	r1, #54272	; 0xd400
    d4bc:	movt	r1, #1
    d4c0:	bl	a9cc <fputs@plt+0x15c8>
    d4c4:	mov	r0, r5
    d4c8:	mov	r1, r7
    d4cc:	bl	cd48 <fputs@plt+0x3944>
    d4d0:	ldr	r0, [sp, #4]
    d4d4:	movw	r1, #54108	; 0xd35c
    d4d8:	movt	r1, #1
    d4dc:	bl	a9cc <fputs@plt+0x15c8>
    d4e0:	b	d028 <fputs@plt+0x3c24>
    d4e4:	movw	r1, #56944	; 0xde70
    d4e8:	movt	r1, #2
    d4ec:	movw	r0, #54276	; 0xd404
    d4f0:	movt	r0, #1
    d4f4:	mov	r2, r1
    d4f8:	mov	r3, r1
    d4fc:	bl	15398 <fputs@plt+0xbf94>
    d500:	b	d028 <fputs@plt+0x3c24>
    d504:	mov	r0, r5
    d508:	mov	r1, r7
    d50c:	bl	cd48 <fputs@plt+0x3944>
    d510:	ldr	r3, [r7, #8]
    d514:	ldr	r1, [r8]
    d518:	add	r0, r5, #40	; 0x28
    d51c:	add	r1, r1, r3
    d520:	bl	a7f8 <fputs@plt+0x13f4>
    d524:	ldr	r1, [r8, #4]
    d528:	ldr	r3, [r7, #12]
    d52c:	add	r1, r1, r3
    d530:	bl	a7f8 <fputs@plt+0x13f4>
    d534:	ldr	r1, [r7, #8]
    d538:	bl	a7f8 <fputs@plt+0x13f4>
    d53c:	ldr	r1, [r7, #12]
    d540:	bl	a7f8 <fputs@plt+0x13f4>
    d544:	movw	r1, #54144	; 0xd380
    d548:	movt	r1, #1
    d54c:	bl	a9cc <fputs@plt+0x15c8>
    d550:	b	d028 <fputs@plt+0x3c24>
    d554:	mov	r0, r5
    d558:	mov	r1, r7
    d55c:	bl	cd48 <fputs@plt+0x3944>
    d560:	mov	r0, r8
    d564:	add	r1, sp, #24
    d568:	bl	1894c <fputs@plt+0xf548>
    d56c:	cmp	r0, #0
    d570:	beq	d670 <fputs@plt+0x426c>
    d574:	vldr	d7, [sp, #24]
    d578:	vcvt.s32.f64	s11, d7
    d57c:	ldr	r3, [r7, #8]
    d580:	add	r0, r5, #40	; 0x28
    d584:	vmov	r1, s11
    d588:	add	r1, r1, r3
    d58c:	bl	a7f8 <fputs@plt+0x13f4>
    d590:	vldr	d7, [sp, #32]
    d594:	vcvt.s32.f64	s13, d7
    d598:	ldr	r3, [r7, #12]
    d59c:	vmov	r1, s13
    d5a0:	add	r1, r1, r3
    d5a4:	bl	a7f8 <fputs@plt+0x13f4>
    d5a8:	vldr	d0, [sp, #32]
    d5ac:	vmul.f64	d0, d0, d0
    d5b0:	vldr	d7, [sp, #24]
    d5b4:	vmla.f64	d0, d7, d7
    d5b8:	vsqrt.f64	d7, d0
    d5bc:	vcmp.f64	d7, d7
    d5c0:	vmrs	APSR_nzcv, fpscr
    d5c4:	bne	d6a4 <fputs@plt+0x42a0>
    d5c8:	vcvt.s32.f64	s11, d7
    d5cc:	vldr	d9, [pc, #228]	; d6b8 <fputs@plt+0x42b4>
    d5d0:	vldr	d8, [pc, #232]	; d6c0 <fputs@plt+0x42bc>
    d5d4:	vmov	r1, s11
    d5d8:	bl	a7f8 <fputs@plt+0x13f4>
    d5dc:	vldr	d0, [sp, #32]
    d5e0:	vldr	d1, [sp, #24]
    d5e4:	vneg.f64	d0, d0
    d5e8:	vneg.f64	d1, d1
    d5ec:	mov	r6, r0
    d5f0:	bl	9308 <atan2@plt>
    d5f4:	mov	r0, r6
    d5f8:	vmul.f64	d0, d0, d9
    d5fc:	vdiv.f64	d0, d0, d8
    d600:	bl	a8a4 <fputs@plt+0x14a0>
    d604:	ldr	r1, [r8, #12]
    d608:	ldr	r2, [r8]
    d60c:	vldr	d6, [sp, #32]
    d610:	ldr	r3, [r8, #8]
    d614:	vldr	d7, [sp, #24]
    d618:	add	r3, r2, r3
    d61c:	mov	r6, r0
    d620:	ldr	r0, [r8, #4]
    d624:	add	r1, r0, r1
    d628:	vmov	s11, r1
    d62c:	vcvt.f64.s32	d0, s11
    d630:	vmov	s11, r3
    d634:	vcvt.f64.s32	d1, s11
    d638:	vsub.f64	d0, d0, d6
    d63c:	vsub.f64	d1, d1, d7
    d640:	bl	9308 <atan2@plt>
    d644:	mov	r0, r6
    d648:	vmul.f64	d0, d0, d9
    d64c:	vdiv.f64	d0, d0, d8
    d650:	bl	a8a4 <fputs@plt+0x14a0>
    d654:	movw	r1, #54384	; 0xd470
    d658:	movt	r1, #1
    d65c:	bl	a9cc <fputs@plt+0x15c8>
    d660:	b	d028 <fputs@plt+0x3c24>
    d664:	ldr	r3, [r8]
    d668:	str	r3, [r5, #456]	; 0x1c8
    d66c:	b	d028 <fputs@plt+0x3c24>
    d670:	ldr	r2, [r8, #8]
    d674:	add	r0, r5, #40	; 0x28
    d678:	ldr	r1, [r8]
    d67c:	ldr	r3, [r7, #8]
    d680:	add	r1, r1, r2
    d684:	add	r1, r1, r3
    d688:	bl	a7f8 <fputs@plt+0x13f4>
    d68c:	ldr	r1, [r8, #4]
    d690:	ldr	r2, [r8, #12]
    d694:	ldr	r3, [r7, #12]
    d698:	add	r1, r1, r2
    d69c:	b	d52c <fputs@plt+0x4128>
    d6a0:	bl	92f0 <__stack_chk_fail@plt>
    d6a4:	str	r0, [sp]
    d6a8:	bl	91c4 <sqrt@plt>
    d6ac:	ldr	r0, [sp]
    d6b0:	vmov.f64	d7, d0
    d6b4:	b	d5c8 <fputs@plt+0x41c4>
    d6b8:	andeq	r0, r0, r0
    d6bc:	rsbmi	r8, r6, r0
    d6c0:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
    d6c4:	strdmi	r2, [r9], -fp
    d6c8:	movw	r0, #54464	; 0xd4c0
    d6cc:	movt	r0, #1
    d6d0:	bx	lr
    d6d4:	movw	r3, #45488	; 0xb1b0
    d6d8:	movt	r3, #2
    d6dc:	vldr	d7, [r3, #48]	; 0x30
    d6e0:	vcmp.f64	d7, #0.0
    d6e4:	vmrs	APSR_nzcv, fpscr
    d6e8:	bne	d72c <fputs@plt+0x4328>
    d6ec:	movw	r2, #57036	; 0xdecc
    d6f0:	movt	r2, #2
    d6f4:	vldr	s8, [r2]
    d6f8:	vcvt.f64.s32	d4, s8
    d6fc:	vldr	d3, [pc, #68]	; d748 <fputs@plt+0x4344>
    d700:	movw	r3, #57044	; 0xded4
    d704:	movt	r3, #2
    d708:	vldr	s10, [r3]
    d70c:	vmul.f64	d4, d4, d3
    d710:	vcvt.f64.s32	d5, s10
    d714:	vdiv.f64	d6, d4, d5
    d718:	vmov.f64	d7, #96	; 0x3f000000  0.5
    d71c:	vadd.f64	d6, d6, d7
    d720:	vcvt.s32.f64	s15, d6
    d724:	vmov	r0, s15
    d728:	bx	lr
    d72c:	vmov.f64	d6, #96	; 0x3f000000  0.5
    d730:	vldr	d5, [pc, #16]	; d748 <fputs@plt+0x4344>
    d734:	vmla.f64	d6, d7, d5
    d738:	vcvt.s32.f64	s15, d6
    d73c:	vmov	r0, s15
    d740:	bx	lr
    d744:	nop	{0}
    d748:	andeq	r0, r0, r0
    d74c:	subsmi	r0, r2, r0
    d750:	movw	r3, #45488	; 0xb1b0
    d754:	movt	r3, #2
    d758:	vldr	d7, [r3, #56]	; 0x38
    d75c:	vcmp.f64	d7, #0.0
    d760:	vmrs	APSR_nzcv, fpscr
    d764:	bne	d7a0 <fputs@plt+0x439c>
    d768:	vldr	s8, [r0, #72]	; 0x48
    d76c:	vcvt.f64.s32	d4, s8
    d770:	vldr	d3, [pc, #64]	; d7b8 <fputs@plt+0x43b4>
    d774:	movw	r3, #57044	; 0xded4
    d778:	movt	r3, #2
    d77c:	vldr	s10, [r3]
    d780:	vmul.f64	d4, d4, d3
    d784:	vcvt.f64.s32	d5, s10
    d788:	vdiv.f64	d6, d4, d5
    d78c:	vmov.f64	d7, #96	; 0x3f000000  0.5
    d790:	vadd.f64	d6, d6, d7
    d794:	vcvt.s32.f64	s15, d6
    d798:	vmov	r0, s15
    d79c:	bx	lr
    d7a0:	vmov.f64	d6, #96	; 0x3f000000  0.5
    d7a4:	vldr	d5, [pc, #12]	; d7b8 <fputs@plt+0x43b4>
    d7a8:	vmla.f64	d6, d7, d5
    d7ac:	vcvt.s32.f64	s15, d6
    d7b0:	vmov	r0, s15
    d7b4:	bx	lr
    d7b8:	andeq	r0, r0, r0
    d7bc:	subsmi	r0, r2, r0
    d7c0:	movw	r3, #45488	; 0xb1b0
    d7c4:	movt	r3, #2
    d7c8:	push	{r4, r5, r6, r7, lr}
    d7cc:	mov	r4, r0
    d7d0:	ldr	r3, [r3, #4]
    d7d4:	sub	sp, sp, #12
    d7d8:	ands	r7, r3, #24
    d7dc:	beq	d7e8 <fputs@plt+0x43e4>
    d7e0:	add	sp, sp, #12
    d7e4:	pop	{r4, r5, r6, r7, pc}
    d7e8:	add	r6, r0, #40	; 0x28
    d7ec:	movw	r1, #54472	; 0xd4c8
    d7f0:	movt	r1, #1
    d7f4:	mov	r0, r6
    d7f8:	bl	a26c <fputs@plt+0xe68>
    d7fc:	movw	r1, #54488	; 0xd4d8
    d800:	movt	r1, #1
    d804:	bl	a304 <fputs@plt+0xf00>
    d808:	movw	r1, #54464	; 0xd4c0
    d80c:	movt	r1, #1
    d810:	bl	a304 <fputs@plt+0xf00>
    d814:	ldr	r3, [r0, #4]
    d818:	mov	r5, r0
    d81c:	cmp	r3, #0
    d820:	bne	d868 <fputs@plt+0x4464>
    d824:	mov	r3, #0
    d828:	mov	r0, r4
    d82c:	str	r3, [r5, #12]
    d830:	bl	d6d4 <fputs@plt+0x42d0>
    d834:	mov	r5, r0
    d838:	mov	r0, r4
    d83c:	bl	d750 <fputs@plt+0x434c>
    d840:	cmp	r0, #0
    d844:	cmpgt	r5, #0
    d848:	mov	r2, r0
    d84c:	bgt	d87c <fputs@plt+0x4478>
    d850:	mov	r0, r6
    d854:	movw	r1, #54560	; 0xd520
    d858:	movt	r1, #1
    d85c:	add	sp, sp, #12
    d860:	pop	{r4, r5, r6, r7, lr}
    d864:	b	a204 <fputs@plt+0xe00>
    d868:	mov	r0, #10
    d86c:	ldr	r1, [r5]
    d870:	bl	93c8 <_IO_putc@plt>
    d874:	str	r7, [r5, #4]
    d878:	b	d824 <fputs@plt+0x4420>
    d87c:	ldr	r0, [r4, #40]	; 0x28
    d880:	mov	r3, r5
    d884:	str	r2, [sp]
    d888:	mov	r1, #1
    d88c:	movw	r2, #54500	; 0xd4e4
    d890:	movt	r2, #1
    d894:	bl	92fc <__fprintf_chk@plt>
    d898:	b	d850 <fputs@plt+0x444c>
    d89c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d8a0:	movw	fp, #45416	; 0xb168
    d8a4:	movt	fp, #2
    d8a8:	ldr	r2, [pc, #2564]	; e2b4 <fputs@plt+0x4eb0>
    d8ac:	mov	r7, r0
    d8b0:	sub	sp, sp, #44	; 0x2c
    d8b4:	ldr	r3, [fp]
    d8b8:	mov	r5, r0
    d8bc:	movw	r1, #54644	; 0xd574
    d8c0:	str	r2, [r7], #40	; 0x28
    d8c4:	movt	r1, #1
    d8c8:	mov	r0, r7
    d8cc:	str	r3, [sp, #36]	; 0x24
    d8d0:	bl	a204 <fputs@plt+0xe00>
    d8d4:	movw	r1, #53500	; 0xd0fc
    d8d8:	movt	r1, #1
    d8dc:	bl	a9cc <fputs@plt+0x15c8>
    d8e0:	movw	r1, #54652	; 0xd57c
    d8e4:	movt	r1, #1
    d8e8:	bl	a204 <fputs@plt+0xe00>
    d8ec:	mov	r1, #0
    d8f0:	ldr	r0, [r5, #36]	; 0x24
    d8f4:	mov	r2, r1
    d8f8:	bl	9200 <fseek@plt>
    d8fc:	cmp	r0, #0
    d900:	blt	e0bc <fputs@plt+0x4cb8>
    d904:	movw	r4, #45476	; 0xb1a4
    d908:	movt	r4, #2
    d90c:	movw	r0, #54656	; 0xd580
    d910:	mov	r1, #1
    d914:	ldr	r3, [r4]
    d918:	movt	r0, #1
    d91c:	mov	r2, #11
    d920:	bl	92a8 <fwrite@plt>
    d924:	movw	sl, #45488	; 0xb1b0
    d928:	movt	sl, #2
    d92c:	movw	ip, #54576	; 0xd530
    d930:	movw	r0, #54572	; 0xd52c
    d934:	ldr	r3, [sl, #4]
    d938:	movt	ip, #1
    d93c:	movt	r0, #1
    d940:	mov	r1, #1
    d944:	tst	r3, #8
    d948:	mov	r2, #3
    d94c:	ldr	r3, [r4]
    d950:	moveq	r0, ip
    d954:	bl	92a8 <fwrite@plt>
    d958:	mov	r0, #10
    d95c:	ldr	r1, [r4]
    d960:	bl	93c8 <_IO_putc@plt>
    d964:	ldr	r1, [sl, #44]	; 0x2c
    d968:	mov	r2, #0
    d96c:	ldr	r3, [r4]
    d970:	cmp	r1, r2
    d974:	str	r2, [r5, #44]	; 0x2c
    d978:	str	r3, [r5, #40]	; 0x28
    d97c:	beq	d9b4 <fputs@plt+0x45b0>
    d980:	movw	r1, #54700	; 0xd5ac
    d984:	mov	r0, r7
    d988:	movt	r1, #1
    d98c:	bl	a26c <fputs@plt+0xe68>
    d990:	movw	r1, #54712	; 0xd5b8
    d994:	movt	r1, #1
    d998:	bl	a304 <fputs@plt+0xf00>
    d99c:	ldr	r3, [r0, #4]
    d9a0:	mov	r4, r0
    d9a4:	cmp	r3, #0
    d9a8:	bne	e11c <fputs@plt+0x4d18>
    d9ac:	mov	r3, #0
    d9b0:	str	r3, [r4, #12]
    d9b4:	movw	r1, #54720	; 0xd5c0
    d9b8:	mov	r0, r7
    d9bc:	movt	r1, #1
    d9c0:	bl	a26c <fputs@plt+0xe68>
    d9c4:	movw	r1, #54732	; 0xd5cc
    d9c8:	movt	r1, #1
    d9cc:	bl	a304 <fputs@plt+0xf00>
    d9d0:	movw	r1, #54740	; 0xd5d4
    d9d4:	movt	r1, #1
    d9d8:	bl	a304 <fputs@plt+0xf00>
    d9dc:	movw	r3, #45356	; 0xb12c
    d9e0:	movt	r3, #2
    d9e4:	ldr	r1, [r3]
    d9e8:	bl	a304 <fputs@plt+0xf00>
    d9ec:	ldr	r3, [r0, #4]
    d9f0:	mov	r4, r0
    d9f4:	cmp	r3, #0
    d9f8:	beq	da10 <fputs@plt+0x460c>
    d9fc:	mov	r0, #10
    da00:	ldr	r1, [r4]
    da04:	bl	93c8 <_IO_putc@plt>
    da08:	mov	r3, #0
    da0c:	str	r3, [r4, #4]
    da10:	mov	r3, #0
    da14:	movw	r0, #54748	; 0xd5dc
    da18:	str	r3, [r4, #12]
    da1c:	movt	r0, #1
    da20:	ldr	r3, [r5, #40]	; 0x28
    da24:	mov	r1, #1
    da28:	mov	r2, #16
    da2c:	bl	92a8 <fwrite@plt>
    da30:	mov	r0, #0
    da34:	bl	92cc <time@plt>
    da38:	add	r3, sp, #40	; 0x28
    da3c:	str	r0, [r3, #-8]!
    da40:	mov	r0, r3
    da44:	bl	9278 <ctime@plt>
    da48:	ldr	r1, [r5, #40]	; 0x28
    da4c:	bl	9404 <fputs@plt>
    da50:	ldr	r4, [r5, #4]
    da54:	add	r8, r5, #1488	; 0x5d0
    da58:	add	r8, r8, #8
    da5c:	cmp	r4, #0
    da60:	strne	r8, [sp, #28]
    da64:	beq	da88 <fputs@plt+0x4684>
    da68:	ldr	r0, [r4]
    da6c:	bl	16998 <fputs@plt+0xd594>
    da70:	mov	r1, r0
    da74:	mov	r0, r8
    da78:	bl	f234 <fputs@plt+0x5e30>
    da7c:	ldr	r4, [r4, #4]
    da80:	cmp	r4, #0
    da84:	bne	da68 <fputs@plt+0x4664>
    da88:	mov	r0, r8
    da8c:	mov	r1, r7
    da90:	str	r8, [sp, #28]
    da94:	bl	1125c <fputs@plt+0x7e58>
    da98:	movw	r1, #54768	; 0xd5f0
    da9c:	mov	r0, r7
    daa0:	movt	r1, #1
    daa4:	bl	a26c <fputs@plt+0xe68>
    daa8:	mov	r4, r0
    daac:	ldr	r0, [r5, #68]	; 0x44
    dab0:	bl	1a0bc <fputs@plt+0x10cb8>
    dab4:	mov	r1, r0
    dab8:	mov	r0, r4
    dabc:	bl	a304 <fputs@plt+0xf00>
    dac0:	ldr	r3, [r0, #4]
    dac4:	mov	r4, r0
    dac8:	cmp	r3, #0
    dacc:	beq	dae4 <fputs@plt+0x46e0>
    dad0:	mov	r0, #10
    dad4:	ldr	r1, [r4]
    dad8:	bl	93c8 <_IO_putc@plt>
    dadc:	mov	r3, #0
    dae0:	str	r3, [r4, #4]
    dae4:	mov	r3, #0
    dae8:	movw	r1, #54776	; 0xd5f8
    daec:	str	r3, [r4, #12]
    daf0:	movt	r1, #1
    daf4:	mov	r0, r7
    daf8:	bl	a26c <fputs@plt+0xe68>
    dafc:	movw	r1, #54788	; 0xd604
    db00:	movt	r1, #1
    db04:	bl	a304 <fputs@plt+0xf00>
    db08:	ldr	r3, [r0, #4]
    db0c:	mov	r4, r0
    db10:	cmp	r3, #0
    db14:	bne	e098 <fputs@plt+0x4c94>
    db18:	ldr	r3, [sl, #4]
    db1c:	mov	r2, #0
    db20:	str	r2, [r4, #12]
    db24:	ands	r6, r3, #16
    db28:	bne	db5c <fputs@plt+0x4758>
    db2c:	mov	r0, r5
    db30:	bl	d6d4 <fputs@plt+0x42d0>
    db34:	mov	r4, r0
    db38:	mov	r0, r5
    db3c:	bl	d750 <fputs@plt+0x434c>
    db40:	cmp	r0, #0
    db44:	cmpgt	r4, #0
    db48:	bgt	e0dc <fputs@plt+0x4cd8>
    db4c:	cmp	r0, #0
    db50:	ble	e134 <fputs@plt+0x4d30>
    db54:	cmp	r4, #0
    db58:	ble	e154 <fputs@plt+0x4d50>
    db5c:	movw	r1, #54796	; 0xd60c
    db60:	mov	r0, r7
    db64:	movt	r1, #1
    db68:	bl	a26c <fputs@plt+0xe68>
    db6c:	ldr	r1, [sl, #64]	; 0x40
    db70:	movw	r2, #54592	; 0xd540
    db74:	movw	r3, #54580	; 0xd534
    db78:	movt	r2, #1
    db7c:	cmp	r1, #0
    db80:	movt	r3, #1
    db84:	moveq	r1, r2
    db88:	movne	r1, r3
    db8c:	bl	a304 <fputs@plt+0xf00>
    db90:	ldr	r3, [r0, #4]
    db94:	mov	r6, r0
    db98:	cmp	r3, #0
    db9c:	bne	e080 <fputs@plt+0x4c7c>
    dba0:	movw	r4, #41248	; 0xa120
    dba4:	movt	r4, #2
    dba8:	mov	r3, #0
    dbac:	str	r3, [r6, #12]
    dbb0:	ldr	r3, [r4, #4]
    dbb4:	cmp	r3, #1
    dbb8:	beq	dbdc <fputs@plt+0x47d8>
    dbbc:	ldr	r2, [r5, #44]	; 0x2c
    dbc0:	cmp	r2, #0
    dbc4:	bne	e038 <fputs@plt+0x4c34>
    dbc8:	movw	r2, #54920	; 0xd688
    dbcc:	ldr	r0, [r5, #40]	; 0x28
    dbd0:	movt	r2, #1
    dbd4:	mov	r1, #1
    dbd8:	bl	92fc <__fprintf_chk@plt>
    dbdc:	movw	r1, #54908	; 0xd67c
    dbe0:	mov	r0, r7
    dbe4:	movt	r1, #1
    dbe8:	bl	a204 <fputs@plt+0xe00>
    dbec:	ldr	r3, [sl, #4]
    dbf0:	tst	r3, #16
    dbf4:	bne	dc34 <fputs@plt+0x4830>
    dbf8:	movw	r1, #54968	; 0xd6b8
    dbfc:	mov	r0, r7
    dc00:	movt	r1, #1
    dc04:	bl	a204 <fputs@plt+0xe00>
    dc08:	movw	r2, #54984	; 0xd6c8
    dc0c:	movw	r3, #54464	; 0xd4c0
    dc10:	movt	r2, #1
    dc14:	movt	r3, #1
    dc18:	ldr	r0, [r5, #40]	; 0x28
    dc1c:	mov	r1, #1
    dc20:	bl	92fc <__fprintf_chk@plt>
    dc24:	movw	r1, #55004	; 0xd6dc
    dc28:	mov	r0, r7
    dc2c:	movt	r1, #1
    dc30:	bl	a204 <fputs@plt+0xe00>
    dc34:	movw	r1, #54956	; 0xd6ac
    dc38:	mov	r0, r7
    dc3c:	movt	r1, #1
    dc40:	bl	a204 <fputs@plt+0xe00>
    dc44:	mov	r0, r8
    dc48:	mov	r1, r7
    dc4c:	bl	105e0 <fputs@plt+0x71dc>
    dc50:	ldr	r3, [sl, #4]
    dc54:	tst	r3, #1
    dc58:	bne	dc7c <fputs@plt+0x4878>
    dc5c:	movw	r1, #54620	; 0xd55c
    dc60:	mov	r0, r7
    dc64:	movt	r1, #1
    dc68:	bl	a204 <fputs@plt+0xe00>
    dc6c:	movw	r1, #55016	; 0xd6e8
    dc70:	mov	r0, r7
    dc74:	movt	r1, #1
    dc78:	bl	a204 <fputs@plt+0xe00>
    dc7c:	mov	r0, r5
    dc80:	bl	d7c0 <fputs@plt+0x43bc>
    dc84:	mov	r0, r8
    dc88:	mov	r1, r7
    dc8c:	bl	10b58 <fputs@plt+0x7754>
    dc90:	movw	r1, #55028	; 0xd6f4
    dc94:	mov	r0, r7
    dc98:	movt	r1, #1
    dc9c:	bl	a9cc <fputs@plt+0x15c8>
    dca0:	movw	r1, #55036	; 0xd6fc
    dca4:	movt	r1, #1
    dca8:	bl	a9cc <fputs@plt+0x15c8>
    dcac:	ldr	r3, [r5, #1492]	; 0x5d4
    dcb0:	movw	r1, #55044	; 0xd704
    dcb4:	mov	r0, r7
    dcb8:	movt	r1, #1
    dcbc:	cmp	r3, #0
    dcc0:	addgt	r3, r3, #50	; 0x32
    dcc4:	strgt	r3, [r5, #1492]	; 0x5d4
    dcc8:	bl	b190 <fputs@plt+0x1d8c>
    dccc:	ldr	r1, [r5, #1492]	; 0x5d4
    dcd0:	add	r1, r1, #1
    dcd4:	bl	a710 <fputs@plt+0x130c>
    dcd8:	movw	r1, #55052	; 0xd70c
    dcdc:	movt	r1, #1
    dce0:	bl	a9cc <fputs@plt+0x15c8>
    dce4:	movw	r1, #53760	; 0xd200
    dce8:	movt	r1, #1
    dcec:	bl	a9cc <fputs@plt+0x15c8>
    dcf0:	movw	r1, #55044	; 0xd704
    dcf4:	mov	r0, r7
    dcf8:	movt	r1, #1
    dcfc:	bl	a9cc <fputs@plt+0x15c8>
    dd00:	movw	r1, #55036	; 0xd6fc
    dd04:	movt	r1, #1
    dd08:	bl	a9cc <fputs@plt+0x15c8>
    dd0c:	movw	r1, #55060	; 0xd714
    dd10:	mov	r0, r7
    dd14:	movt	r1, #1
    dd18:	bl	b190 <fputs@plt+0x1d8c>
    dd1c:	mov	r1, #123	; 0x7b
    dd20:	bl	a3b8 <fputs@plt+0xfb4>
    dd24:	mov	r1, #1
    dd28:	bl	a7f8 <fputs@plt+0x13f4>
    dd2c:	movw	r1, #55064	; 0xd718
    dd30:	movt	r1, #1
    dd34:	bl	a9cc <fputs@plt+0x15c8>
    dd38:	mov	r1, #125	; 0x7d
    dd3c:	bl	a3b8 <fputs@plt+0xfb4>
    dd40:	movw	r1, #55068	; 0xd71c
    dd44:	movt	r1, #1
    dd48:	bl	a9cc <fputs@plt+0x15c8>
    dd4c:	movw	r1, #53760	; 0xd200
    dd50:	movt	r1, #1
    dd54:	bl	a9cc <fputs@plt+0x15c8>
    dd58:	ldr	r3, [r5, #1484]	; 0x5cc
    dd5c:	add	r9, r5, #1472	; 0x5c0
    dd60:	ldr	r2, [r5, #1488]	; 0x5d0
    dd64:	add	r9, r9, #8
    dd68:	cmp	r3, r2
    dd6c:	bge	e070 <fputs@plt+0x4c6c>
    dd70:	ldr	r2, [r5, #1480]	; 0x5c8
    dd74:	mov	r1, #0
    dd78:	add	r0, r3, #1
    dd7c:	str	r0, [r5, #1484]	; 0x5cc
    dd80:	strb	r1, [r2, r3]
    dd84:	ldr	r1, [r5, #1480]	; 0x5c8
    dd88:	cmp	r1, #0
    dd8c:	beq	dd9c <fputs@plt+0x4998>
    dd90:	ldrb	r3, [r1]
    dd94:	cmp	r3, #0
    dd98:	bne	e0b0 <fputs@plt+0x4cac>
    dd9c:	movw	r1, #53500	; 0xd0fc
    dda0:	mov	r0, r7
    dda4:	movt	r1, #1
    dda8:	bl	a9cc <fputs@plt+0x15c8>
    ddac:	ldr	r3, [r4, #4]
    ddb0:	cmp	r3, #1
    ddb4:	beq	dddc <fputs@plt+0x49d8>
    ddb8:	movw	r1, #55080	; 0xd728
    ddbc:	mov	r0, r7
    ddc0:	movt	r1, #1
    ddc4:	bl	b190 <fputs@plt+0x1d8c>
    ddc8:	ldr	r1, [r4, #4]
    ddcc:	bl	a710 <fputs@plt+0x130c>
    ddd0:	movw	r1, #53760	; 0xd200
    ddd4:	movt	r1, #1
    ddd8:	bl	a9cc <fputs@plt+0x15c8>
    dddc:	movw	r1, #55076	; 0xd724
    dde0:	mov	r0, r7
    dde4:	movt	r1, #1
    dde8:	bl	b190 <fputs@plt+0x1d8c>
    ddec:	ldr	r1, [r5, #60]	; 0x3c
    ddf0:	bl	a710 <fputs@plt+0x130c>
    ddf4:	movw	r1, #53760	; 0xd200
    ddf8:	movt	r1, #1
    ddfc:	bl	a9cc <fputs@plt+0x15c8>
    de00:	movw	r1, #55088	; 0xd730
    de04:	mov	r0, r7
    de08:	movt	r1, #1
    de0c:	bl	b190 <fputs@plt+0x1d8c>
    de10:	ldr	r3, [sl, #68]	; 0x44
    de14:	cmp	r3, #0
    de18:	beq	e028 <fputs@plt+0x4c24>
    de1c:	movw	r1, #55092	; 0xd734
    de20:	mov	r0, r7
    de24:	movt	r1, #1
    de28:	bl	a9cc <fputs@plt+0x15c8>
    de2c:	movw	r1, #53760	; 0xd200
    de30:	mov	r0, r7
    de34:	movt	r1, #1
    de38:	bl	a9cc <fputs@plt+0x15c8>
    de3c:	movw	r1, #55096	; 0xd738
    de40:	mov	r0, r7
    de44:	movt	r1, #1
    de48:	bl	b190 <fputs@plt+0x1d8c>
    de4c:	ldr	r1, [sl, #64]	; 0x40
    de50:	movw	r2, #54612	; 0xd554
    de54:	movw	r3, #54604	; 0xd54c
    de58:	movt	r2, #1
    de5c:	cmp	r1, #0
    de60:	movt	r3, #1
    de64:	moveq	r1, r2
    de68:	movne	r1, r3
    de6c:	bl	a9cc <fputs@plt+0x15c8>
    de70:	movw	r1, #53760	; 0xd200
    de74:	movt	r1, #1
    de78:	bl	a9cc <fputs@plt+0x15c8>
    de7c:	ldr	r3, [sl, #72]	; 0x48
    de80:	cmp	r3, #0
    de84:	beq	dee4 <fputs@plt+0x4ae0>
    de88:	movw	r1, #54472	; 0xd4c8
    de8c:	mov	r0, r7
    de90:	movt	r1, #1
    de94:	bl	a26c <fputs@plt+0xe68>
    de98:	movw	r1, #55100	; 0xd73c
    de9c:	movt	r1, #1
    dea0:	bl	a304 <fputs@plt+0xf00>
    dea4:	movw	r1, #55112	; 0xd748
    dea8:	movt	r1, #1
    deac:	bl	a304 <fputs@plt+0xf00>
    deb0:	ldr	r3, [r0, #4]
    deb4:	mov	r4, r0
    deb8:	cmp	r3, #0
    debc:	bne	e058 <fputs@plt+0x4c54>
    dec0:	mov	r3, #0
    dec4:	movw	r1, #55120	; 0xd750
    dec8:	mov	r0, r4
    decc:	str	r3, [r4, #12]
    ded0:	movt	r1, #1
    ded4:	bl	a9cc <fputs@plt+0x15c8>
    ded8:	movw	r1, #54560	; 0xd520
    dedc:	movt	r1, #1
    dee0:	bl	a204 <fputs@plt+0xe00>
    dee4:	mov	r0, r5
    dee8:	bl	bbf0 <fputs@plt+0x27ec>
    deec:	ldr	r4, [r5, #440]	; 0x1b8
    def0:	cmp	r4, #0
    def4:	beq	df90 <fputs@plt+0x4b8c>
    def8:	ldr	r3, [r4, #1040]	; 0x410
    defc:	mov	r0, r5
    df00:	mov	r1, r4
    df04:	str	r3, [r5, #440]	; 0x1b8
    df08:	bl	bcd4 <fputs@plt+0x28d0>
    df0c:	mov	r0, r7
    df10:	ldr	r1, [r4, #12]
    df14:	bl	b190 <fputs@plt+0x1d8c>
    df18:	ldr	ip, [r4, #8]
    df1c:	mov	r6, r0
    df20:	mov	r1, #1
    df24:	ldr	r0, [pc, #908]	; e2b8 <fputs@plt+0x4eb4>
    df28:	movw	r3, #53788	; 0xd21c
    df2c:	mov	r2, #17
    df30:	movt	r3, #1
    df34:	str	ip, [sp]
    df38:	bl	9380 <__sprintf_chk@plt>
    df3c:	mov	r0, r6
    df40:	ldr	r1, [pc, #880]	; e2b8 <fputs@plt+0x4eb4>
    df44:	bl	a9cc <fputs@plt+0x15c8>
    df48:	mov	r6, r0
    df4c:	ldr	r0, [r4]
    df50:	bl	16998 <fputs@plt+0xd594>
    df54:	mov	r1, r0
    df58:	mov	r0, r6
    df5c:	bl	b190 <fputs@plt+0x1d8c>
    df60:	movw	r1, #53784	; 0xd218
    df64:	movt	r1, #1
    df68:	bl	a9cc <fputs@plt+0x15c8>
    df6c:	ldr	r0, [r4, #12]
    df70:	cmp	r0, #0
    df74:	beq	df7c <fputs@plt+0x4b78>
    df78:	bl	9338 <_ZdaPv@plt>
    df7c:	mov	r0, r4
    df80:	bl	1ad94 <_ZdlPv@@Base>
    df84:	ldr	r4, [r5, #440]	; 0x1b8
    df88:	cmp	r4, #0
    df8c:	bne	def8 <fputs@plt+0x4af4>
    df90:	ldr	r2, [sl, #4]
    df94:	movw	r1, #54620	; 0xd55c
    df98:	movw	r3, #54632	; 0xd568
    df9c:	movt	r1, #1
    dfa0:	tst	r2, #1
    dfa4:	movt	r3, #1
    dfa8:	mov	r0, r7
    dfac:	moveq	r1, r3
    dfb0:	bl	a204 <fputs@plt+0xe00>
    dfb4:	ldr	r3, [r5, #44]	; 0x2c
    dfb8:	cmp	r3, #0
    dfbc:	beq	dfd8 <fputs@plt+0x4bd4>
    dfc0:	mov	r0, #10
    dfc4:	ldr	r1, [r5, #40]	; 0x28
    dfc8:	bl	93c8 <_IO_putc@plt>
    dfcc:	mov	r3, #0
    dfd0:	str	r3, [r5, #44]	; 0x2c
    dfd4:	str	r3, [r5, #52]	; 0x34
    dfd8:	mov	r0, r7
    dfdc:	ldr	r1, [r5, #36]	; 0x24
    dfe0:	bl	a178 <fputs@plt+0xd74>
    dfe4:	ldr	r0, [r5, #36]	; 0x24
    dfe8:	bl	9140 <fclose@plt>
    dfec:	mov	r0, r8
    dff0:	bl	f000 <fputs@plt+0x5bfc>
    dff4:	mov	r0, r9
    dff8:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    dffc:	add	r0, r5, #392	; 0x188
    e000:	bl	14090 <fputs@plt+0xac8c>
    e004:	mov	r0, r5
    e008:	bl	13a4c <fputs@plt+0xa648>
    e00c:	ldr	r2, [sp, #36]	; 0x24
    e010:	ldr	r3, [fp]
    e014:	mov	r0, r5
    e018:	cmp	r2, r3
    e01c:	bne	e1a0 <fputs@plt+0x4d9c>
    e020:	add	sp, sp, #44	; 0x2c
    e024:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e028:	mov	r0, r7
    e02c:	ldr	r1, [r5, #72]	; 0x48
    e030:	bl	a7f8 <fputs@plt+0x13f4>
    e034:	b	de2c <fputs@plt+0x4a28>
    e038:	mov	r0, #10
    e03c:	ldr	r1, [r5, #40]	; 0x28
    e040:	bl	93c8 <_IO_putc@plt>
    e044:	mov	r2, #0
    e048:	ldr	r3, [r4, #4]
    e04c:	str	r2, [r5, #44]	; 0x2c
    e050:	str	r2, [r5, #52]	; 0x34
    e054:	b	dbc8 <fputs@plt+0x47c4>
    e058:	mov	r0, #10
    e05c:	ldr	r1, [r4]
    e060:	bl	93c8 <_IO_putc@plt>
    e064:	mov	r3, #0
    e068:	str	r3, [r4, #4]
    e06c:	b	dec0 <fputs@plt+0x4abc>
    e070:	mov	r0, r9
    e074:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    e078:	ldr	r3, [r5, #1484]	; 0x5cc
    e07c:	b	dd70 <fputs@plt+0x496c>
    e080:	mov	r0, #10
    e084:	ldr	r1, [r6]
    e088:	bl	93c8 <_IO_putc@plt>
    e08c:	mov	r3, #0
    e090:	str	r3, [r6, #4]
    e094:	b	dba0 <fputs@plt+0x479c>
    e098:	mov	r0, #10
    e09c:	ldr	r1, [r4]
    e0a0:	bl	93c8 <_IO_putc@plt>
    e0a4:	mov	r3, #0
    e0a8:	str	r3, [r4, #4]
    e0ac:	b	db18 <fputs@plt+0x4714>
    e0b0:	mov	r0, r7
    e0b4:	bl	9e18 <fputs@plt+0xa14>
    e0b8:	b	dd9c <fputs@plt+0x4998>
    e0bc:	movw	r1, #56944	; 0xde70
    e0c0:	movt	r1, #2
    e0c4:	movw	r0, #54668	; 0xd58c
    e0c8:	movt	r0, #1
    e0cc:	mov	r2, r1
    e0d0:	mov	r3, r1
    e0d4:	bl	153f8 <fputs@plt+0xbff4>
    e0d8:	b	d904 <fputs@plt+0x4500>
    e0dc:	ldr	r1, [r5, #40]	; 0x28
    e0e0:	movw	r3, #54852	; 0xd644
    e0e4:	str	r0, [sp, #4]
    e0e8:	movt	r3, #1
    e0ec:	movw	r2, #54812	; 0xd61c
    e0f0:	str	r3, [sp, #12]
    e0f4:	mov	r0, r1
    e0f8:	str	r3, [sp, #16]
    e0fc:	str	r4, [sp]
    e100:	movw	r3, #54464	; 0xd4c0
    e104:	str	r6, [sp, #8]
    e108:	movt	r2, #1
    e10c:	mov	r1, #1
    e110:	movt	r3, #1
    e114:	bl	92fc <__fprintf_chk@plt>
    e118:	b	db5c <fputs@plt+0x4758>
    e11c:	mov	r0, #10
    e120:	ldr	r1, [r4]
    e124:	bl	93c8 <_IO_putc@plt>
    e128:	mov	r3, #0
    e12c:	str	r3, [r4, #4]
    e130:	b	d9ac <fputs@plt+0x45a8>
    e134:	movw	r1, #56944	; 0xde70
    e138:	movt	r1, #2
    e13c:	movw	r0, #54856	; 0xd648
    e140:	movt	r0, #1
    e144:	mov	r2, r1
    e148:	mov	r3, r1
    e14c:	bl	153c8 <fputs@plt+0xbfc4>
    e150:	b	db54 <fputs@plt+0x4750>
    e154:	movw	r1, #56944	; 0xde70
    e158:	movt	r1, #2
    e15c:	movw	r0, #54892	; 0xd66c
    e160:	movt	r0, #1
    e164:	mov	r2, r1
    e168:	mov	r3, r1
    e16c:	bl	153c8 <fputs@plt+0xbfc4>
    e170:	b	db5c <fputs@plt+0x4758>
    e174:	add	r9, r5, #1472	; 0x5c0
    e178:	add	r9, r9, #8
    e17c:	ldr	r0, [sp, #28]
    e180:	bl	f000 <fputs@plt+0x5bfc>
    e184:	mov	r0, r9
    e188:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    e18c:	add	r0, r5, #392	; 0x188
    e190:	bl	14090 <fputs@plt+0xac8c>
    e194:	mov	r0, r5
    e198:	bl	13a4c <fputs@plt+0xa648>
    e19c:	bl	91ac <__cxa_end_cleanup@plt>
    e1a0:	bl	92f0 <__stack_chk_fail@plt>
    e1a4:	b	e194 <fputs@plt+0x4d90>
    e1a8:	b	e18c <fputs@plt+0x4d88>
    e1ac:	b	e184 <fputs@plt+0x4d80>
    e1b0:	b	e174 <fputs@plt+0x4d70>
    e1b4:	add	r3, r5, #1488	; 0x5d0
    e1b8:	add	r9, r5, #1472	; 0x5c0
    e1bc:	add	r3, r3, #8
    e1c0:	add	r9, r9, #8
    e1c4:	str	r3, [sp, #28]
    e1c8:	b	e17c <fputs@plt+0x4d78>
    e1cc:	b	e174 <fputs@plt+0x4d70>
    e1d0:	b	e174 <fputs@plt+0x4d70>
    e1d4:	b	e174 <fputs@plt+0x4d70>
    e1d8:	b	e174 <fputs@plt+0x4d70>
    e1dc:	b	e174 <fputs@plt+0x4d70>
    e1e0:	b	e174 <fputs@plt+0x4d70>
    e1e4:	b	e174 <fputs@plt+0x4d70>
    e1e8:	b	e174 <fputs@plt+0x4d70>
    e1ec:	b	e174 <fputs@plt+0x4d70>
    e1f0:	b	e174 <fputs@plt+0x4d70>
    e1f4:	b	e174 <fputs@plt+0x4d70>
    e1f8:	b	e174 <fputs@plt+0x4d70>
    e1fc:	b	e1b4 <fputs@plt+0x4db0>
    e200:	b	e1b4 <fputs@plt+0x4db0>
    e204:	b	e1b4 <fputs@plt+0x4db0>
    e208:	b	e1b4 <fputs@plt+0x4db0>
    e20c:	b	e174 <fputs@plt+0x4d70>
    e210:	b	e174 <fputs@plt+0x4d70>
    e214:	b	e174 <fputs@plt+0x4d70>
    e218:	b	e174 <fputs@plt+0x4d70>
    e21c:	b	e174 <fputs@plt+0x4d70>
    e220:	b	e174 <fputs@plt+0x4d70>
    e224:	b	e174 <fputs@plt+0x4d70>
    e228:	b	e174 <fputs@plt+0x4d70>
    e22c:	b	e174 <fputs@plt+0x4d70>
    e230:	b	e1b4 <fputs@plt+0x4db0>
    e234:	b	e174 <fputs@plt+0x4d70>
    e238:	b	e174 <fputs@plt+0x4d70>
    e23c:	b	e174 <fputs@plt+0x4d70>
    e240:	b	e174 <fputs@plt+0x4d70>
    e244:	b	e174 <fputs@plt+0x4d70>
    e248:	b	e174 <fputs@plt+0x4d70>
    e24c:	b	e1b4 <fputs@plt+0x4db0>
    e250:	b	e1b4 <fputs@plt+0x4db0>
    e254:	b	e1b4 <fputs@plt+0x4db0>
    e258:	b	e1b4 <fputs@plt+0x4db0>
    e25c:	b	e17c <fputs@plt+0x4d78>
    e260:	b	e1b4 <fputs@plt+0x4db0>
    e264:	b	e1b4 <fputs@plt+0x4db0>
    e268:	b	e1b4 <fputs@plt+0x4db0>
    e26c:	b	e1b4 <fputs@plt+0x4db0>
    e270:	b	e1b4 <fputs@plt+0x4db0>
    e274:	b	e1b4 <fputs@plt+0x4db0>
    e278:	b	e1b4 <fputs@plt+0x4db0>
    e27c:	b	e174 <fputs@plt+0x4d70>
    e280:	b	e174 <fputs@plt+0x4d70>
    e284:	b	e174 <fputs@plt+0x4d70>
    e288:	b	e174 <fputs@plt+0x4d70>
    e28c:	b	e174 <fputs@plt+0x4d70>
    e290:	b	e174 <fputs@plt+0x4d70>
    e294:	b	e174 <fputs@plt+0x4d70>
    e298:	b	e174 <fputs@plt+0x4d70>
    e29c:	b	e174 <fputs@plt+0x4d70>
    e2a0:	b	e174 <fputs@plt+0x4d70>
    e2a4:	b	e174 <fputs@plt+0x4d70>
    e2a8:	b	e174 <fputs@plt+0x4d70>
    e2ac:	b	e174 <fputs@plt+0x4d70>
    e2b0:	b	e174 <fputs@plt+0x4d70>
    e2b4:	andeq	ip, r1, r8, lsl ip
    e2b8:	andeq	fp, r2, r8, asr #3
    e2bc:	push	{r4, lr}
    e2c0:	mov	r4, r0
    e2c4:	bl	d89c <fputs@plt+0x4498>
    e2c8:	mov	r0, r4
    e2cc:	bl	1ad94 <_ZdlPv@@Base>
    e2d0:	mov	r0, r4
    e2d4:	pop	{r4, pc}
    e2d8:	push	{r4, lr}
    e2dc:	movw	r0, #1516	; 0x5ec
    e2e0:	bl	1ad44 <_Znwj@@Base>
    e2e4:	movw	r3, #45488	; 0xb1b0
    e2e8:	movt	r3, #2
    e2ec:	vldr	d0, [r3, #56]	; 0x38
    e2f0:	mov	r4, r0
    e2f4:	bl	b40c <fputs@plt+0x2008>
    e2f8:	mov	r0, r4
    e2fc:	pop	{r4, pc}
    e300:	mov	r0, r4
    e304:	bl	1ad94 <_ZdlPv@@Base>
    e308:	bl	91ac <__cxa_end_cleanup@plt>
    e30c:	nop	{0}
    e310:	push	{r3, r4, r5, lr}
    e314:	mov	r4, r0
    e318:	ldr	r3, [r0, #4]
    e31c:	mov	r5, r1
    e320:	ldr	r2, [r0, #8]
    e324:	cmp	r3, r2
    e328:	blt	e334 <fputs@plt+0x4f30>
    e32c:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    e330:	ldr	r3, [r4, #4]
    e334:	ldr	r2, [r4]
    e338:	add	r1, r3, #1
    e33c:	mov	r0, r4
    e340:	str	r1, [r4, #4]
    e344:	strb	r5, [r2, r3]
    e348:	pop	{r3, r4, r5, pc}
    e34c:	push	{r3, lr}
    e350:	ldr	r3, [sp, #8]
    e354:	cmp	r3, #0
    e358:	beq	e370 <fputs@plt+0x4f6c>
    e35c:	movw	r0, #55680	; 0xd980
    e360:	mov	r1, #1
    e364:	movt	r0, #1
    e368:	mov	r2, #14
    e36c:	bl	92a8 <fwrite@plt>
    e370:	mov	r0, #0
    e374:	pop	{r3, pc}
    e378:	push	{r4, r5, r6, r7, r8, lr}
    e37c:	mov	r7, r1
    e380:	ldm	r0, {r5, r6}
    e384:	ldrb	r3, [r5]
    e388:	cmp	r3, #40	; 0x28
    e38c:	beq	e3d8 <fputs@plt+0x4fd4>
    e390:	cmp	r6, #0
    e394:	ble	e3cc <fputs@plt+0x4fc8>
    e398:	sub	r3, r3, #33	; 0x21
    e39c:	cmp	r3, #93	; 0x5d
    e3a0:	bhi	e3e0 <fputs@plt+0x4fdc>
    e3a4:	add	r1, r5, r6
    e3a8:	mov	r2, r5
    e3ac:	sub	r1, r1, #1
    e3b0:	b	e3c4 <fputs@plt+0x4fc0>
    e3b4:	ldrb	r3, [r2, #1]!
    e3b8:	sub	r3, r3, #33	; 0x21
    e3bc:	cmp	r3, #93	; 0x5d
    e3c0:	bhi	e3e0 <fputs@plt+0x4fdc>
    e3c4:	cmp	r2, r1
    e3c8:	bne	e3b4 <fputs@plt+0x4fb0>
    e3cc:	mov	r1, r7
    e3d0:	pop	{r4, r5, r6, r7, r8, lr}
    e3d4:	b	1c13c <_ZdlPv@@Base+0x13a8>
    e3d8:	cmp	r6, #0
    e3dc:	ble	e588 <fputs@plt+0x5184>
    e3e0:	mov	r2, #0
    e3e4:	mov	r8, r2
    e3e8:	b	e3f8 <fputs@plt+0x4ff4>
    e3ec:	add	r2, r2, #1
    e3f0:	cmp	r6, r2
    e3f4:	ble	e418 <fputs@plt+0x5014>
    e3f8:	ldrb	ip, [r5, r2]
    e3fc:	cmp	ip, #40	; 0x28
    e400:	addeq	r8, r8, #1
    e404:	beq	e3ec <fputs@plt+0x4fe8>
    e408:	cmp	ip, #41	; 0x29
    e40c:	bne	e3ec <fputs@plt+0x4fe8>
    e410:	subs	r8, r8, #1
    e414:	bcs	e3ec <fputs@plt+0x4fe8>
    e418:	mov	r0, #40	; 0x28
    e41c:	mov	r1, r7
    e420:	bl	93c8 <_IO_putc@plt>
    e424:	mov	r4, #0
    e428:	b	e474 <fputs@plt+0x5070>
    e42c:	cmp	r0, #9
    e430:	beq	e56c <fputs@plt+0x5168>
    e434:	cmp	r0, #10
    e438:	beq	e550 <fputs@plt+0x514c>
    e43c:	cmp	r0, #8
    e440:	beq	e534 <fputs@plt+0x5130>
    e444:	sub	r3, r0, #32
    e448:	cmp	r3, #94	; 0x5e
    e44c:	bls	e4e8 <fputs@plt+0x50e4>
    e450:	mov	r3, r0
    e454:	movw	r2, #52884	; 0xce94
    e458:	mov	r0, r7
    e45c:	movt	r2, #1
    e460:	mov	r1, #1
    e464:	bl	92fc <__fprintf_chk@plt>
    e468:	add	r4, r4, #1
    e46c:	cmp	r6, r4
    e470:	ble	e4c0 <fputs@plt+0x50bc>
    e474:	ldrb	r0, [r5, r4]
    e478:	cmp	r0, #12
    e47c:	beq	e518 <fputs@plt+0x5114>
    e480:	bls	e42c <fputs@plt+0x5028>
    e484:	cmp	r0, #41	; 0x29
    e488:	bhi	e4f4 <fputs@plt+0x50f0>
    e48c:	cmp	r0, #40	; 0x28
    e490:	bcs	e4d0 <fputs@plt+0x50cc>
    e494:	cmp	r0, #13
    e498:	bne	e444 <fputs@plt+0x5040>
    e49c:	movw	r0, #55704	; 0xd998
    e4a0:	mov	r1, #1
    e4a4:	movt	r0, #1
    e4a8:	mov	r2, #2
    e4ac:	mov	r3, r7
    e4b0:	add	r4, r4, #1
    e4b4:	bl	92a8 <fwrite@plt>
    e4b8:	cmp	r6, r4
    e4bc:	bgt	e474 <fputs@plt+0x5070>
    e4c0:	mov	r1, r7
    e4c4:	mov	r0, #41	; 0x29
    e4c8:	pop	{r4, r5, r6, r7, r8, lr}
    e4cc:	b	93c8 <_IO_putc@plt>
    e4d0:	cmp	r8, #0
    e4d4:	beq	e4e8 <fputs@plt+0x50e4>
    e4d8:	mov	r0, #92	; 0x5c
    e4dc:	mov	r1, r7
    e4e0:	bl	93c8 <_IO_putc@plt>
    e4e4:	ldrb	r0, [r5, r4]
    e4e8:	mov	r1, r7
    e4ec:	bl	93c8 <_IO_putc@plt>
    e4f0:	b	e468 <fputs@plt+0x5064>
    e4f4:	cmp	r0, #92	; 0x5c
    e4f8:	bne	e444 <fputs@plt+0x5040>
    e4fc:	movw	r0, #55696	; 0xd990
    e500:	mov	r1, #1
    e504:	mov	r2, #2
    e508:	mov	r3, r7
    e50c:	movt	r0, #1
    e510:	bl	92a8 <fwrite@plt>
    e514:	b	e468 <fputs@plt+0x5064>
    e518:	movw	r0, #55716	; 0xd9a4
    e51c:	mov	r1, #1
    e520:	mov	r2, #2
    e524:	mov	r3, r7
    e528:	movt	r0, #1
    e52c:	bl	92a8 <fwrite@plt>
    e530:	b	e468 <fputs@plt+0x5064>
    e534:	movw	r0, #55712	; 0xd9a0
    e538:	mov	r1, #1
    e53c:	mov	r2, #2
    e540:	mov	r3, r7
    e544:	movt	r0, #1
    e548:	bl	92a8 <fwrite@plt>
    e54c:	b	e468 <fputs@plt+0x5064>
    e550:	movw	r0, #55700	; 0xd994
    e554:	mov	r1, #1
    e558:	mov	r2, #2
    e55c:	mov	r3, r7
    e560:	movt	r0, #1
    e564:	bl	92a8 <fwrite@plt>
    e568:	b	e468 <fputs@plt+0x5064>
    e56c:	movw	r0, #55708	; 0xd99c
    e570:	mov	r1, #1
    e574:	mov	r2, #2
    e578:	mov	r3, r7
    e57c:	movt	r0, #1
    e580:	bl	92a8 <fwrite@plt>
    e584:	b	e468 <fputs@plt+0x5064>
    e588:	mov	r0, r3
    e58c:	bl	93c8 <_IO_putc@plt>
    e590:	b	e4c0 <fputs@plt+0x50bc>
    e594:	push	{r3, r4, r5, r6, r7, lr}
    e598:	movw	ip, #53776	; 0xd210
    e59c:	ldr	r5, [r0]
    e5a0:	movt	ip, #2
    e5a4:	mov	r6, r0
    e5a8:	mov	r7, r1
    e5ac:	ldrb	r4, [r5]
    e5b0:	ldrb	r3, [ip, r4]
    e5b4:	cmp	r3, #0
    e5b8:	beq	e5d8 <fputs@plt+0x51d4>
    e5bc:	add	r3, r5, #1
    e5c0:	str	r3, [r6]
    e5c4:	mov	r5, r3
    e5c8:	ldrb	r4, [r3], #1
    e5cc:	ldrb	r2, [ip, r4]
    e5d0:	cmp	r2, #0
    e5d4:	bne	e5c0 <fputs@plt+0x51bc>
    e5d8:	cmp	r4, #0
    e5dc:	beq	e638 <fputs@plt+0x5234>
    e5e0:	mov	r0, r5
    e5e4:	mov	r1, r6
    e5e8:	mov	r2, #10
    e5ec:	bl	9254 <strtol@plt>
    e5f0:	subs	r4, r0, #0
    e5f4:	beq	e608 <fputs@plt+0x5204>
    e5f8:	blt	e65c <fputs@plt+0x5258>
    e5fc:	mov	r0, #1
    e600:	str	r4, [r7]
    e604:	pop	{r3, r4, r5, r6, r7, pc}
    e608:	ldr	r3, [r6]
    e60c:	cmp	r5, r3
    e610:	bne	e5fc <fputs@plt+0x51f8>
    e614:	movw	r1, #56944	; 0xde70
    e618:	movt	r1, #2
    e61c:	movw	r0, #55740	; 0xd9bc
    e620:	movt	r0, #1
    e624:	mov	r2, r1
    e628:	mov	r3, r1
    e62c:	bl	15398 <fputs@plt+0xbf94>
    e630:	mov	r0, r4
    e634:	pop	{r3, r4, r5, r6, r7, pc}
    e638:	movw	r1, #56944	; 0xde70
    e63c:	movt	r1, #2
    e640:	movw	r0, #55720	; 0xd9a8
    e644:	movt	r0, #1
    e648:	mov	r2, r1
    e64c:	mov	r3, r1
    e650:	bl	15398 <fputs@plt+0xbf94>
    e654:	mov	r0, r4
    e658:	pop	{r3, r4, r5, r6, r7, pc}
    e65c:	movw	r1, #56944	; 0xde70
    e660:	movt	r1, #2
    e664:	movw	r0, #55756	; 0xd9cc
    e668:	movt	r0, #1
    e66c:	mov	r2, r1
    e670:	mov	r3, r1
    e674:	bl	15398 <fputs@plt+0xbf94>
    e678:	mov	r0, #0
    e67c:	pop	{r3, r4, r5, r6, r7, pc}
    e680:	push	{r4, r5, r6, lr}
    e684:	mov	r4, r0
    e688:	mov	r0, r1
    e68c:	mov	r5, r1
    e690:	bl	9218 <strlen@plt>
    e694:	ldr	r6, [r4, #4]
    e698:	add	r0, r0, #3
    e69c:	cmp	r6, r0
    e6a0:	bcc	e6bc <fputs@plt+0x52b8>
    e6a4:	cmp	r6, #0
    e6a8:	ble	e6c4 <fputs@plt+0x52c0>
    e6ac:	ldr	r2, [r4]
    e6b0:	ldrb	r3, [r2]
    e6b4:	cmp	r3, #37	; 0x25
    e6b8:	beq	e6e4 <fputs@plt+0x52e0>
    e6bc:	mov	r0, #0
    e6c0:	pop	{r4, r5, r6, pc}
    e6c4:	movw	r1, #55788	; 0xd9ec
    e6c8:	mov	r0, #99	; 0x63
    e6cc:	movt	r1, #1
    e6d0:	bl	14028 <fputs@plt+0xac24>
    e6d4:	ldr	r2, [r4]
    e6d8:	ldrb	r3, [r2]
    e6dc:	cmp	r3, #37	; 0x25
    e6e0:	bne	e6bc <fputs@plt+0x52b8>
    e6e4:	ldr	r3, [r4, #4]
    e6e8:	cmp	r3, #1
    e6ec:	bgt	e704 <fputs@plt+0x5300>
    e6f0:	movw	r1, #55788	; 0xd9ec
    e6f4:	mov	r0, #99	; 0x63
    e6f8:	movt	r1, #1
    e6fc:	bl	14028 <fputs@plt+0xac24>
    e700:	ldr	r2, [r4]
    e704:	ldrb	r3, [r2, #1]
    e708:	cmp	r3, #37	; 0x25
    e70c:	bne	e6bc <fputs@plt+0x52b8>
    e710:	ldrb	r3, [r5]
    e714:	add	r4, r2, #2
    e718:	cmp	r3, #0
    e71c:	beq	e75c <fputs@plt+0x5358>
    e720:	ldrb	r1, [r2, #2]
    e724:	cmp	r1, r3
    e728:	bne	e6bc <fputs@plt+0x52b8>
    e72c:	add	ip, r5, #1
    e730:	add	r2, r2, #3
    e734:	b	e744 <fputs@plt+0x5340>
    e738:	ldrb	r1, [r4]
    e73c:	cmp	r1, r3
    e740:	bne	e6bc <fputs@plt+0x52b8>
    e744:	mov	r5, ip
    e748:	ldrb	r3, [ip], #1
    e74c:	mov	r4, r2
    e750:	add	r2, r2, #1
    e754:	cmp	r3, #0
    e758:	bne	e738 <fputs@plt+0x5334>
    e75c:	ldrb	r3, [r5, #-1]
    e760:	cmp	r3, #58	; 0x3a
    e764:	beq	e788 <fputs@plt+0x5384>
    e768:	ldrb	r3, [r4]
    e76c:	cmp	r3, #0
    e770:	beq	e788 <fputs@plt+0x5384>
    e774:	movw	r2, #53776	; 0xd210
    e778:	movt	r2, #2
    e77c:	ldrb	r3, [r2, r3]
    e780:	cmp	r3, #0
    e784:	beq	e6bc <fputs@plt+0x52b8>
    e788:	mov	r0, r4
    e78c:	pop	{r4, r5, r6, pc}
    e790:	push	{r4, r5, r6, r7, r8, lr}
    e794:	movw	r8, #45416	; 0xb168
    e798:	movt	r8, #2
    e79c:	sub	sp, sp, #24
    e7a0:	mov	r7, r1
    e7a4:	mov	r5, r0
    e7a8:	ldr	r3, [r8]
    e7ac:	str	r3, [sp, #20]
    e7b0:	bl	1bf74 <_ZdlPv@@Base+0x11e0>
    e7b4:	mov	r0, r7
    e7b8:	bl	9170 <_IO_getc@plt>
    e7bc:	cmn	r0, #1
    e7c0:	mov	r4, r0
    e7c4:	moveq	r0, #0
    e7c8:	beq	e8ec <fputs@plt+0x54e8>
    e7cc:	movw	r3, #54056	; 0xd328
    e7d0:	movt	r3, #2
    e7d4:	cmp	r4, #13
    e7d8:	cmpne	r4, #10
    e7dc:	ldr	r2, [r3]
    e7e0:	add	r2, r2, #1
    e7e4:	str	r2, [r3]
    e7e8:	beq	e880 <fputs@plt+0x547c>
    e7ec:	movw	r6, #41256	; 0xa128
    e7f0:	movt	r6, #2
    e7f4:	b	e848 <fputs@plt+0x5444>
    e7f8:	ldr	r3, [r5, #4]
    e7fc:	uxtb	r4, r4
    e800:	ldr	r2, [r5, #8]
    e804:	cmp	r3, r2
    e808:	blt	e818 <fputs@plt+0x5414>
    e80c:	mov	r0, r5
    e810:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    e814:	ldr	r3, [r5, #4]
    e818:	ldr	r2, [r5]
    e81c:	add	r1, r3, #1
    e820:	mov	r0, r7
    e824:	str	r1, [r5, #4]
    e828:	strb	r4, [r2, r3]
    e82c:	bl	9170 <_IO_getc@plt>
    e830:	cmp	r0, #10
    e834:	cmpne	r0, #13
    e838:	mov	r4, r0
    e83c:	beq	e880 <fputs@plt+0x547c>
    e840:	cmn	r0, #1
    e844:	beq	e880 <fputs@plt+0x547c>
    e848:	ldrb	r3, [r6, r4]
    e84c:	cmp	r3, #0
    e850:	bne	e7f8 <fputs@plt+0x53f4>
    e854:	mov	r1, r4
    e858:	mov	r0, sp
    e85c:	bl	14f20 <fputs@plt+0xbb1c>
    e860:	movw	r2, #56944	; 0xde70
    e864:	movt	r2, #2
    e868:	movw	r0, #55852	; 0xda2c
    e86c:	mov	r1, sp
    e870:	movt	r0, #1
    e874:	mov	r3, r2
    e878:	bl	15398 <fputs@plt+0xbf94>
    e87c:	b	e7f8 <fputs@plt+0x53f4>
    e880:	ldr	r3, [r5, #4]
    e884:	ldr	r2, [r5, #8]
    e888:	cmp	r3, r2
    e88c:	blt	e89c <fputs@plt+0x5498>
    e890:	mov	r0, r5
    e894:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    e898:	ldr	r3, [r5, #4]
    e89c:	ldr	r2, [r5]
    e8a0:	add	r0, r3, #1
    e8a4:	mov	r1, #10
    e8a8:	str	r0, [r5, #4]
    e8ac:	strb	r1, [r2, r3]
    e8b0:	ldr	r3, [r5, #4]
    e8b4:	ldr	r2, [r5, #8]
    e8b8:	cmp	r3, r2
    e8bc:	blt	e8cc <fputs@plt+0x54c8>
    e8c0:	mov	r0, r5
    e8c4:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    e8c8:	ldr	r3, [r5, #4]
    e8cc:	ldr	r2, [r5]
    e8d0:	cmp	r4, #13
    e8d4:	add	r0, r3, #1
    e8d8:	mov	r1, #0
    e8dc:	str	r0, [r5, #4]
    e8e0:	strb	r1, [r2, r3]
    e8e4:	beq	e904 <fputs@plt+0x5500>
    e8e8:	mov	r0, #1
    e8ec:	ldr	r2, [sp, #20]
    e8f0:	ldr	r3, [r8]
    e8f4:	cmp	r2, r3
    e8f8:	bne	e924 <fputs@plt+0x5520>
    e8fc:	add	sp, sp, #24
    e900:	pop	{r4, r5, r6, r7, r8, pc}
    e904:	mov	r0, r7
    e908:	bl	9170 <_IO_getc@plt>
    e90c:	cmp	r0, #10
    e910:	cmnne	r0, #1
    e914:	beq	e8e8 <fputs@plt+0x54e4>
    e918:	mov	r1, r7
    e91c:	bl	91b8 <ungetc@plt>
    e920:	b	e8e8 <fputs@plt+0x54e4>
    e924:	bl	92f0 <__stack_chk_fail@plt>
    e928:	push	{r4, r5, lr}
    e92c:	movw	r5, #45416	; 0xb168
    e930:	movt	r5, #2
    e934:	sub	sp, sp, #20
    e938:	mov	r4, r3
    e93c:	ldr	r3, [r5]
    e940:	mov	r0, sp
    e944:	str	r3, [sp, #12]
    e948:	bl	1b88c <_ZdlPv@@Base+0xaf8>
    e94c:	b	e968 <fputs@plt+0x5564>
    e950:	movw	r1, #55916	; 0xda6c
    e954:	mov	r0, sp
    e958:	movt	r1, #1
    e95c:	bl	e680 <fputs@plt+0x527c>
    e960:	cmp	r0, #0
    e964:	bne	e998 <fputs@plt+0x5594>
    e968:	mov	r0, sp
    e96c:	mov	r1, r4
    e970:	bl	e790 <fputs@plt+0x538c>
    e974:	cmp	r0, #0
    e978:	bne	e950 <fputs@plt+0x554c>
    e97c:	movw	r1, #56944	; 0xde70
    e980:	movt	r1, #2
    e984:	movw	r0, #55884	; 0xda4c
    e988:	movt	r0, #1
    e98c:	mov	r2, r1
    e990:	mov	r3, r1
    e994:	bl	15398 <fputs@plt+0xbf94>
    e998:	mov	r0, sp
    e99c:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    e9a0:	ldr	r2, [sp, #12]
    e9a4:	ldr	r3, [r5]
    e9a8:	mov	r0, #0
    e9ac:	cmp	r2, r3
    e9b0:	bne	e9c8 <fputs@plt+0x55c4>
    e9b4:	add	sp, sp, #20
    e9b8:	pop	{r4, r5, pc}
    e9bc:	mov	r0, sp
    e9c0:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    e9c4:	bl	91ac <__cxa_end_cleanup@plt>
    e9c8:	bl	92f0 <__stack_chk_fail@plt>
    e9cc:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e9d0:	mov	r5, r0
    e9d4:	mov	r0, r1
    e9d8:	mov	r4, r1
    e9dc:	bl	1bf74 <_ZdlPv@@Base+0x11e0>
    e9e0:	ldr	r1, [r5]
    e9e4:	movw	r7, #53776	; 0xd210
    e9e8:	movt	r7, #2
    e9ec:	ldrb	r6, [r1]
    e9f0:	ldrb	r3, [r7, r6]
    e9f4:	cmp	r3, #0
    e9f8:	beq	ea18 <fputs@plt+0x5614>
    e9fc:	add	r3, r1, #1
    ea00:	str	r3, [r5]
    ea04:	mov	r1, r3
    ea08:	ldrb	r6, [r3], #1
    ea0c:	ldrb	r2, [r7, r6]
    ea10:	cmp	r2, #0
    ea14:	bne	ea00 <fputs@plt+0x55fc>
    ea18:	cmp	r6, #0
    ea1c:	beq	ea90 <fputs@plt+0x568c>
    ea20:	cmp	r6, #40	; 0x28
    ea24:	beq	eab4 <fputs@plt+0x56b0>
    ea28:	ldr	r3, [r5]
    ea2c:	ldrb	r6, [r3]
    ea30:	cmp	r6, #0
    ea34:	beq	ea88 <fputs@plt+0x5684>
    ea38:	ldrb	r3, [r7, r6]
    ea3c:	cmp	r3, #0
    ea40:	bne	ea88 <fputs@plt+0x5684>
    ea44:	ldr	r3, [r4, #4]
    ea48:	ldr	r2, [r4, #8]
    ea4c:	cmp	r3, r2
    ea50:	blt	ea60 <fputs@plt+0x565c>
    ea54:	mov	r0, r4
    ea58:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    ea5c:	ldr	r3, [r4, #4]
    ea60:	ldr	r2, [r4]
    ea64:	add	r1, r3, #1
    ea68:	str	r1, [r4, #4]
    ea6c:	strb	r6, [r2, r3]
    ea70:	ldr	r3, [r5]
    ea74:	add	r2, r3, #1
    ea78:	str	r2, [r5]
    ea7c:	ldrb	r6, [r3, #1]
    ea80:	cmp	r6, #0
    ea84:	bne	ea38 <fputs@plt+0x5634>
    ea88:	mov	r0, #1
    ea8c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ea90:	movw	r1, #56944	; 0xde70
    ea94:	movt	r1, #2
    ea98:	movw	r0, #55720	; 0xd9a8
    ea9c:	movt	r0, #1
    eaa0:	mov	r2, r1
    eaa4:	mov	r3, r1
    eaa8:	bl	15398 <fputs@plt+0xbf94>
    eaac:	mov	r0, r6
    eab0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    eab4:	add	r1, r1, #1
    eab8:	mov	r0, r4
    eabc:	str	r1, [r5]
    eac0:	bl	1bf74 <_ZdlPv@@Base+0x11e0>
    eac4:	ldr	r1, [r5]
    eac8:	ldrb	sl, [r1]
    eacc:	cmp	sl, #13
    ead0:	cmpne	sl, #0
    ead4:	movne	r2, #0
    ead8:	moveq	r2, #1
    eadc:	beq	ec90 <fputs@plt+0x588c>
    eae0:	cmp	sl, #10
    eae4:	movne	r9, r2
    eae8:	movne	fp, #12
    eaec:	movne	r8, #10
    eaf0:	movne	r7, #41	; 0x29
    eaf4:	beq	ec90 <fputs@plt+0x588c>
    eaf8:	cmp	sl, #41	; 0x29
    eafc:	beq	ece8 <fputs@plt+0x58e4>
    eb00:	cmp	sl, #40	; 0x28
    eb04:	beq	ed28 <fputs@plt+0x5924>
    eb08:	cmp	sl, #92	; 0x5c
    eb0c:	bne	ecb4 <fputs@plt+0x58b0>
    eb10:	add	r3, r1, #1
    eb14:	str	r3, [r5]
    eb18:	ldrb	sl, [r1, #1]
    eb1c:	sub	r0, sl, #48	; 0x30
    eb20:	cmp	r0, #68	; 0x44
    eb24:	ldrls	pc, [pc, r0, lsl #2]
    eb28:	b	ee30 <fputs@plt+0x5a2c>
    eb2c:	andeq	lr, r0, r4, lsl #28
    eb30:	andeq	lr, r0, r4, lsl #28
    eb34:	andeq	lr, r0, r4, lsl #28
    eb38:	andeq	lr, r0, r4, lsl #28
    eb3c:	andeq	lr, r0, r4, lsl #28
    eb40:	andeq	lr, r0, r4, lsl #28
    eb44:	andeq	lr, r0, r4, lsl #28
    eb48:	andeq	lr, r0, r4, lsl #28
    eb4c:	andeq	lr, r0, r0, lsr lr
    eb50:	andeq	lr, r0, r0, lsr lr
    eb54:	andeq	lr, r0, r0, lsr lr
    eb58:	andeq	lr, r0, r0, lsr lr
    eb5c:	andeq	lr, r0, r0, lsr lr
    eb60:	andeq	lr, r0, r0, lsr lr
    eb64:	andeq	lr, r0, r0, lsr lr
    eb68:	andeq	lr, r0, r0, lsr lr
    eb6c:	andeq	lr, r0, r0, lsr lr
    eb70:	andeq	lr, r0, r0, lsr lr
    eb74:	andeq	lr, r0, r0, lsr lr
    eb78:	andeq	lr, r0, r0, lsr lr
    eb7c:	andeq	lr, r0, r0, lsr lr
    eb80:	andeq	lr, r0, r0, lsr lr
    eb84:	andeq	lr, r0, r0, lsr lr
    eb88:	andeq	lr, r0, r0, lsr lr
    eb8c:	andeq	lr, r0, r0, lsr lr
    eb90:	andeq	lr, r0, r0, lsr lr
    eb94:	andeq	lr, r0, r0, lsr lr
    eb98:	andeq	lr, r0, r0, lsr lr
    eb9c:	andeq	lr, r0, r0, lsr lr
    eba0:	andeq	lr, r0, r0, lsr lr
    eba4:	andeq	lr, r0, r0, lsr lr
    eba8:	andeq	lr, r0, r0, lsr lr
    ebac:	andeq	lr, r0, r0, lsr lr
    ebb0:	andeq	lr, r0, r0, lsr lr
    ebb4:	andeq	lr, r0, r0, lsr lr
    ebb8:	andeq	lr, r0, r0, lsr lr
    ebbc:	andeq	lr, r0, r0, lsr lr
    ebc0:	andeq	lr, r0, r0, lsr lr
    ebc4:	andeq	lr, r0, r0, lsr lr
    ebc8:	andeq	lr, r0, r0, lsr lr
    ebcc:	andeq	lr, r0, r0, lsr lr
    ebd0:	andeq	lr, r0, r0, lsr lr
    ebd4:	andeq	lr, r0, r0, lsr lr
    ebd8:	andeq	lr, r0, r0, lsr lr
    ebdc:	andeq	lr, r0, r0, lsr lr
    ebe0:	andeq	lr, r0, r0, lsr lr
    ebe4:	andeq	lr, r0, r0, lsr lr
    ebe8:	andeq	lr, r0, r0, lsr lr
    ebec:	andeq	lr, r0, r0, lsr lr
    ebf0:	andeq	lr, r0, r0, lsr lr
    ebf4:	andeq	lr, r0, ip, asr #27
    ebf8:	andeq	lr, r0, r0, lsr lr
    ebfc:	andeq	lr, r0, r0, lsr lr
    ec00:	andeq	lr, r0, r0, lsr lr
    ec04:	muleq	r0, r8, sp
    ec08:	andeq	lr, r0, r0, lsr lr
    ec0c:	andeq	lr, r0, r0, lsr lr
    ec10:	andeq	lr, r0, r0, lsr lr
    ec14:	andeq	lr, r0, r0, lsr lr
    ec18:	andeq	lr, r0, r0, lsr lr
    ec1c:	andeq	lr, r0, r0, lsr lr
    ec20:	andeq	lr, r0, r0, lsr lr
    ec24:	andeq	lr, r0, r0, asr #24
    ec28:	andeq	lr, r0, r0, lsr lr
    ec2c:	andeq	lr, r0, r0, lsr lr
    ec30:	andeq	lr, r0, r0, lsr lr
    ec34:	andeq	lr, r0, r0, asr #24
    ec38:	andeq	lr, r0, r0, lsr lr
    ec3c:	andeq	lr, r0, r0, ror #26
    ec40:	ldr	r3, [r4, #4]
    ec44:	ldr	r1, [r4, #8]
    ec48:	cmp	r3, r1
    ec4c:	blt	ec5c <fputs@plt+0x5858>
    ec50:	mov	r0, r4
    ec54:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    ec58:	ldr	r3, [r4, #4]
    ec5c:	ldr	r1, [r4]
    ec60:	add	r0, r3, #1
    ec64:	str	r0, [r4, #4]
    ec68:	strb	r8, [r1, r3]
    ec6c:	ldr	r3, [r5]
    ec70:	add	r1, r3, #1
    ec74:	str	r1, [r5]
    ec78:	ldrb	sl, [r3, #1]
    ec7c:	cmp	sl, #13
    ec80:	cmpne	sl, #0
    ec84:	beq	ec90 <fputs@plt+0x588c>
    ec88:	cmp	sl, #10
    ec8c:	bne	eaf8 <fputs@plt+0x56f4>
    ec90:	movw	r1, #56944	; 0xde70
    ec94:	movt	r1, #2
    ec98:	movw	r0, #55928	; 0xda78
    ec9c:	movt	r0, #1
    eca0:	mov	r2, r1
    eca4:	mov	r3, r1
    eca8:	bl	15398 <fputs@plt+0xbf94>
    ecac:	mov	r0, #0
    ecb0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ecb4:	ldr	r1, [r4, #4]
    ecb8:	ldr	r0, [r4, #8]
    ecbc:	cmp	r1, r0
    ecc0:	blt	ecd0 <fputs@plt+0x58cc>
    ecc4:	mov	r0, r4
    ecc8:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    eccc:	ldr	r1, [r4, #4]
    ecd0:	ldr	r0, [r4]
    ecd4:	add	ip, r1, #1
    ecd8:	str	ip, [r4, #4]
    ecdc:	strb	sl, [r0, r1]
    ece0:	ldr	r3, [r5]
    ece4:	b	ec70 <fputs@plt+0x586c>
    ece8:	cmp	r9, #0
    ecec:	beq	ee64 <fputs@plt+0x5a60>
    ecf0:	ldr	r3, [r4, #4]
    ecf4:	ldr	r1, [r4, #8]
    ecf8:	cmp	r3, r1
    ecfc:	blt	ed0c <fputs@plt+0x5908>
    ed00:	mov	r0, r4
    ed04:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    ed08:	ldr	r3, [r4, #4]
    ed0c:	ldr	r1, [r4]
    ed10:	add	r0, r3, #1
    ed14:	sub	r9, r9, #1
    ed18:	str	r0, [r4, #4]
    ed1c:	strb	r7, [r1, r3]
    ed20:	ldr	r3, [r5]
    ed24:	b	ec70 <fputs@plt+0x586c>
    ed28:	ldr	r3, [r4, #4]
    ed2c:	add	r9, r9, #1
    ed30:	ldr	r1, [r4, #8]
    ed34:	cmp	r3, r1
    ed38:	blt	ed48 <fputs@plt+0x5944>
    ed3c:	mov	r0, r4
    ed40:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    ed44:	ldr	r3, [r4, #4]
    ed48:	ldr	r1, [r4]
    ed4c:	add	r0, r3, #1
    ed50:	str	r0, [r4, #4]
    ed54:	strb	r6, [r1, r3]
    ed58:	ldr	r3, [r5]
    ed5c:	b	ec70 <fputs@plt+0x586c>
    ed60:	ldr	r3, [r4, #4]
    ed64:	ldr	r1, [r4, #8]
    ed68:	cmp	r3, r1
    ed6c:	blt	ed7c <fputs@plt+0x5978>
    ed70:	mov	r0, r4
    ed74:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    ed78:	ldr	r3, [r4, #4]
    ed7c:	ldr	r1, [r4]
    ed80:	add	r0, r3, #1
    ed84:	mov	r2, #9
    ed88:	str	r0, [r4, #4]
    ed8c:	strb	r2, [r1, r3]
    ed90:	ldr	r3, [r5]
    ed94:	b	ec70 <fputs@plt+0x586c>
    ed98:	ldr	r3, [r4, #4]
    ed9c:	ldr	r1, [r4, #8]
    eda0:	cmp	r3, r1
    eda4:	blt	edb4 <fputs@plt+0x59b0>
    eda8:	mov	r0, r4
    edac:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    edb0:	ldr	r3, [r4, #4]
    edb4:	ldr	r1, [r4]
    edb8:	add	r0, r3, #1
    edbc:	str	r0, [r4, #4]
    edc0:	strb	fp, [r1, r3]
    edc4:	ldr	r3, [r5]
    edc8:	b	ec70 <fputs@plt+0x586c>
    edcc:	ldr	r3, [r4, #4]
    edd0:	ldr	r1, [r4, #8]
    edd4:	cmp	r3, r1
    edd8:	blt	ede8 <fputs@plt+0x59e4>
    eddc:	mov	r0, r4
    ede0:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    ede4:	ldr	r3, [r4, #4]
    ede8:	ldr	r1, [r4]
    edec:	add	r0, r3, #1
    edf0:	mov	r2, #8
    edf4:	str	r0, [r4, #4]
    edf8:	strb	r2, [r1, r3]
    edfc:	ldr	r3, [r5]
    ee00:	b	ec70 <fputs@plt+0x586c>
    ee04:	ldrb	r0, [r1, #2]
    ee08:	sub	r0, r0, #48	; 0x30
    ee0c:	cmp	r0, #7
    ee10:	bhi	ec70 <fputs@plt+0x586c>
    ee14:	add	r3, r1, #2
    ee18:	str	r3, [r5]
    ee1c:	ldrb	r0, [r1, #3]
    ee20:	sub	r0, r0, #48	; 0x30
    ee24:	cmp	r0, #7
    ee28:	addls	r3, r1, #3
    ee2c:	b	ec70 <fputs@plt+0x586c>
    ee30:	ldr	r3, [r4, #4]
    ee34:	ldr	r1, [r4, #8]
    ee38:	cmp	r3, r1
    ee3c:	blt	ee4c <fputs@plt+0x5a48>
    ee40:	mov	r0, r4
    ee44:	bl	1bb3c <_ZdlPv@@Base+0xda8>
    ee48:	ldr	r3, [r4, #4]
    ee4c:	ldr	r1, [r4]
    ee50:	add	r0, r3, #1
    ee54:	str	r0, [r4, #4]
    ee58:	strb	sl, [r1, r3]
    ee5c:	ldr	r3, [r5]
    ee60:	b	ec70 <fputs@plt+0x586c>
    ee64:	add	r1, r1, #1
    ee68:	mov	r0, #1
    ee6c:	str	r1, [r5]
    ee70:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ee74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    ee78:	add	r5, r0, #8
    ee7c:	mov	r4, r0
    ee80:	add	r6, r0, #24
    ee84:	str	r1, [r0, #4]
    ee88:	mov	r7, #0
    ee8c:	mov	r0, r5
    ee90:	str	r7, [r4]
    ee94:	mov	r9, r2
    ee98:	mov	r8, r3
    ee9c:	ldr	sl, [sp, #32]
    eea0:	bl	1b88c <_ZdlPv@@Base+0xaf8>
    eea4:	str	r7, [r4, #20]
    eea8:	mov	r0, r6
    eeac:	bl	1b88c <_ZdlPv@@Base+0xaf8>
    eeb0:	mvn	r3, #0
    eeb4:	str	sl, [r4, #36]	; 0x24
    eeb8:	mov	r1, r9
    eebc:	str	r7, [r4, #40]	; 0x28
    eec0:	mov	r0, r5
    eec4:	str	r3, [r4, #44]	; 0x2c
    eec8:	bl	1bb00 <_ZdlPv@@Base+0xd6c>
    eecc:	mov	r0, r6
    eed0:	mov	r1, r8
    eed4:	bl	1bb00 <_ZdlPv@@Base+0xd6c>
    eed8:	ldr	r3, [r4, #4]
    eedc:	cmp	r3, #2
    eee0:	beq	eeec <fputs@plt+0x5ae8>
    eee4:	mov	r0, r4
    eee8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    eeec:	mov	r0, r5
    eef0:	mov	r1, r7
    eef4:	bl	1bf80 <_ZdlPv@@Base+0x11ec>
    eef8:	cmp	r0, r7
    eefc:	blt	ef1c <fputs@plt+0x5b18>
    ef00:	movw	r1, #56944	; 0xde70
    ef04:	movt	r1, #2
    ef08:	movw	r0, #55940	; 0xda84
    ef0c:	movt	r0, #1
    ef10:	mov	r2, r1
    ef14:	mov	r3, r1
    ef18:	bl	15398 <fputs@plt+0xbf94>
    ef1c:	mov	r0, r5
    ef20:	bl	1bfb4 <_ZdlPv@@Base+0x1220>
    ef24:	str	r0, [r4, #40]	; 0x28
    ef28:	mov	r0, r4
    ef2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    ef30:	mov	r0, r5
    ef34:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    ef38:	bl	91ac <__cxa_end_cleanup@plt>
    ef3c:	mov	r0, r6
    ef40:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    ef44:	b	ef30 <fputs@plt+0x5b2c>
    ef48:	push	{r4, lr}
    ef4c:	mov	r4, r0
    ef50:	ldr	r0, [r0, #40]	; 0x28
    ef54:	cmp	r0, #0
    ef58:	beq	ef60 <fputs@plt+0x5b5c>
    ef5c:	bl	9338 <_ZdaPv@plt>
    ef60:	add	r0, r4, #24
    ef64:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    ef68:	add	r0, r4, #8
    ef6c:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    ef70:	mov	r0, r4
    ef74:	pop	{r4, pc}
    ef78:	add	r0, r4, #8
    ef7c:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    ef80:	bl	91ac <__cxa_end_cleanup@plt>
    ef84:	ldr	r2, [r0, #4]
    ef88:	movw	r3, #41256	; 0xa128
    ef8c:	movt	r3, #2
    ef90:	push	{r4, r5, r6, lr}
    ef94:	add	r3, r3, r2, lsl #2
    ef98:	mov	r4, r0
    ef9c:	mov	r5, r1
    efa0:	ldr	r0, [r3, #256]	; 0x100
    efa4:	bl	9404 <fputs@plt>
    efa8:	mov	r1, r5
    efac:	mov	r0, #32
    efb0:	bl	93c8 <_IO_putc@plt>
    efb4:	add	r0, r4, #8
    efb8:	mov	r1, r5
    efbc:	bl	e378 <fputs@plt+0x4f74>
    efc0:	ldr	r6, [r4, #4]
    efc4:	cmp	r6, #1
    efc8:	popne	{r4, r5, r6, pc}
    efcc:	mov	r1, r5
    efd0:	mov	r0, #32
    efd4:	bl	93c8 <_IO_putc@plt>
    efd8:	add	r0, r4, #24
    efdc:	mov	r1, r5
    efe0:	bl	e378 <fputs@plt+0x4f74>
    efe4:	mov	r0, r5
    efe8:	mov	r1, r6
    efec:	ldr	r3, [r4, #36]	; 0x24
    eff0:	movw	r2, #55984	; 0xdab0
    eff4:	movt	r2, #1
    eff8:	pop	{r4, r5, r6, lr}
    effc:	b	92fc <__fprintf_chk@plt>
    f000:	push	{r3, r4, r5, lr}
    f004:	mov	r5, r0
    f008:	ldr	r4, [r0, #12]
    f00c:	cmp	r4, #0
    f010:	beq	f038 <fputs@plt+0x5c34>
    f014:	ldr	r3, [r4]
    f018:	mov	r0, r4
    f01c:	str	r3, [r5, #12]
    f020:	bl	ef48 <fputs@plt+0x5b44>
    f024:	mov	r0, r4
    f028:	bl	1ad94 <_ZdlPv@@Base>
    f02c:	ldr	r4, [r5, #12]
    f030:	cmp	r4, #0
    f034:	bne	f014 <fputs@plt+0x5c10>
    f038:	mov	r0, r5
    f03c:	pop	{r3, r4, r5, pc}
    f040:	push	{r4, r5, r6, r7, r8, lr}
    f044:	mov	r7, r0
    f048:	ldr	r4, [r0, #12]
    f04c:	sub	sp, sp, #8
    f050:	mov	r5, r1
    f054:	mov	r6, r2
    f058:	cmp	r4, #0
    f05c:	mov	r8, r3
    f060:	bne	f074 <fputs@plt+0x5c70>
    f064:	b	f0e4 <fputs@plt+0x5ce0>
    f068:	ldr	r4, [r4]
    f06c:	cmp	r4, #0
    f070:	beq	f0e4 <fputs@plt+0x5ce0>
    f074:	ldr	ip, [r4, #4]
    f078:	cmp	ip, r5
    f07c:	bne	f068 <fputs@plt+0x5c64>
    f080:	ldr	r1, [r6, #4]
    f084:	ldr	r2, [r4, #12]
    f088:	ldr	r0, [r4, #8]
    f08c:	cmp	r2, r1
    f090:	ldr	r1, [r6]
    f094:	bne	f068 <fputs@plt+0x5c64>
    f098:	cmp	r2, #0
    f09c:	bne	f120 <fputs@plt+0x5d1c>
    f0a0:	ldr	r2, [r4, #28]
    f0a4:	ldr	r3, [r8, #4]
    f0a8:	ldr	r0, [r4, #24]
    f0ac:	cmp	r2, r3
    f0b0:	ldr	r1, [r8]
    f0b4:	bne	f068 <fputs@plt+0x5c64>
    f0b8:	cmp	r2, #0
    f0bc:	beq	f0cc <fputs@plt+0x5cc8>
    f0c0:	bl	9104 <memcmp@plt>
    f0c4:	cmp	r0, #0
    f0c8:	bne	f068 <fputs@plt+0x5c64>
    f0cc:	ldr	r3, [r4, #36]	; 0x24
    f0d0:	ldr	r2, [sp, #32]
    f0d4:	cmp	r3, r2
    f0d8:	bne	f068 <fputs@plt+0x5c64>
    f0dc:	mov	r0, r4
    f0e0:	b	f118 <fputs@plt+0x5d14>
    f0e4:	mov	r0, #48	; 0x30
    f0e8:	bl	1ad44 <_Znwj@@Base>
    f0ec:	ldr	r2, [sp, #32]
    f0f0:	mov	r1, r5
    f0f4:	mov	r3, r8
    f0f8:	str	r2, [sp]
    f0fc:	mov	r2, r6
    f100:	mov	r4, r0
    f104:	bl	ee74 <fputs@plt+0x5a70>
    f108:	ldr	r3, [r7, #12]
    f10c:	mov	r0, r4
    f110:	str	r3, [r4]
    f114:	str	r4, [r7, #12]
    f118:	add	sp, sp, #8
    f11c:	pop	{r4, r5, r6, r7, r8, pc}
    f120:	bl	9104 <memcmp@plt>
    f124:	cmp	r0, #0
    f128:	beq	f0a0 <fputs@plt+0x5c9c>
    f12c:	b	f068 <fputs@plt+0x5c64>
    f130:	mov	r0, r4
    f134:	bl	1ad94 <_ZdlPv@@Base>
    f138:	bl	91ac <__cxa_end_cleanup@plt>
    f13c:	push	{r4, r5, r6, r7, lr}
    f140:	movw	r6, #45416	; 0xb168
    f144:	movt	r6, #2
    f148:	ldr	r4, [r0, #12]
    f14c:	sub	sp, sp, #28
    f150:	mov	r7, r0
    f154:	ldr	r3, [r6]
    f158:	cmp	r4, #0
    f15c:	mov	r5, r1
    f160:	str	r3, [sp, #20]
    f164:	bne	f178 <fputs@plt+0x5d74>
    f168:	b	f1b8 <fputs@plt+0x5db4>
    f16c:	ldr	r4, [r4]
    f170:	cmp	r4, #0
    f174:	beq	f1b8 <fputs@plt+0x5db4>
    f178:	ldr	r3, [r4, #4]
    f17c:	cmp	r3, #0
    f180:	bne	f16c <fputs@plt+0x5d68>
    f184:	mov	r0, r5
    f188:	bl	9218 <strlen@plt>
    f18c:	ldr	r3, [r4, #12]
    f190:	cmp	r0, r3
    f194:	bne	f16c <fputs@plt+0x5d68>
    f198:	mov	r2, r0
    f19c:	ldr	r1, [r4, #8]
    f1a0:	mov	r0, r5
    f1a4:	bl	9104 <memcmp@plt>
    f1a8:	cmp	r0, #0
    f1ac:	bne	f16c <fputs@plt+0x5d68>
    f1b0:	mov	r0, r4
    f1b4:	b	f1fc <fputs@plt+0x5df8>
    f1b8:	mov	r1, r5
    f1bc:	add	r0, sp, #8
    f1c0:	bl	1b904 <_ZdlPv@@Base+0xb70>
    f1c4:	mov	r0, #48	; 0x30
    f1c8:	bl	1ad44 <_Znwj@@Base>
    f1cc:	mov	r1, #0
    f1d0:	add	r2, sp, #8
    f1d4:	str	r1, [sp]
    f1d8:	mov	r4, r0
    f1dc:	ldr	r3, [pc, #76]	; f230 <fputs@plt+0x5e2c>
    f1e0:	bl	ee74 <fputs@plt+0x5a70>
    f1e4:	ldr	r3, [r7, #12]
    f1e8:	add	r0, sp, #8
    f1ec:	str	r3, [r4]
    f1f0:	str	r4, [r7, #12]
    f1f4:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    f1f8:	mov	r0, r4
    f1fc:	ldr	r2, [sp, #20]
    f200:	ldr	r3, [r6]
    f204:	cmp	r2, r3
    f208:	bne	f214 <fputs@plt+0x5e10>
    f20c:	add	sp, sp, #28
    f210:	pop	{r4, r5, r6, r7, pc}
    f214:	bl	92f0 <__stack_chk_fail@plt>
    f218:	mov	r0, r4
    f21c:	bl	1ad94 <_ZdlPv@@Base>
    f220:	add	r0, sp, #8
    f224:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    f228:	bl	91ac <__cxa_end_cleanup@plt>
    f22c:	b	f220 <fputs@plt+0x5e1c>
    f230:	andeq	sp, r2, r0, lsl r3
    f234:	push	{r3, lr}
    f238:	bl	f13c <fputs@plt+0x5d38>
    f23c:	ldr	r3, [r0, #20]
    f240:	orr	r3, r3, #4
    f244:	str	r3, [r0, #20]
    f248:	pop	{r3, pc}
    f24c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    f250:	mov	r6, r1
    f254:	ldr	r4, [r0, #12]
    f258:	mov	r5, r2
    f25c:	cmp	r4, #0
    f260:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
    f264:	movw	r9, #56016	; 0xdad0
    f268:	movw	r8, #55988	; 0xdab4
    f26c:	movt	r9, #1
    f270:	movt	r8, #1
    f274:	mov	r7, #0
    f278:	b	f2b4 <fputs@plt+0x5eb0>
    f27c:	cmp	r6, #1
    f280:	mov	r7, #1
    f284:	movne	r0, r9
    f288:	moveq	r0, r8
    f28c:	bl	9404 <fputs@plt>
    f290:	mov	r0, r4
    f294:	mov	r1, r5
    f298:	bl	ef84 <fputs@plt+0x5b80>
    f29c:	mov	r0, #10
    f2a0:	mov	r1, r5
    f2a4:	bl	93c8 <_IO_putc@plt>
    f2a8:	ldr	r4, [r4]
    f2ac:	cmp	r4, #0
    f2b0:	beq	f2e8 <fputs@plt+0x5ee4>
    f2b4:	ldr	r0, [r4, #20]
    f2b8:	tst	r6, r0
    f2bc:	beq	f2a8 <fputs@plt+0x5ea4>
    f2c0:	cmp	r7, #0
    f2c4:	mov	r1, r5
    f2c8:	beq	f27c <fputs@plt+0x5e78>
    f2cc:	movw	r0, #56048	; 0xdaf0
    f2d0:	mov	r1, #1
    f2d4:	mov	r2, #4
    f2d8:	mov	r3, r5
    f2dc:	movt	r0, #1
    f2e0:	bl	92a8 <fwrite@plt>
    f2e4:	b	f290 <fputs@plt+0x5e8c>
    f2e8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    f2ec:	push	{r4, r5, r6, lr}
    f2f0:	movw	r4, #45416	; 0xb168
    f2f4:	movt	r4, #2
    f2f8:	sub	sp, sp, #24
    f2fc:	mov	r5, r1
    f300:	mov	r6, r0
    f304:	ldr	r3, [r4]
    f308:	add	r0, sp, #8
    f30c:	str	r3, [sp, #20]
    f310:	bl	1b88c <_ZdlPv@@Base+0xaf8>
    f314:	mov	r0, r5
    f318:	add	r1, sp, #8
    f31c:	bl	e9cc <fputs@plt+0x55c8>
    f320:	cmp	r0, #0
    f324:	beq	f344 <fputs@plt+0x5f40>
    f328:	mov	r3, #0
    f32c:	mov	r0, r6
    f330:	str	r3, [sp]
    f334:	mov	r1, #2
    f338:	add	r2, sp, #8
    f33c:	ldr	r3, [pc, #56]	; f37c <fputs@plt+0x5f78>
    f340:	bl	f040 <fputs@plt+0x5c3c>
    f344:	mov	r5, r0
    f348:	add	r0, sp, #8
    f34c:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    f350:	ldr	r2, [sp, #20]
    f354:	ldr	r3, [r4]
    f358:	mov	r0, r5
    f35c:	cmp	r2, r3
    f360:	bne	f36c <fputs@plt+0x5f68>
    f364:	add	sp, sp, #24
    f368:	pop	{r4, r5, r6, pc}
    f36c:	bl	92f0 <__stack_chk_fail@plt>
    f370:	add	r0, sp, #8
    f374:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    f378:	bl	91ac <__cxa_end_cleanup@plt>
    f37c:	andeq	sp, r2, r0, lsl r3
    f380:	push	{lr}		; (str lr, [sp, #-4]!)
    f384:	sub	sp, sp, #12
    f388:	add	r3, sp, #8
    f38c:	str	r1, [r3, #-4]!
    f390:	mov	r1, r3
    f394:	bl	f2ec <fputs@plt+0x5ee8>
    f398:	cmp	r0, #0
    f39c:	ldrne	r3, [r0, #20]
    f3a0:	orrne	r3, r3, #2
    f3a4:	strne	r3, [r0, #20]
    f3a8:	mov	r0, #1
    f3ac:	add	sp, sp, #12
    f3b0:	pop	{pc}		; (ldr pc, [sp], #4)
    f3b4:	push	{r4, r5, lr}
    f3b8:	sub	sp, sp, #12
    f3bc:	add	r3, sp, #8
    f3c0:	ldr	r4, [sp, #24]
    f3c4:	str	r1, [r3, #-4]!
    f3c8:	mov	r1, r3
    f3cc:	bl	f2ec <fputs@plt+0x5ee8>
    f3d0:	subs	r5, r0, #0
    f3d4:	beq	f41c <fputs@plt+0x6018>
    f3d8:	ldr	r3, [r5, #20]
    f3dc:	cmp	r4, #0
    f3e0:	orr	r3, r3, #2
    f3e4:	str	r3, [r5, #20]
    f3e8:	beq	f41c <fputs@plt+0x6018>
    f3ec:	mov	r1, #1
    f3f0:	mov	r2, #17
    f3f4:	mov	r3, r4
    f3f8:	movw	r0, #56056	; 0xdaf8
    f3fc:	movt	r0, #1
    f400:	bl	92a8 <fwrite@plt>
    f404:	mov	r0, r5
    f408:	mov	r1, r4
    f40c:	bl	ef84 <fputs@plt+0x5b80>
    f410:	mov	r1, r4
    f414:	mov	r0, #10
    f418:	bl	93c8 <_IO_putc@plt>
    f41c:	mov	r0, #0
    f420:	add	sp, sp, #12
    f424:	pop	{r4, r5, pc}
    f428:	push	{r4, r5, r6, lr}
    f42c:	movw	r4, #45416	; 0xb168
    f430:	movt	r4, #2
    f434:	sub	sp, sp, #24
    f438:	mov	r5, r1
    f43c:	mov	r6, r0
    f440:	ldr	r3, [r4]
    f444:	add	r0, sp, #8
    f448:	str	r3, [sp, #20]
    f44c:	bl	1b88c <_ZdlPv@@Base+0xaf8>
    f450:	mov	r0, r5
    f454:	add	r1, sp, #8
    f458:	bl	e9cc <fputs@plt+0x55c8>
    f45c:	cmp	r0, #0
    f460:	beq	f47c <fputs@plt+0x6078>
    f464:	mov	r1, #0
    f468:	mov	r0, r6
    f46c:	str	r1, [sp]
    f470:	add	r2, sp, #8
    f474:	ldr	r3, [pc, #56]	; f4b4 <fputs@plt+0x60b0>
    f478:	bl	f040 <fputs@plt+0x5c3c>
    f47c:	mov	r5, r0
    f480:	add	r0, sp, #8
    f484:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    f488:	ldr	r2, [sp, #20]
    f48c:	ldr	r3, [r4]
    f490:	mov	r0, r5
    f494:	cmp	r2, r3
    f498:	bne	f4a4 <fputs@plt+0x60a0>
    f49c:	add	sp, sp, #24
    f4a0:	pop	{r4, r5, r6, pc}
    f4a4:	bl	92f0 <__stack_chk_fail@plt>
    f4a8:	add	r0, sp, #8
    f4ac:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    f4b0:	bl	91ac <__cxa_end_cleanup@plt>
    f4b4:	andeq	sp, r2, r0, lsl r3
    f4b8:	push	{r4, r5, lr}
    f4bc:	sub	sp, sp, #12
    f4c0:	add	r3, sp, #8
    f4c4:	ldr	r4, [sp, #24]
    f4c8:	str	r1, [r3, #-4]!
    f4cc:	mov	r1, r3
    f4d0:	bl	f428 <fputs@plt+0x6024>
    f4d4:	subs	r5, r0, #0
    f4d8:	beq	f520 <fputs@plt+0x611c>
    f4dc:	ldr	r3, [r5, #20]
    f4e0:	cmp	r4, #0
    f4e4:	orr	r3, r3, #2
    f4e8:	str	r3, [r5, #20]
    f4ec:	beq	f520 <fputs@plt+0x611c>
    f4f0:	mov	r1, #1
    f4f4:	mov	r2, #17
    f4f8:	mov	r3, r4
    f4fc:	movw	r0, #56056	; 0xdaf8
    f500:	movt	r0, #1
    f504:	bl	92a8 <fwrite@plt>
    f508:	mov	r0, r5
    f50c:	mov	r1, r4
    f510:	bl	ef84 <fputs@plt+0x5b80>
    f514:	mov	r1, r4
    f518:	mov	r0, #10
    f51c:	bl	93c8 <_IO_putc@plt>
    f520:	mov	r0, #0
    f524:	add	sp, sp, #12
    f528:	pop	{r4, r5, pc}
    f52c:	push	{r4, r5, r6, lr}
    f530:	movw	r4, #45416	; 0xb168
    f534:	movt	r4, #2
    f538:	sub	sp, sp, #40	; 0x28
    f53c:	mov	r5, r1
    f540:	mov	r6, r0
    f544:	ldr	r3, [r4]
    f548:	add	r0, sp, #12
    f54c:	str	r3, [sp, #36]	; 0x24
    f550:	bl	1b88c <_ZdlPv@@Base+0xaf8>
    f554:	mov	r0, r5
    f558:	add	r1, sp, #12
    f55c:	bl	e9cc <fputs@plt+0x55c8>
    f560:	cmp	r0, #0
    f564:	beq	f5ec <fputs@plt+0x61e8>
    f568:	add	r0, sp, #24
    f56c:	bl	1b88c <_ZdlPv@@Base+0xaf8>
    f570:	mov	r0, r5
    f574:	add	r1, sp, #24
    f578:	bl	e9cc <fputs@plt+0x55c8>
    f57c:	cmp	r0, #0
    f580:	bne	f5b4 <fputs@plt+0x61b0>
    f584:	mov	r5, #0
    f588:	add	r0, sp, #24
    f58c:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    f590:	add	r0, sp, #12
    f594:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    f598:	ldr	r2, [sp, #36]	; 0x24
    f59c:	ldr	r3, [r4]
    f5a0:	mov	r0, r5
    f5a4:	cmp	r2, r3
    f5a8:	bne	f5f4 <fputs@plt+0x61f0>
    f5ac:	add	sp, sp, #40	; 0x28
    f5b0:	pop	{r4, r5, r6, pc}
    f5b4:	mov	r0, r5
    f5b8:	add	r1, sp, #8
    f5bc:	bl	e594 <fputs@plt+0x5190>
    f5c0:	cmp	r0, #0
    f5c4:	beq	f584 <fputs@plt+0x6180>
    f5c8:	ldr	ip, [sp, #8]
    f5cc:	mov	r0, r6
    f5d0:	mov	r1, #1
    f5d4:	add	r2, sp, #12
    f5d8:	add	r3, sp, #24
    f5dc:	str	ip, [sp]
    f5e0:	bl	f040 <fputs@plt+0x5c3c>
    f5e4:	mov	r5, r0
    f5e8:	b	f588 <fputs@plt+0x6184>
    f5ec:	mov	r5, r0
    f5f0:	b	f590 <fputs@plt+0x618c>
    f5f4:	bl	92f0 <__stack_chk_fail@plt>
    f5f8:	add	r0, sp, #24
    f5fc:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    f600:	add	r0, sp, #12
    f604:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    f608:	bl	91ac <__cxa_end_cleanup@plt>
    f60c:	b	f600 <fputs@plt+0x61fc>
    f610:	push	{r4, r5, lr}
    f614:	sub	sp, sp, #12
    f618:	add	r3, sp, #8
    f61c:	ldr	r4, [sp, #24]
    f620:	str	r1, [r3, #-4]!
    f624:	mov	r1, r3
    f628:	bl	f52c <fputs@plt+0x6128>
    f62c:	subs	r5, r0, #0
    f630:	beq	f678 <fputs@plt+0x6274>
    f634:	ldr	r3, [r5, #20]
    f638:	cmp	r4, #0
    f63c:	orr	r3, r3, #2
    f640:	str	r3, [r5, #20]
    f644:	beq	f678 <fputs@plt+0x6274>
    f648:	mov	r1, #1
    f64c:	mov	r2, #17
    f650:	mov	r3, r4
    f654:	movw	r0, #56056	; 0xdaf8
    f658:	movt	r0, #1
    f65c:	bl	92a8 <fwrite@plt>
    f660:	mov	r0, r5
    f664:	mov	r1, r4
    f668:	bl	ef84 <fputs@plt+0x5b80>
    f66c:	mov	r1, r4
    f670:	mov	r0, #10
    f674:	bl	93c8 <_IO_putc@plt>
    f678:	mov	r0, #0
    f67c:	add	sp, sp, #12
    f680:	pop	{r4, r5, pc}
    f684:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f688:	movw	lr, #53776	; 0xd210
    f68c:	ldr	r4, [r1]
    f690:	movt	lr, #2
    f694:	movw	r6, #45416	; 0xb168
    f698:	movt	r6, #2
    f69c:	mov	r9, r1
    f6a0:	sub	sp, sp, #28
    f6a4:	ldrb	r3, [r4]
    f6a8:	mov	r7, r0
    f6ac:	ldr	r1, [r6]
    f6b0:	ldrb	r2, [lr, r3]
    f6b4:	str	r1, [sp, #20]
    f6b8:	cmp	r2, #0
    f6bc:	beq	f6e0 <fputs@plt+0x62dc>
    f6c0:	add	r2, r4, #1
    f6c4:	str	r2, [r9]
    f6c8:	mov	r4, r2
    f6cc:	ldrb	r3, [r2]
    f6d0:	add	r2, r2, #1
    f6d4:	ldrb	ip, [lr, r3]
    f6d8:	cmp	ip, #0
    f6dc:	bne	f6c4 <fputs@plt+0x62c0>
    f6e0:	cmp	r3, #0
    f6e4:	bne	f724 <fputs@plt+0x6320>
    f6e8:	movw	r1, #56944	; 0xde70
    f6ec:	movt	r1, #2
    f6f0:	movw	r0, #56076	; 0xdb0c
    f6f4:	movt	r0, #1
    f6f8:	mov	r2, r1
    f6fc:	mov	r3, r1
    f700:	bl	15398 <fputs@plt+0xbf94>
    f704:	mov	r4, #0
    f708:	ldr	r2, [sp, #20]
    f70c:	mov	r0, r4
    f710:	ldr	r3, [r6]
    f714:	cmp	r2, r3
    f718:	bne	f82c <fputs@plt+0x6428>
    f71c:	add	sp, sp, #28
    f720:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f724:	ldrb	r3, [lr, r3]
    f728:	cmp	r3, #0
    f72c:	bne	f6e8 <fputs@plt+0x62e4>
    f730:	add	r3, r4, #1
    f734:	str	r3, [r9]
    f738:	mov	r2, r3
    f73c:	ldrb	r1, [r3], #1
    f740:	cmp	r1, #0
    f744:	beq	f754 <fputs@plt+0x6350>
    f748:	ldrb	r1, [lr, r1]
    f74c:	cmp	r1, #0
    f750:	beq	f734 <fputs@plt+0x6330>
    f754:	cmp	r2, r4
    f758:	beq	f6e8 <fputs@plt+0x62e4>
    f75c:	rsb	sl, r4, r2
    f760:	ldr	r8, [pc, #212]	; f83c <fputs@plt+0x6438>
    f764:	mov	r5, #0
    f768:	b	f778 <fputs@plt+0x6374>
    f76c:	add	r5, r5, #1
    f770:	cmp	r5, #6
    f774:	beq	f7f4 <fputs@plt+0x63f0>
    f778:	ldr	fp, [r8, #4]!
    f77c:	mov	r0, fp
    f780:	bl	9218 <strlen@plt>
    f784:	cmp	sl, r0
    f788:	bne	f76c <fputs@plt+0x6368>
    f78c:	mov	r0, fp
    f790:	mov	r1, r4
    f794:	mov	r2, sl
    f798:	bl	9104 <memcmp@plt>
    f79c:	cmp	r0, #0
    f7a0:	bne	f76c <fputs@plt+0x6368>
    f7a4:	cmp	r5, #1
    f7a8:	beq	f818 <fputs@plt+0x6414>
    f7ac:	add	r0, sp, #8
    f7b0:	bl	1b88c <_ZdlPv@@Base+0xaf8>
    f7b4:	mov	r0, r9
    f7b8:	add	r1, sp, #8
    f7bc:	bl	e9cc <fputs@plt+0x55c8>
    f7c0:	cmp	r0, #0
    f7c4:	beq	f7e4 <fputs@plt+0x63e0>
    f7c8:	mov	r3, #0
    f7cc:	mov	r0, r7
    f7d0:	str	r3, [sp]
    f7d4:	mov	r1, r5
    f7d8:	add	r2, sp, #8
    f7dc:	ldr	r3, [pc, #92]	; f840 <fputs@plt+0x643c>
    f7e0:	bl	f040 <fputs@plt+0x5c3c>
    f7e4:	mov	r4, r0
    f7e8:	add	r0, sp, #8
    f7ec:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    f7f0:	b	f708 <fputs@plt+0x6304>
    f7f4:	movw	r1, #56944	; 0xde70
    f7f8:	movt	r1, #2
    f7fc:	movw	r0, #56100	; 0xdb24
    f800:	movt	r0, #1
    f804:	mov	r2, r1
    f808:	mov	r3, r1
    f80c:	bl	15398 <fputs@plt+0xbf94>
    f810:	mov	r4, #0
    f814:	b	f708 <fputs@plt+0x6304>
    f818:	mov	r0, r7
    f81c:	mov	r1, r9
    f820:	bl	f52c <fputs@plt+0x6128>
    f824:	mov	r4, r0
    f828:	b	f708 <fputs@plt+0x6304>
    f82c:	bl	92f0 <__stack_chk_fail@plt>
    f830:	add	r0, sp, #8
    f834:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    f838:	bl	91ac <__cxa_end_cleanup@plt>
    f83c:	andeq	sl, r2, r4, lsr #4
    f840:	andeq	sp, r2, r0, lsl r3
    f844:	push	{lr}		; (str lr, [sp, #-4]!)
    f848:	sub	sp, sp, #12
    f84c:	add	r3, sp, #8
    f850:	str	r1, [r3, #-4]!
    f854:	mov	r1, r3
    f858:	bl	f684 <fputs@plt+0x6280>
    f85c:	cmp	r0, #0
    f860:	ldrne	r3, [r0, #20]
    f864:	orrne	r3, r3, #2
    f868:	strne	r3, [r0, #20]
    f86c:	mov	r0, #1
    f870:	add	sp, sp, #12
    f874:	pop	{pc}		; (ldr pc, [sp], #4)
    f878:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    f87c:	mov	r7, r2
    f880:	ldr	r8, [r0]
    f884:	movw	r4, #53776	; 0xd210
    f888:	movt	r4, #2
    f88c:	ldrb	r2, [r8]
    f890:	ldrb	r3, [r4, r2]
    f894:	cmp	r3, #0
    f898:	beq	f8b8 <fputs@plt+0x64b4>
    f89c:	add	r3, r8, #1
    f8a0:	str	r3, [r0]
    f8a4:	mov	r8, r3
    f8a8:	ldrb	r2, [r3], #1
    f8ac:	ldrb	ip, [r4, r2]
    f8b0:	cmp	ip, #0
    f8b4:	bne	f8a0 <fputs@plt+0x649c>
    f8b8:	cmp	r2, #0
    f8bc:	ldrne	r3, [r0]
    f8c0:	beq	f940 <fputs@plt+0x653c>
    f8c4:	add	ip, r3, #1
    f8c8:	str	ip, [r0]
    f8cc:	ldrb	r3, [r3, #1]
    f8d0:	cmp	r3, #0
    f8d4:	beq	f8e8 <fputs@plt+0x64e4>
    f8d8:	ldrb	r2, [r4, r3]
    f8dc:	mov	r3, ip
    f8e0:	cmp	r2, #0
    f8e4:	beq	f8c4 <fputs@plt+0x64c0>
    f8e8:	cmp	r7, #0
    f8ec:	rsbgt	r9, r8, ip
    f8f0:	subgt	r6, r1, #4
    f8f4:	movgt	r4, #0
    f8f8:	bgt	f90c <fputs@plt+0x6508>
    f8fc:	b	f940 <fputs@plt+0x653c>
    f900:	add	r4, r4, #1
    f904:	cmp	r4, r7
    f908:	beq	f940 <fputs@plt+0x653c>
    f90c:	ldr	r5, [r6, #4]!
    f910:	mov	r0, r5
    f914:	bl	9218 <strlen@plt>
    f918:	cmp	r0, r9
    f91c:	bne	f900 <fputs@plt+0x64fc>
    f920:	mov	r0, r5
    f924:	mov	r1, r8
    f928:	mov	r2, r9
    f92c:	bl	9104 <memcmp@plt>
    f930:	cmp	r0, #0
    f934:	bne	f900 <fputs@plt+0x64fc>
    f938:	mov	r0, r4
    f93c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    f940:	mvn	r0, #0
    f944:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    f948:	push	{r3, r4, r5, lr}
    f94c:	mov	r4, r1
    f950:	mov	r5, r0
    f954:	bl	9170 <_IO_getc@plt>
    f958:	cmp	r0, #13
    f95c:	beq	f97c <fputs@plt+0x6578>
    f960:	cmp	r0, #10
    f964:	beq	f9c4 <fputs@plt+0x65c0>
    f968:	cmn	r0, #1
    f96c:	popeq	{r3, r4, r5, pc}
    f970:	mov	r1, r5
    f974:	pop	{r3, r4, r5, lr}
    f978:	b	91b8 <ungetc@plt>
    f97c:	movw	r3, #54056	; 0xd328
    f980:	movt	r3, #2
    f984:	cmp	r4, #0
    f988:	ldr	r2, [r3]
    f98c:	add	r2, r2, #1
    f990:	str	r2, [r3]
    f994:	beq	f9f0 <fputs@plt+0x65ec>
    f998:	mov	r1, r4
    f99c:	bl	93c8 <_IO_putc@plt>
    f9a0:	mov	r0, r5
    f9a4:	bl	9170 <_IO_getc@plt>
    f9a8:	cmp	r0, #10
    f9ac:	beq	f9e0 <fputs@plt+0x65dc>
    f9b0:	cmn	r0, #1
    f9b4:	popeq	{r3, r4, r5, pc}
    f9b8:	mov	r1, r5
    f9bc:	pop	{r3, r4, r5, lr}
    f9c0:	b	91b8 <ungetc@plt>
    f9c4:	movw	r3, #54056	; 0xd328
    f9c8:	movt	r3, #2
    f9cc:	cmp	r4, #0
    f9d0:	ldr	r2, [r3]
    f9d4:	add	r2, r2, #1
    f9d8:	str	r2, [r3]
    f9dc:	popeq	{r3, r4, r5, pc}
    f9e0:	mov	r1, r4
    f9e4:	mov	r0, #10
    f9e8:	pop	{r3, r4, r5, lr}
    f9ec:	b	93c8 <_IO_putc@plt>
    f9f0:	mov	r0, r5
    f9f4:	bl	9170 <_IO_getc@plt>
    f9f8:	cmp	r0, #10
    f9fc:	bne	f9b0 <fputs@plt+0x65ac>
    fa00:	pop	{r3, r4, r5, pc}
    fa04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fa08:	sub	sp, sp, #36	; 0x24
    fa0c:	movw	r4, #53776	; 0xd210
    fa10:	movt	r4, #2
    fa14:	str	r1, [sp, #4]
    fa18:	movw	r6, #45416	; 0xb168
    fa1c:	ldrb	r2, [r1]
    fa20:	movt	r6, #2
    fa24:	mov	r7, r3
    fa28:	mov	r9, r1
    fa2c:	ldr	r3, [r6]
    fa30:	ldrb	r2, [r4, r2]
    fa34:	ldr	r5, [sp, #72]	; 0x48
    fa38:	cmp	r2, #0
    fa3c:	str	r3, [sp, #28]
    fa40:	beq	fa68 <fputs@plt+0x6664>
    fa44:	add	r2, r1, #1
    fa48:	str	r2, [sp, #4]
    fa4c:	mov	ip, r2
    fa50:	ldrb	lr, [r2]
    fa54:	add	r2, r2, #1
    fa58:	ldrb	lr, [r4, lr]
    fa5c:	cmp	lr, #0
    fa60:	bne	fa48 <fputs@plt+0x6644>
    fa64:	mov	r9, ip
    fa68:	add	r1, sp, #12
    fa6c:	add	r0, sp, #4
    fa70:	bl	e594 <fputs@plt+0x5190>
    fa74:	cmp	r0, #0
    fa78:	beq	fbf4 <fputs@plt+0x67f0>
    fa7c:	ldr	r3, [sp, #4]
    fa80:	ldrb	lr, [r3]
    fa84:	ldrb	r2, [r4, lr]
    fa88:	cmp	r2, #0
    fa8c:	beq	faa8 <fputs@plt+0x66a4>
    fa90:	add	r3, r3, #1
    fa94:	str	r3, [sp, #4]
    fa98:	ldrb	lr, [r3], #1
    fa9c:	ldrb	r8, [r4, lr]
    faa0:	cmp	r8, #0
    faa4:	bne	fa94 <fputs@plt+0x6690>
    faa8:	cmp	lr, #0
    faac:	moveq	sl, lr
    fab0:	bne	fc0c <fputs@plt+0x6808>
    fab4:	cmp	r5, #0
    fab8:	beq	fae0 <fputs@plt+0x66dc>
    fabc:	mov	r1, #1
    fac0:	movw	r0, #56168	; 0xdb68
    fac4:	mov	r2, #13
    fac8:	movt	r0, #1
    facc:	mov	r3, r5
    fad0:	bl	92a8 <fwrite@plt>
    fad4:	mov	r0, r9
    fad8:	mov	r1, r5
    fadc:	bl	9404 <fputs@plt>
    fae0:	ldr	r3, [sp, #12]
    fae4:	cmp	r3, #0
    fae8:	beq	fb94 <fputs@plt+0x6790>
    faec:	mov	r9, #0
    faf0:	movw	fp, #54056	; 0xd328
    faf4:	mov	r8, r9
    faf8:	movt	fp, #2
    fafc:	b	fb2c <fputs@plt+0x6728>
    fb00:	cmp	r4, #10
    fb04:	addeq	r9, r9, #1
    fb08:	ldreq	r3, [fp]
    fb0c:	addeq	r3, r3, #1
    fb10:	streq	r3, [fp]
    fb14:	cmp	sl, #0
    fb18:	ldr	r3, [sp, #12]
    fb1c:	movne	r2, r9
    fb20:	moveq	r2, r8
    fb24:	cmp	r2, r3
    fb28:	bcs	fb94 <fputs@plt+0x6790>
    fb2c:	mov	r0, r7
    fb30:	bl	9170 <_IO_getc@plt>
    fb34:	cmn	r0, #1
    fb38:	mov	r4, r0
    fb3c:	beq	fc88 <fputs@plt+0x6884>
    fb40:	cmp	r5, #0
    fb44:	beq	fb50 <fputs@plt+0x674c>
    fb48:	mov	r1, r5
    fb4c:	bl	93c8 <_IO_putc@plt>
    fb50:	cmp	r4, #13
    fb54:	add	r8, r8, #1
    fb58:	bne	fb00 <fputs@plt+0x66fc>
    fb5c:	mov	r0, r7
    fb60:	bl	9170 <_IO_getc@plt>
    fb64:	cmp	r0, #10
    fb68:	beq	fb84 <fputs@plt+0x6780>
    fb6c:	ldr	r3, [fp]
    fb70:	cmn	r0, #1
    fb74:	add	r9, r9, #1
    fb78:	add	r3, r3, #1
    fb7c:	str	r3, [fp]
    fb80:	beq	fb14 <fputs@plt+0x6710>
    fb84:	mov	r1, r7
    fb88:	mov	r0, #13
    fb8c:	bl	91b8 <ungetc@plt>
    fb90:	b	fb14 <fputs@plt+0x6710>
    fb94:	mov	r1, r5
    fb98:	mov	r0, r7
    fb9c:	bl	f948 <fputs@plt+0x6544>
    fba0:	add	r0, sp, #16
    fba4:	bl	1b88c <_ZdlPv@@Base+0xaf8>
    fba8:	add	r0, sp, #16
    fbac:	mov	r1, r7
    fbb0:	bl	e790 <fputs@plt+0x538c>
    fbb4:	cmp	r0, #0
    fbb8:	beq	fc68 <fputs@plt+0x6864>
    fbbc:	movw	r1, #56244	; 0xdbb4
    fbc0:	add	r0, sp, #16
    fbc4:	movt	r1, #1
    fbc8:	bl	e680 <fputs@plt+0x527c>
    fbcc:	cmp	r0, #0
    fbd0:	beq	fd0c <fputs@plt+0x6908>
    fbd4:	cmp	r5, #0
    fbd8:	beq	fbe8 <fputs@plt+0x67e4>
    fbdc:	mov	r1, r5
    fbe0:	ldr	r0, [sp, #16]
    fbe4:	bl	9404 <fputs@plt>
    fbe8:	add	r0, sp, #16
    fbec:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    fbf0:	mov	r0, #0
    fbf4:	ldr	r2, [sp, #28]
    fbf8:	ldr	r3, [r6]
    fbfc:	cmp	r2, r3
    fc00:	bne	fd2c <fputs@plt+0x6928>
    fc04:	add	sp, sp, #36	; 0x24
    fc08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fc0c:	add	r0, sp, #4
    fc10:	ldr	r1, [pc, #292]	; fd3c <fputs@plt+0x6938>
    fc14:	mov	r2, #3
    fc18:	bl	f878 <fputs@plt+0x6474>
    fc1c:	subs	r8, r0, #0
    fc20:	blt	fce8 <fputs@plt+0x68e4>
    fc24:	ldr	r3, [sp, #4]
    fc28:	ldrb	sl, [r3]
    fc2c:	ldrb	r2, [r4, sl]
    fc30:	cmp	r2, #0
    fc34:	addne	r3, r3, #1
    fc38:	beq	fc50 <fputs@plt+0x684c>
    fc3c:	str	r3, [sp, #4]
    fc40:	ldrb	sl, [r3], #1
    fc44:	ldrb	r2, [r4, sl]
    fc48:	cmp	r2, #0
    fc4c:	bne	fc3c <fputs@plt+0x6838>
    fc50:	cmp	sl, #0
    fc54:	bne	fcac <fputs@plt+0x68a8>
    fc58:	cmp	r8, #0
    fc5c:	movne	r0, #1
    fc60:	bne	fbf4 <fputs@plt+0x67f0>
    fc64:	b	fab4 <fputs@plt+0x66b0>
    fc68:	movw	r1, #56944	; 0xde70
    fc6c:	movt	r1, #2
    fc70:	movw	r0, #56216	; 0xdb98
    fc74:	movt	r0, #1
    fc78:	mov	r2, r1
    fc7c:	mov	r3, r1
    fc80:	bl	15398 <fputs@plt+0xbf94>
    fc84:	b	fbe8 <fputs@plt+0x67e4>
    fc88:	movw	r1, #56944	; 0xde70
    fc8c:	movt	r1, #2
    fc90:	movw	r0, #56184	; 0xdb78
    fc94:	movt	r0, #1
    fc98:	mov	r2, r1
    fc9c:	mov	r3, r1
    fca0:	bl	15398 <fputs@plt+0xbf94>
    fca4:	mov	r0, #0
    fca8:	b	fbf4 <fputs@plt+0x67f0>
    fcac:	add	r0, sp, #4
    fcb0:	ldr	r1, [pc, #136]	; fd40 <fputs@plt+0x693c>
    fcb4:	mov	r2, #2
    fcb8:	bl	f878 <fputs@plt+0x6474>
    fcbc:	subs	sl, r0, #0
    fcc0:	bge	fc58 <fputs@plt+0x6854>
    fcc4:	movw	r1, #56944	; 0xde70
    fcc8:	movt	r1, #2
    fccc:	movw	r0, #56140	; 0xdb4c
    fcd0:	movt	r0, #1
    fcd4:	mov	r2, r1
    fcd8:	mov	r3, r1
    fcdc:	bl	15398 <fputs@plt+0xbf94>
    fce0:	mov	r0, #0
    fce4:	b	fbf4 <fputs@plt+0x67f0>
    fce8:	movw	r1, #56944	; 0xde70
    fcec:	movt	r1, #2
    fcf0:	movw	r0, #56124	; 0xdb3c
    fcf4:	movt	r0, #1
    fcf8:	mov	r2, r1
    fcfc:	mov	r3, r1
    fd00:	bl	15398 <fputs@plt+0xbf94>
    fd04:	mov	r0, #0
    fd08:	b	fbf4 <fputs@plt+0x67f0>
    fd0c:	movw	r1, #56944	; 0xde70
    fd10:	movt	r1, #2
    fd14:	movw	r0, #56252	; 0xdbbc
    fd18:	movt	r0, #1
    fd1c:	mov	r2, r1
    fd20:	mov	r3, r1
    fd24:	bl	15398 <fputs@plt+0xbf94>
    fd28:	b	fbd4 <fputs@plt+0x67d0>
    fd2c:	bl	92f0 <__stack_chk_fail@plt>
    fd30:	add	r0, sp, #16
    fd34:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    fd38:	bl	91ac <__cxa_end_cleanup@plt>
    fd3c:	andeq	sl, r2, r0, asr #4
    fd40:	andeq	sl, r2, ip, asr #4
    fd44:	push	{r4, r5, r6, r7, r8, lr}
    fd48:	sub	sp, sp, #32
    fd4c:	movw	r7, #45416	; 0xb168
    fd50:	movt	r7, #2
    fd54:	ldr	r6, [sp, #56]	; 0x38
    fd58:	mov	r5, r3
    fd5c:	ldr	r3, [r7]
    fd60:	cmp	r6, #0
    fd64:	str	r1, [sp, #4]
    fd68:	str	r3, [sp, #28]
    fd6c:	beq	fe58 <fputs@plt+0x6a54>
    fd70:	add	r0, sp, #4
    fd74:	add	r1, sp, #12
    fd78:	bl	e594 <fputs@plt+0x5190>
    fd7c:	cmp	r0, #0
    fd80:	beq	fe58 <fputs@plt+0x6a54>
    fd84:	movw	r2, #56276	; 0xdbd4
    fd88:	mov	r0, r6
    fd8c:	movt	r2, #1
    fd90:	mov	r1, #1
    fd94:	ldr	r3, [sp, #12]
    fd98:	movw	r8, #54056	; 0xd328
    fd9c:	bl	92fc <__fprintf_chk@plt>
    fda0:	ldr	r2, [sp, #12]
    fda4:	movt	r8, #2
    fda8:	cmp	r2, #0
    fdac:	mov	r0, r5
    fdb0:	beq	fdfc <fputs@plt+0x69f8>
    fdb4:	bl	9170 <_IO_getc@plt>
    fdb8:	cmn	r0, #1
    fdbc:	mov	r4, r0
    fdc0:	beq	feac <fputs@plt+0x6aa8>
    fdc4:	mov	r1, r6
    fdc8:	bl	93c8 <_IO_putc@plt>
    fdcc:	ldr	r2, [sp, #12]
    fdd0:	cmp	r4, #13
    fdd4:	sub	r2, r2, #1
    fdd8:	str	r2, [sp, #12]
    fddc:	beq	fe74 <fputs@plt+0x6a70>
    fde0:	cmp	r4, #10
    fde4:	mov	r0, r5
    fde8:	ldreq	r3, [r8]
    fdec:	addeq	r3, r3, #1
    fdf0:	streq	r3, [r8]
    fdf4:	cmp	r2, #0
    fdf8:	bne	fdb4 <fputs@plt+0x69b0>
    fdfc:	mov	r1, r6
    fe00:	bl	f948 <fputs@plt+0x6544>
    fe04:	add	r0, sp, #16
    fe08:	bl	1b88c <_ZdlPv@@Base+0xaf8>
    fe0c:	add	r0, sp, #16
    fe10:	mov	r1, r5
    fe14:	bl	e790 <fputs@plt+0x538c>
    fe18:	cmp	r0, #0
    fe1c:	beq	fecc <fputs@plt+0x6ac8>
    fe20:	movw	r1, #56372	; 0xdc34
    fe24:	add	r0, sp, #16
    fe28:	movt	r1, #1
    fe2c:	bl	e680 <fputs@plt+0x527c>
    fe30:	cmp	r0, #0
    fe34:	beq	feec <fputs@plt+0x6ae8>
    fe38:	movw	r0, #56408	; 0xdc58
    fe3c:	mov	r3, r6
    fe40:	mov	r1, #1
    fe44:	movt	r0, #1
    fe48:	mov	r2, #10
    fe4c:	bl	92a8 <fwrite@plt>
    fe50:	add	r0, sp, #16
    fe54:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    fe58:	ldr	r2, [sp, #28]
    fe5c:	mov	r0, #0
    fe60:	ldr	r3, [r7]
    fe64:	cmp	r2, r3
    fe68:	bne	ff18 <fputs@plt+0x6b14>
    fe6c:	add	sp, sp, #32
    fe70:	pop	{r4, r5, r6, r7, r8, pc}
    fe74:	mov	r0, r5
    fe78:	bl	9170 <_IO_getc@plt>
    fe7c:	cmp	r0, #10
    fe80:	beq	fe9c <fputs@plt+0x6a98>
    fe84:	ldr	r3, [r8]
    fe88:	cmn	r0, #1
    fe8c:	add	r3, r3, #1
    fe90:	str	r3, [r8]
    fe94:	ldreq	r2, [sp, #12]
    fe98:	beq	fda8 <fputs@plt+0x69a4>
    fe9c:	mov	r1, r5
    fea0:	bl	91b8 <ungetc@plt>
    fea4:	ldr	r2, [sp, #12]
    fea8:	b	fda8 <fputs@plt+0x69a4>
    feac:	movw	r1, #56944	; 0xde70
    feb0:	movt	r1, #2
    feb4:	movw	r0, #56308	; 0xdbf4
    feb8:	movt	r0, #1
    febc:	mov	r2, r1
    fec0:	mov	r3, r1
    fec4:	bl	15398 <fputs@plt+0xbf94>
    fec8:	b	fe58 <fputs@plt+0x6a54>
    fecc:	movw	r1, #56944	; 0xde70
    fed0:	movt	r1, #2
    fed4:	movw	r0, #56344	; 0xdc18
    fed8:	movt	r0, #1
    fedc:	mov	r2, r1
    fee0:	mov	r3, r1
    fee4:	bl	15398 <fputs@plt+0xbf94>
    fee8:	b	fe50 <fputs@plt+0x6a4c>
    feec:	movw	r1, #56944	; 0xde70
    fef0:	movt	r1, #2
    fef4:	movw	r0, #56384	; 0xdc40
    fef8:	movt	r0, #1
    fefc:	mov	r2, r1
    ff00:	mov	r3, r1
    ff04:	bl	15398 <fputs@plt+0xbf94>
    ff08:	mov	r1, r6
    ff0c:	ldr	r0, [sp, #16]
    ff10:	bl	9404 <fputs@plt>
    ff14:	b	fe50 <fputs@plt+0x6a4c>
    ff18:	bl	92f0 <__stack_chk_fail@plt>
    ff1c:	add	r0, sp, #16
    ff20:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
    ff24:	bl	91ac <__cxa_end_cleanup@plt>
    ff28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ff2c:	movw	ip, #45416	; 0xb168
    ff30:	sub	sp, sp, #132	; 0x84
    ff34:	movt	ip, #2
    ff38:	mov	r6, r3
    ff3c:	mov	r5, r2
    ff40:	str	ip, [sp, #32]
    ff44:	movw	r2, #54060	; 0xd32c
    ff48:	ldr	ip, [ip]
    ff4c:	movt	r2, #2
    ff50:	str	r0, [sp, #56]	; 0x38
    ff54:	add	r0, sp, #80	; 0x50
    ff58:	str	r2, [sp, #24]
    ff5c:	movw	r2, #54056	; 0xd328
    ff60:	str	r1, [sp, #60]	; 0x3c
    ff64:	movt	r2, #2
    ff68:	str	ip, [sp, #124]	; 0x7c
    ff6c:	str	r2, [sp, #28]
    ff70:	ldr	r4, [sp, #168]	; 0xa8
    ff74:	bl	1b88c <_ZdlPv@@Base+0xaf8>
    ff78:	ldr	ip, [sp, #24]
    ff7c:	add	r0, sp, #80	; 0x50
    ff80:	ldr	r3, [sp, #24]
    ff84:	mov	r1, r5
    ff88:	ldr	r2, [sp, #28]
    ff8c:	ldr	r3, [r3]
    ff90:	ldr	r2, [r2]
    ff94:	str	r6, [ip]
    ff98:	ldr	ip, [sp, #28]
    ff9c:	str	r3, [sp, #52]	; 0x34
    ffa0:	mov	r3, #0
    ffa4:	str	r2, [sp, #48]	; 0x30
    ffa8:	str	r3, [ip]
    ffac:	bl	e790 <fputs@plt+0x538c>
    ffb0:	cmp	r0, #0
    ffb4:	beq	10328 <fputs@plt+0x6f24>
    ffb8:	ldr	r3, [sp, #84]	; 0x54
    ffbc:	cmp	r3, #12
    ffc0:	bcs	1009c <fputs@plt+0x6c98>
    ffc4:	cmp	r4, #0
    ffc8:	movwne	r6, #45492	; 0xb1b4
    ffcc:	movtne	r6, #2
    ffd0:	bne	fff4 <fputs@plt+0x6bf0>
    ffd4:	b	10060 <fputs@plt+0x6c5c>
    ffd8:	mov	r1, r4
    ffdc:	bl	9404 <fputs@plt>
    ffe0:	add	r0, sp, #80	; 0x50
    ffe4:	mov	r1, r5
    ffe8:	bl	e790 <fputs@plt+0x538c>
    ffec:	cmp	r0, #0
    fff0:	beq	10060 <fputs@plt+0x6c5c>
    fff4:	ldr	r3, [r6]
    fff8:	tst	r3, #2
    fffc:	ldreq	r0, [sp, #80]	; 0x50
   10000:	beq	ffd8 <fputs@plt+0x6bd4>
   10004:	ldr	r3, [sp, #84]	; 0x54
   10008:	cmp	r3, #0
   1000c:	bgt	10020 <fputs@plt+0x6c1c>
   10010:	movw	r1, #55788	; 0xd9ec
   10014:	mov	r0, #99	; 0x63
   10018:	movt	r1, #1
   1001c:	bl	14028 <fputs@plt+0xac24>
   10020:	ldr	r0, [sp, #80]	; 0x50
   10024:	ldrb	r3, [r0]
   10028:	cmp	r3, #37	; 0x25
   1002c:	bne	ffd8 <fputs@plt+0x6bd4>
   10030:	ldr	r3, [sp, #84]	; 0x54
   10034:	cmp	r3, #1
   10038:	bgt	10050 <fputs@plt+0x6c4c>
   1003c:	movw	r1, #55788	; 0xd9ec
   10040:	mov	r0, #99	; 0x63
   10044:	movt	r1, #1
   10048:	bl	14028 <fputs@plt+0xac24>
   1004c:	ldr	r0, [sp, #80]	; 0x50
   10050:	ldrb	r3, [r0, #1]
   10054:	cmp	r3, #33	; 0x21
   10058:	bne	ffd8 <fputs@plt+0x6bd4>
   1005c:	b	ffe0 <fputs@plt+0x6bdc>
   10060:	ldr	ip, [sp, #52]	; 0x34
   10064:	add	r0, sp, #80	; 0x50
   10068:	ldr	r1, [sp, #24]
   1006c:	ldr	r2, [sp, #48]	; 0x30
   10070:	ldr	r3, [sp, #28]
   10074:	str	ip, [r1]
   10078:	str	r2, [r3]
   1007c:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
   10080:	ldr	r1, [sp, #32]
   10084:	ldr	r2, [sp, #124]	; 0x7c
   10088:	ldr	r3, [r1]
   1008c:	cmp	r2, r3
   10090:	bne	105d0 <fputs@plt+0x71cc>
   10094:	add	sp, sp, #132	; 0x84
   10098:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1009c:	ldr	r7, [sp, #80]	; 0x50
   100a0:	movw	r1, #54656	; 0xd580
   100a4:	mov	r2, #11
   100a8:	movt	r1, #1
   100ac:	mov	r0, r7
   100b0:	bl	9104 <memcmp@plt>
   100b4:	cmp	r0, #0
   100b8:	bne	ffc4 <fputs@plt+0x6bc0>
   100bc:	movw	r6, #45492	; 0xb1b4
   100c0:	movt	r6, #2
   100c4:	ldr	r3, [r6]
   100c8:	tst	r3, #2
   100cc:	beq	10174 <fputs@plt+0x6d70>
   100d0:	mov	r0, #0
   100d4:	movw	fp, #55456	; 0xd8a0
   100d8:	movt	fp, #1
   100dc:	mov	sl, r0
   100e0:	mov	r9, #1
   100e4:	str	r0, [sp, #64]	; 0x40
   100e8:	str	r0, [sp, #16]
   100ec:	add	r0, sp, #80	; 0x50
   100f0:	mov	r1, r5
   100f4:	bl	e790 <fputs@plt+0x538c>
   100f8:	cmp	r0, #0
   100fc:	beq	10060 <fputs@plt+0x6c5c>
   10100:	ldr	r3, [sp, #84]	; 0x54
   10104:	cmp	r3, #0
   10108:	bgt	1011c <fputs@plt+0x6d18>
   1010c:	movw	r1, #55788	; 0xd9ec
   10110:	mov	r0, #99	; 0x63
   10114:	movt	r1, #1
   10118:	bl	14028 <fputs@plt+0xac24>
   1011c:	ldr	r3, [sp, #80]	; 0x50
   10120:	ldrb	r2, [r3]
   10124:	cmp	r2, #37	; 0x25
   10128:	movne	r3, #1
   1012c:	movne	r9, #0
   10130:	movne	r7, r3
   10134:	beq	1018c <fputs@plt+0x6d88>
   10138:	cmp	r4, #0
   1013c:	movne	r3, #0
   10140:	andeq	r3, r3, #1
   10144:	cmp	r3, #0
   10148:	beq	10158 <fputs@plt+0x6d54>
   1014c:	ldr	r3, [sp, #16]
   10150:	cmp	r3, #0
   10154:	beq	10060 <fputs@plt+0x6c5c>
   10158:	cmp	r7, #0
   1015c:	cmpne	r4, #0
   10160:	beq	100ec <fputs@plt+0x6ce8>
   10164:	ldr	r0, [sp, #80]	; 0x50
   10168:	mov	r1, r4
   1016c:	bl	9404 <fputs@plt>
   10170:	b	100ec <fputs@plt+0x6ce8>
   10174:	cmp	r4, #0
   10178:	beq	100d0 <fputs@plt+0x6ccc>
   1017c:	mov	r0, r7
   10180:	mov	r1, r4
   10184:	bl	9404 <fputs@plt>
   10188:	b	100d0 <fputs@plt+0x6ccc>
   1018c:	ldr	r2, [sp, #84]	; 0x54
   10190:	cmp	r2, #1
   10194:	bgt	101ac <fputs@plt+0x6da8>
   10198:	movw	r1, #55788	; 0xd9ec
   1019c:	mov	r0, #99	; 0x63
   101a0:	movt	r1, #1
   101a4:	bl	14028 <fputs@plt+0xac24>
   101a8:	ldr	r3, [sp, #80]	; 0x50
   101ac:	ldrb	r3, [r3, #1]
   101b0:	cmp	r3, #37	; 0x25
   101b4:	bne	1020c <fputs@plt+0x6e08>
   101b8:	mov	r7, #0
   101bc:	mov	r8, r7
   101c0:	add	r0, sp, #80	; 0x50
   101c4:	ldr	r1, [fp, r7]
   101c8:	bl	e680 <fputs@plt+0x527c>
   101cc:	cmp	r0, #0
   101d0:	mov	r1, r0
   101d4:	str	r0, [sp, #76]	; 0x4c
   101d8:	bne	10250 <fputs@plt+0x6e4c>
   101dc:	add	r7, r7, #12
   101e0:	add	r8, r8, #1
   101e4:	cmp	r7, #192	; 0xc0
   101e8:	bne	101c0 <fputs@plt+0x6dbc>
   101ec:	cmp	r9, #0
   101f0:	moveq	r7, #1
   101f4:	bne	102c0 <fputs@plt+0x6ebc>
   101f8:	ldr	r3, [r6]
   101fc:	tst	r3, #4
   10200:	bne	102a0 <fputs@plt+0x6e9c>
   10204:	eor	r3, r9, #1
   10208:	b	10138 <fputs@plt+0x6d34>
   1020c:	ldr	r2, [sp, #84]	; 0x54
   10210:	cmp	r2, #1
   10214:	bgt	10230 <fputs@plt+0x6e2c>
   10218:	movw	r1, #55788	; 0xd9ec
   1021c:	mov	r0, #99	; 0x63
   10220:	movt	r1, #1
   10224:	bl	14028 <fputs@plt+0xac24>
   10228:	ldr	r3, [sp, #80]	; 0x50
   1022c:	ldrb	r3, [r3, #1]
   10230:	cmp	r3, #33	; 0x21
   10234:	eorne	r3, r9, #1
   10238:	eoreq	r3, r9, #1
   1023c:	ldreq	r7, [r6]
   10240:	movne	r7, #1
   10244:	eoreq	r7, r7, #2
   10248:	ubfxeq	r7, r7, #1, #1
   1024c:	b	10138 <fputs@plt+0x6d34>
   10250:	add	r8, r8, r8, lsl #1
   10254:	add	r8, fp, r8, lsl #2
   10258:	ldr	r3, [r8, #8]
   1025c:	tst	r3, #1
   10260:	ldrne	ip, [sp, #56]	; 0x38
   10264:	ldrne	r2, [r8, #4]
   10268:	addne	r0, ip, r3, asr #1
   1026c:	ldreq	r2, [sp, #56]	; 0x38
   10270:	ldrne	r3, [ip, r3, asr #1]
   10274:	addeq	r0, r2, r3, asr #1
   10278:	ldreq	ip, [r8, #4]
   1027c:	ldrne	ip, [r3, r2]
   10280:	mov	r3, r5
   10284:	str	r4, [sp]
   10288:	ldr	r2, [sp, #60]	; 0x3c
   1028c:	blx	ip
   10290:	ldr	r3, [r6]
   10294:	mov	r7, r0
   10298:	tst	r3, #4
   1029c:	beq	10204 <fputs@plt+0x6e00>
   102a0:	movw	r1, #54620	; 0xd55c
   102a4:	add	r0, sp, #80	; 0x50
   102a8:	movt	r1, #1
   102ac:	bl	e680 <fputs@plt+0x527c>
   102b0:	cmp	r0, #0
   102b4:	beq	1034c <fputs@plt+0x6f48>
   102b8:	mov	r7, #0
   102bc:	b	10204 <fputs@plt+0x6e00>
   102c0:	movw	r1, #54908	; 0xd67c
   102c4:	add	r0, sp, #80	; 0x50
   102c8:	movt	r1, #1
   102cc:	bl	e680 <fputs@plt+0x527c>
   102d0:	cmp	r0, #0
   102d4:	str	r0, [sp, #76]	; 0x4c
   102d8:	movne	r7, #1
   102dc:	movne	r9, #0
   102e0:	bne	101f8 <fputs@plt+0x6df4>
   102e4:	cmp	sl, #0
   102e8:	beq	10380 <fputs@plt+0x6f7c>
   102ec:	ldr	ip, [sp, #64]	; 0x40
   102f0:	cmp	ip, #0
   102f4:	beq	1054c <fputs@plt+0x7148>
   102f8:	ldr	r7, [pc, #724]	; 105d4 <fputs@plt+0x71d0>
   102fc:	add	r0, sp, #80	; 0x50
   10300:	ldr	r1, [r7, #4]!
   10304:	bl	e680 <fputs@plt+0x527c>
   10308:	cmp	r0, #0
   1030c:	bne	105a4 <fputs@plt+0x71a0>
   10310:	ldr	r1, [pc, #704]	; 105d8 <fputs@plt+0x71d4>
   10314:	cmp	r7, r1
   10318:	bne	102fc <fputs@plt+0x6ef8>
   1031c:	mov	r7, #1
   10320:	mov	r9, r7
   10324:	b	101f8 <fputs@plt+0x6df4>
   10328:	ldr	r1, [sp, #52]	; 0x34
   1032c:	add	r0, sp, #80	; 0x50
   10330:	ldr	r2, [sp, #24]
   10334:	ldr	r3, [sp, #48]	; 0x30
   10338:	ldr	ip, [sp, #28]
   1033c:	str	r1, [r2]
   10340:	str	r3, [ip]
   10344:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
   10348:	b	10080 <fputs@plt+0x6c7c>
   1034c:	movw	r1, #53860	; 0xd264
   10350:	add	r0, sp, #80	; 0x50
   10354:	movt	r1, #1
   10358:	bl	e680 <fputs@plt+0x527c>
   1035c:	cmp	r0, #0
   10360:	bne	102b8 <fputs@plt+0x6eb4>
   10364:	movw	r1, #54644	; 0xd574
   10368:	add	r0, sp, #80	; 0x50
   1036c:	movt	r1, #1
   10370:	bl	e680 <fputs@plt+0x527c>
   10374:	cmp	r0, #0
   10378:	bne	102b8 <fputs@plt+0x6eb4>
   1037c:	b	10204 <fputs@plt+0x6e00>
   10380:	movw	r1, #54700	; 0xd5ac
   10384:	add	r0, sp, #80	; 0x50
   10388:	movt	r1, #1
   1038c:	bl	e680 <fputs@plt+0x527c>
   10390:	cmp	r0, #0
   10394:	mov	r3, r0
   10398:	str	r0, [sp, #76]	; 0x4c
   1039c:	beq	102ec <fputs@plt+0x6ee8>
   103a0:	ldrb	r7, [r3]
   103a4:	mov	r0, #0
   103a8:	movw	r1, #53776	; 0xd210
   103ac:	str	r0, [sp, #68]	; 0x44
   103b0:	movt	r1, #2
   103b4:	str	r1, [sp, #44]	; 0x2c
   103b8:	ldr	ip, [sp, #44]	; 0x2c
   103bc:	ldrb	r2, [ip, r7]
   103c0:	cmp	r2, #0
   103c4:	bne	104d8 <fputs@plt+0x70d4>
   103c8:	cmp	r7, #0
   103cc:	beq	10528 <fputs@plt+0x7124>
   103d0:	mov	r8, r3
   103d4:	add	r9, r8, #1
   103d8:	ldrb	r7, [r8, #1]
   103dc:	cmp	r7, #0
   103e0:	beq	10408 <fputs@plt+0x7004>
   103e4:	ldr	r0, [sp, #44]	; 0x2c
   103e8:	ldrb	r2, [r0, r7]
   103ec:	cmp	r2, #0
   103f0:	bne	10408 <fputs@plt+0x7004>
   103f4:	mov	r8, r9
   103f8:	add	r9, r8, #1
   103fc:	ldrb	r7, [r8, #1]
   10400:	cmp	r7, #0
   10404:	bne	103e4 <fputs@plt+0x6fe0>
   10408:	rsb	ip, r3, r9
   1040c:	str	ip, [sp, #20]
   10410:	ldr	ip, [pc, #452]	; 105dc <fputs@plt+0x71d8>
   10414:	mov	sl, #0
   10418:	str	r8, [sp, #36]	; 0x24
   1041c:	mov	r8, r3
   10420:	str	r7, [sp, #40]	; 0x28
   10424:	mov	r7, ip
   10428:	ldr	r2, [r7, #4]!
   1042c:	mov	r0, r2
   10430:	str	r2, [sp, #12]
   10434:	bl	9218 <strlen@plt>
   10438:	ldr	r3, [sp, #20]
   1043c:	ldr	r2, [sp, #12]
   10440:	cmp	r3, r0
   10444:	beq	104e4 <fputs@plt+0x70e0>
   10448:	add	sl, sl, #1
   1044c:	cmp	sl, #4
   10450:	bne	10428 <fputs@plt+0x7024>
   10454:	mov	r3, r8
   10458:	ldr	r2, [sp, #20]
   1045c:	mov	r1, r3
   10460:	add	r0, sp, #92	; 0x5c
   10464:	ldr	r8, [sp, #36]	; 0x24
   10468:	bl	1b8a0 <_ZdlPv@@Base+0xb0c>
   1046c:	ldr	r3, [sp, #96]	; 0x60
   10470:	ldr	r2, [sp, #100]	; 0x64
   10474:	cmp	r3, r2
   10478:	bge	10518 <fputs@plt+0x7114>
   1047c:	ldr	r2, [sp, #92]	; 0x5c
   10480:	add	r1, r3, #1
   10484:	str	r1, [sp, #96]	; 0x60
   10488:	mov	r1, #0
   1048c:	add	r0, sp, #104	; 0x68
   10490:	strb	r1, [r2, r3]
   10494:	ldr	r1, [sp, #92]	; 0x5c
   10498:	bl	14ef4 <fputs@plt+0xbaf0>
   1049c:	movw	r2, #56944	; 0xde70
   104a0:	movt	r2, #2
   104a4:	movw	r0, #56420	; 0xdc64
   104a8:	add	r1, sp, #104	; 0x68
   104ac:	mov	r3, r2
   104b0:	movt	r0, #1
   104b4:	bl	15398 <fputs@plt+0xbf94>
   104b8:	add	r0, sp, #92	; 0x5c
   104bc:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
   104c0:	ldrb	r7, [r8, #1]
   104c4:	mov	r3, r9
   104c8:	ldr	ip, [sp, #44]	; 0x2c
   104cc:	ldrb	r2, [ip, r7]
   104d0:	cmp	r2, #0
   104d4:	beq	103c8 <fputs@plt+0x6fc4>
   104d8:	ldrb	r7, [r3, #1]
   104dc:	add	r3, r3, #1
   104e0:	b	103b8 <fputs@plt+0x6fb4>
   104e4:	mov	r0, r2
   104e8:	mov	r1, r8
   104ec:	mov	r2, r3
   104f0:	bl	9104 <memcmp@plt>
   104f4:	cmp	r0, #0
   104f8:	bne	10448 <fputs@plt+0x7044>
   104fc:	ldr	ip, [sp, #68]	; 0x44
   10500:	mov	r2, #1
   10504:	ldr	r7, [sp, #40]	; 0x28
   10508:	mov	r3, r9
   1050c:	orr	ip, ip, r2, lsl sl
   10510:	str	ip, [sp, #68]	; 0x44
   10514:	b	103b8 <fputs@plt+0x6fb4>
   10518:	add	r0, sp, #92	; 0x5c
   1051c:	bl	1bb3c <_ZdlPv@@Base+0xda8>
   10520:	ldr	r3, [sp, #96]	; 0x60
   10524:	b	1047c <fputs@plt+0x7078>
   10528:	ldr	r2, [sp, #56]	; 0x38
   1052c:	mov	r7, #1
   10530:	ldr	ip, [sp, #68]	; 0x44
   10534:	mov	sl, r7
   10538:	mov	r9, r7
   1053c:	ldr	r3, [r2]
   10540:	orr	r3, r3, ip
   10544:	str	r3, [r2]
   10548:	b	101f8 <fputs@plt+0x6df4>
   1054c:	movw	r1, #56444	; 0xdc7c
   10550:	add	r0, sp, #80	; 0x50
   10554:	movt	r1, #1
   10558:	bl	e680 <fputs@plt+0x527c>
   1055c:	cmp	r0, #0
   10560:	str	r0, [sp, #76]	; 0x4c
   10564:	beq	102f8 <fputs@plt+0x6ef4>
   10568:	add	r0, sp, #76	; 0x4c
   1056c:	add	r1, sp, #104	; 0x68
   10570:	bl	e594 <fputs@plt+0x5190>
   10574:	cmp	r0, #0
   10578:	beq	10594 <fputs@plt+0x7190>
   1057c:	ldr	r0, [sp, #56]	; 0x38
   10580:	ldr	r3, [sp, #104]	; 0x68
   10584:	ldr	r2, [r0, #4]
   10588:	cmp	r2, r3
   1058c:	ldrcc	r0, [sp, #56]	; 0x38
   10590:	strcc	r3, [r0, #4]
   10594:	mov	r7, #1
   10598:	str	r7, [sp, #64]	; 0x40
   1059c:	mov	r9, r7
   105a0:	b	101f8 <fputs@plt+0x6df4>
   105a4:	mov	r2, #1
   105a8:	str	r2, [sp, #16]
   105ac:	mov	r7, r2
   105b0:	mov	r9, r2
   105b4:	b	101f8 <fputs@plt+0x6df4>
   105b8:	add	r0, sp, #92	; 0x5c
   105bc:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
   105c0:	add	r0, sp, #80	; 0x50
   105c4:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
   105c8:	bl	91ac <__cxa_end_cleanup@plt>
   105cc:	b	105c0 <fputs@plt+0x71bc>
   105d0:	bl	92f0 <__stack_chk_fail@plt>
   105d4:	andeq	sp, r1, ip, asr r9
   105d8:	andeq	sp, r1, ip, ror r9
   105dc:	andeq	sl, r2, r0, asr r2
   105e0:	push	{r4, r5, r6, r7, r8, lr}
   105e4:	movw	r5, #45416	; 0xb168
   105e8:	movt	r5, #2
   105ec:	sub	sp, sp, #40	; 0x28
   105f0:	mov	r7, r0
   105f4:	mov	r0, r1
   105f8:	ldr	r3, [r5]
   105fc:	ldr	r4, [r1]
   10600:	str	r3, [sp, #36]	; 0x24
   10604:	bl	a1a8 <fputs@plt+0xda4>
   10608:	movw	r0, #55196	; 0xd79c
   1060c:	movt	r0, #1
   10610:	bl	9158 <getenv@plt>
   10614:	cmp	r0, #0
   10618:	beq	106cc <fputs@plt+0x72c8>
   1061c:	movw	r0, #55196	; 0xd79c
   10620:	movt	r0, #1
   10624:	bl	9158 <getenv@plt>
   10628:	add	r1, sp, #12
   1062c:	mov	r8, r0
   10630:	bl	188c0 <fputs@plt+0xf4bc>
   10634:	subs	r6, r0, #0
   10638:	beq	10770 <fputs@plt+0x736c>
   1063c:	mov	r2, #17
   10640:	mov	r3, r4
   10644:	mov	r1, #1
   10648:	movw	r0, #56056	; 0xdaf8
   1064c:	movt	r0, #1
   10650:	bl	92a8 <fwrite@plt>
   10654:	ldr	r0, [r7, #8]
   10658:	mov	r1, r4
   1065c:	bl	ef84 <fputs@plt+0x5b80>
   10660:	mov	r1, r4
   10664:	mov	r0, #10
   10668:	bl	93c8 <_IO_putc@plt>
   1066c:	ldr	r3, [sp, #12]
   10670:	mov	r0, r7
   10674:	mvn	r1, #0
   10678:	mov	r2, r6
   1067c:	str	r4, [sp]
   10680:	bl	ff28 <fputs@plt+0x6b24>
   10684:	mov	r0, r6
   10688:	bl	9140 <fclose@plt>
   1068c:	ldr	r0, [sp, #12]
   10690:	cmp	r0, #0
   10694:	beq	1069c <fputs@plt+0x7298>
   10698:	bl	9338 <_ZdaPv@plt>
   1069c:	mov	r3, r4
   106a0:	mov	r2, #14
   106a4:	movw	r0, #55680	; 0xd980
   106a8:	mov	r1, #1
   106ac:	movt	r0, #1
   106b0:	bl	92a8 <fwrite@plt>
   106b4:	ldr	r2, [sp, #36]	; 0x24
   106b8:	ldr	r3, [r5]
   106bc:	cmp	r2, r3
   106c0:	bne	107bc <fputs@plt+0x73b8>
   106c4:	add	sp, sp, #40	; 0x28
   106c8:	pop	{r4, r5, r6, r7, r8, pc}
   106cc:	movw	r1, #55196	; 0xd79c
   106d0:	add	r0, sp, #16
   106d4:	movt	r1, #1
   106d8:	bl	1b904 <_ZdlPv@@Base+0xb70>
   106dc:	ldr	r3, [sp, #20]
   106e0:	ldr	r2, [sp, #24]
   106e4:	cmp	r3, r2
   106e8:	bge	107ac <fputs@plt+0x73a8>
   106ec:	ldr	r2, [sp, #16]
   106f0:	add	r1, r3, #1
   106f4:	mov	ip, #61	; 0x3d
   106f8:	str	r1, [sp, #20]
   106fc:	add	r0, sp, #16
   10700:	movw	r1, #56460	; 0xdc8c
   10704:	strb	ip, [r2, r3]
   10708:	movt	r1, #1
   1070c:	bl	1bb70 <_ZdlPv@@Base+0xddc>
   10710:	ldr	r3, [sp, #20]
   10714:	ldr	r2, [sp, #24]
   10718:	cmp	r3, r2
   1071c:	bge	1079c <fputs@plt+0x7398>
   10720:	ldr	r2, [sp, #16]
   10724:	add	r0, r3, #1
   10728:	mov	r1, #0
   1072c:	str	r0, [sp, #20]
   10730:	strb	r1, [r2, r3]
   10734:	ldr	r0, [sp, #16]
   10738:	bl	1c1b4 <_ZdlPv@@Base+0x1420>
   1073c:	bl	9284 <putenv@plt>
   10740:	cmp	r0, #0
   10744:	beq	10764 <fputs@plt+0x7360>
   10748:	movw	r1, #56944	; 0xde70
   1074c:	movt	r1, #2
   10750:	movw	r0, #55212	; 0xd7ac
   10754:	movt	r0, #1
   10758:	mov	r2, r1
   1075c:	mov	r3, r1
   10760:	bl	153f8 <fputs@plt+0xbff4>
   10764:	add	r0, sp, #16
   10768:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
   1076c:	b	1061c <fputs@plt+0x7218>
   10770:	mov	r1, r8
   10774:	add	r0, sp, #16
   10778:	bl	14ef4 <fputs@plt+0xbaf0>
   1077c:	movw	r2, #56944	; 0xde70
   10780:	movt	r2, #2
   10784:	add	r1, sp, #16
   10788:	movw	r0, #56472	; 0xdc98
   1078c:	movt	r0, #1
   10790:	mov	r3, r2
   10794:	bl	153f8 <fputs@plt+0xbff4>
   10798:	b	1063c <fputs@plt+0x7238>
   1079c:	add	r0, sp, #16
   107a0:	bl	1bb3c <_ZdlPv@@Base+0xda8>
   107a4:	ldr	r3, [sp, #20]
   107a8:	b	10720 <fputs@plt+0x731c>
   107ac:	add	r0, sp, #16
   107b0:	bl	1bb3c <_ZdlPv@@Base+0xda8>
   107b4:	ldr	r3, [sp, #20]
   107b8:	b	106ec <fputs@plt+0x72e8>
   107bc:	bl	92f0 <__stack_chk_fail@plt>
   107c0:	add	r0, sp, #16
   107c4:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
   107c8:	bl	91ac <__cxa_end_cleanup@plt>
   107cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   107d0:	movw	r6, #45416	; 0xb168
   107d4:	movt	r6, #2
   107d8:	mov	r4, r1
   107dc:	ldr	r1, [r1, #20]
   107e0:	mov	r7, r2
   107e4:	ldr	r2, [r6]
   107e8:	sub	sp, sp, #60	; 0x3c
   107ec:	tst	r1, #8
   107f0:	mov	sl, r0
   107f4:	mov	r5, r3
   107f8:	str	r2, [sp, #52]	; 0x34
   107fc:	bne	10a04 <fputs@plt+0x7600>
   10800:	ldr	r3, [r4, #44]	; 0x2c
   10804:	mov	r9, #0
   10808:	ldr	r8, [r4, #40]	; 0x28
   1080c:	orr	r1, r1, #8
   10810:	cmp	r3, r7
   10814:	strlt	r7, [r4, #44]	; 0x2c
   10818:	cmp	r8, r9
   1081c:	str	r1, [r4, #20]
   10820:	str	r9, [sp, #12]
   10824:	beq	109a8 <fputs@plt+0x75a4>
   10828:	ldr	r3, [r4, #4]
   1082c:	cmp	r3, r9
   10830:	beq	10954 <fputs@plt+0x7550>
   10834:	bl	93f8 <__errno_location@plt>
   10838:	mov	r3, r9
   1083c:	mov	r1, r8
   10840:	mov	r2, r9
   10844:	str	r9, [r0]
   10848:	mov	fp, r0
   1084c:	movw	r0, #53756	; 0xd1fc
   10850:	movt	r0, #2
   10854:	bl	1b548 <_ZdlPv@@Base+0x7b4>
   10858:	subs	r8, r0, #0
   1085c:	ldrne	r3, [r4, #40]	; 0x28
   10860:	strne	r3, [sp, #12]
   10864:	beq	10b08 <fputs@plt+0x7704>
   10868:	cmp	r5, #0
   1086c:	beq	108b8 <fputs@plt+0x74b4>
   10870:	ldr	r3, [r4, #4]
   10874:	cmp	r3, #2
   10878:	bne	10888 <fputs@plt+0x7484>
   1087c:	ldr	r3, [sp, #96]	; 0x60
   10880:	cmp	r3, #0
   10884:	bne	10aa0 <fputs@plt+0x769c>
   10888:	mov	r1, #1
   1088c:	mov	r2, #17
   10890:	mov	r3, r5
   10894:	movw	r0, #56056	; 0xdaf8
   10898:	movt	r0, #1
   1089c:	bl	92a8 <fwrite@plt>
   108a0:	mov	r0, r4
   108a4:	mov	r1, r5
   108a8:	bl	ef84 <fputs@plt+0x5b80>
   108ac:	mov	r0, #10
   108b0:	mov	r1, r5
   108b4:	bl	93c8 <_IO_putc@plt>
   108b8:	ldr	r3, [sp, #12]
   108bc:	mov	r0, sl
   108c0:	mov	r1, r7
   108c4:	mov	r2, r8
   108c8:	str	r5, [sp]
   108cc:	bl	ff28 <fputs@plt+0x6b24>
   108d0:	mov	r0, r8
   108d4:	bl	9140 <fclose@plt>
   108d8:	ldr	r3, [r4, #4]
   108dc:	cmp	r3, #0
   108e0:	bne	108f4 <fputs@plt+0x74f0>
   108e4:	ldr	r0, [sp, #12]
   108e8:	cmp	r0, #0
   108ec:	beq	108f4 <fputs@plt+0x74f0>
   108f0:	bl	9338 <_ZdaPv@plt>
   108f4:	cmp	r5, #0
   108f8:	beq	1092c <fputs@plt+0x7528>
   108fc:	ldr	r3, [r4, #4]
   10900:	cmp	r3, #2
   10904:	bne	10914 <fputs@plt+0x7510>
   10908:	ldr	r3, [sp, #96]	; 0x60
   1090c:	cmp	r3, #0
   10910:	bne	10a84 <fputs@plt+0x7680>
   10914:	movw	r0, #55680	; 0xd980
   10918:	mov	r3, r5
   1091c:	mov	r1, #1
   10920:	movt	r0, #1
   10924:	mov	r2, #14
   10928:	bl	92a8 <fwrite@plt>
   1092c:	ldr	r1, [r4, #20]
   10930:	orr	r1, r1, #2
   10934:	ldr	r2, [sp, #52]	; 0x34
   10938:	bic	r1, r1, #8
   1093c:	ldr	r3, [r6]
   10940:	str	r1, [r4, #20]
   10944:	cmp	r2, r3
   10948:	bne	10b54 <fputs@plt+0x7750>
   1094c:	add	sp, sp, #60	; 0x3c
   10950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10954:	mov	r0, r8
   10958:	add	r1, sp, #12
   1095c:	bl	188c0 <fputs@plt+0xf4bc>
   10960:	subs	r8, r0, #0
   10964:	bne	10868 <fputs@plt+0x7464>
   10968:	ldr	r1, [r4, #40]	; 0x28
   1096c:	add	r0, sp, #32
   10970:	bl	14ef4 <fputs@plt+0xbaf0>
   10974:	movw	r2, #56944	; 0xde70
   10978:	movt	r2, #2
   1097c:	add	r1, sp, #32
   10980:	movw	r0, #56472	; 0xdc98
   10984:	movt	r0, #1
   10988:	mov	r3, r2
   1098c:	bl	15398 <fputs@plt+0xbf94>
   10990:	ldr	r0, [r4, #40]	; 0x28
   10994:	cmp	r0, r9
   10998:	beq	109a0 <fputs@plt+0x759c>
   1099c:	bl	9338 <_ZdaPv@plt>
   109a0:	mov	r3, #0
   109a4:	str	r3, [r4, #40]	; 0x28
   109a8:	cmp	r5, #0
   109ac:	beq	109f8 <fputs@plt+0x75f4>
   109b0:	ldr	r3, [r4, #4]
   109b4:	cmp	r3, #2
   109b8:	bne	109c8 <fputs@plt+0x75c4>
   109bc:	ldr	r3, [sp, #96]	; 0x60
   109c0:	cmp	r3, #0
   109c4:	bne	10ad4 <fputs@plt+0x76d0>
   109c8:	mov	r1, #1
   109cc:	mov	r2, #19
   109d0:	mov	r3, r5
   109d4:	movw	r0, #56612	; 0xdd24
   109d8:	movt	r0, #1
   109dc:	bl	92a8 <fwrite@plt>
   109e0:	mov	r0, r4
   109e4:	mov	r1, r5
   109e8:	bl	ef84 <fputs@plt+0x5b80>
   109ec:	mov	r1, r5
   109f0:	mov	r0, #10
   109f4:	bl	93c8 <_IO_putc@plt>
   109f8:	ldr	r1, [r4, #20]
   109fc:	orr	r1, r1, #1
   10a00:	b	10934 <fputs@plt+0x7530>
   10a04:	ldr	r3, [r4, #12]
   10a08:	ldr	r2, [r4, #16]
   10a0c:	cmp	r3, r2
   10a10:	bge	10a74 <fputs@plt+0x7670>
   10a14:	ldr	r1, [r4, #8]
   10a18:	add	r2, r3, #1
   10a1c:	mov	r0, #0
   10a20:	str	r2, [r4, #12]
   10a24:	movw	r2, #41256	; 0xa128
   10a28:	movt	r2, #2
   10a2c:	strb	r0, [r1, r3]
   10a30:	add	r0, sp, #16
   10a34:	ldr	r3, [r4, #4]
   10a38:	add	r2, r2, r3, lsl #2
   10a3c:	ldr	r1, [r2, #256]	; 0x100
   10a40:	bl	14ef4 <fputs@plt+0xbaf0>
   10a44:	ldr	r1, [r4, #8]
   10a48:	add	r0, sp, #32
   10a4c:	bl	14ef4 <fputs@plt+0xbaf0>
   10a50:	add	r1, sp, #16
   10a54:	add	r2, sp, #32
   10a58:	movw	r0, #56488	; 0xdca8
   10a5c:	movw	r3, #56944	; 0xde70
   10a60:	movt	r0, #1
   10a64:	movt	r3, #2
   10a68:	bl	153f8 <fputs@plt+0xbff4>
   10a6c:	ldr	r1, [r4, #20]
   10a70:	b	10800 <fputs@plt+0x73fc>
   10a74:	add	r0, r4, #8
   10a78:	bl	1bb3c <_ZdlPv@@Base+0xda8>
   10a7c:	ldr	r3, [r4, #12]
   10a80:	b	10a14 <fputs@plt+0x7610>
   10a84:	mov	r3, r5
   10a88:	movw	r0, #56576	; 0xdd00
   10a8c:	mov	r1, #1
   10a90:	mov	r2, #14
   10a94:	movt	r0, #1
   10a98:	bl	92a8 <fwrite@plt>
   10a9c:	b	1092c <fputs@plt+0x7528>
   10aa0:	mov	r2, #17
   10aa4:	mov	r3, r5
   10aa8:	mov	r1, #1
   10aac:	movw	r0, #56556	; 0xdcec
   10ab0:	movt	r0, #1
   10ab4:	bl	92a8 <fwrite@plt>
   10ab8:	add	r0, r4, #8
   10abc:	mov	r1, r5
   10ac0:	bl	e378 <fputs@plt+0x4f74>
   10ac4:	mov	r1, r5
   10ac8:	mov	r0, #10
   10acc:	bl	93c8 <_IO_putc@plt>
   10ad0:	b	108b8 <fputs@plt+0x74b4>
   10ad4:	mov	r2, #19
   10ad8:	mov	r3, r5
   10adc:	mov	r1, #1
   10ae0:	movw	r0, #56592	; 0xdd10
   10ae4:	movt	r0, #1
   10ae8:	bl	92a8 <fwrite@plt>
   10aec:	add	r0, r4, #8
   10af0:	mov	r1, r5
   10af4:	bl	e378 <fputs@plt+0x4f74>
   10af8:	mov	r1, r5
   10afc:	mov	r0, #10
   10b00:	bl	93c8 <_IO_putc@plt>
   10b04:	b	109f8 <fputs@plt+0x75f4>
   10b08:	ldr	r1, [r4, #40]	; 0x28
   10b0c:	add	r0, sp, #16
   10b10:	bl	14ef4 <fputs@plt+0xbaf0>
   10b14:	ldr	r0, [fp]
   10b18:	bl	90ec <strerror@plt>
   10b1c:	mov	r1, r0
   10b20:	add	r0, sp, #32
   10b24:	bl	14ef4 <fputs@plt+0xbaf0>
   10b28:	add	r1, sp, #16
   10b2c:	add	r2, sp, #32
   10b30:	movw	r0, #56536	; 0xdcd8
   10b34:	movw	r3, #56944	; 0xde70
   10b38:	movt	r0, #1
   10b3c:	movt	r3, #2
   10b40:	bl	15398 <fputs@plt+0xbf94>
   10b44:	ldr	r0, [r4, #40]	; 0x28
   10b48:	cmp	r0, #0
   10b4c:	bne	1099c <fputs@plt+0x7598>
   10b50:	b	109a0 <fputs@plt+0x759c>
   10b54:	bl	92f0 <__stack_chk_fail@plt>
   10b58:	ldr	r3, [r0, #12]
   10b5c:	push	{r4, r5, r6, r7, r8, lr}
   10b60:	cmp	r3, #0
   10b64:	sub	sp, sp, #8
   10b68:	mov	r6, r0
   10b6c:	mov	r5, r1
   10b70:	beq	10d0c <fputs@plt+0x7908>
   10b74:	mov	r7, #0
   10b78:	ldr	r2, [r3, #44]	; 0x2c
   10b7c:	ldr	r3, [r3]
   10b80:	cmp	r7, r2
   10b84:	addle	r7, r2, #1
   10b88:	cmp	r3, #0
   10b8c:	bne	10b78 <fputs@plt+0x7774>
   10b90:	cmp	r7, #0
   10b94:	ble	10d0c <fputs@plt+0x7908>
   10b98:	add	r3, r7, #1
   10b9c:	cmp	r3, #532676608	; 0x1fc00000
   10ba0:	bls	10d14 <fputs@plt+0x7910>
   10ba4:	mvn	r0, #0
   10ba8:	bl	92b4 <_Znaj@plt>
   10bac:	mov	r8, r0
   10bb0:	mvn	r0, #0
   10bb4:	bl	92b4 <_Znaj@plt>
   10bb8:	lsl	r7, r7, #2
   10bbc:	mov	r3, r8
   10bc0:	mov	r4, r0
   10bc4:	sub	r2, r0, #4
   10bc8:	add	ip, r0, r7
   10bcc:	mov	r0, #0
   10bd0:	mov	r1, r3
   10bd4:	str	r0, [r3], #4
   10bd8:	str	r1, [r2, #4]!
   10bdc:	cmp	r2, ip
   10be0:	bne	10bd0 <fputs@plt+0x77cc>
   10be4:	ldr	r3, [r6, #12]
   10be8:	cmp	r3, #0
   10bec:	beq	10c24 <fputs@plt+0x7820>
   10bf0:	ldr	r1, [r3, #44]	; 0x2c
   10bf4:	add	r2, r1, #1
   10bf8:	cmp	r1, #0
   10bfc:	lsl	r2, r2, #2
   10c00:	movlt	r2, #0
   10c04:	ldr	r1, [r4, r2]
   10c08:	str	r3, [r1]
   10c0c:	ldr	r1, [r4, r2]
   10c10:	ldr	r1, [r1]
   10c14:	str	r1, [r4, r2]
   10c18:	ldr	r3, [r3]
   10c1c:	cmp	r3, #0
   10c20:	bne	10bf0 <fputs@plt+0x77ec>
   10c24:	add	r7, r7, #4
   10c28:	mov	r3, #0
   10c2c:	str	r3, [r6, #12]
   10c30:	ldr	r2, [r8, r3]
   10c34:	cmp	r2, #0
   10c38:	ldrne	r2, [r4, r3]
   10c3c:	ldrne	r1, [r6, #12]
   10c40:	strne	r1, [r2]
   10c44:	ldrne	r2, [r8, r3]
   10c48:	add	r3, r3, #4
   10c4c:	strne	r2, [r6, #12]
   10c50:	cmp	r3, r7
   10c54:	bne	10c30 <fputs@plt+0x782c>
   10c58:	cmp	r8, #0
   10c5c:	beq	10c68 <fputs@plt+0x7864>
   10c60:	mov	r0, r8
   10c64:	bl	9338 <_ZdaPv@plt>
   10c68:	cmp	r4, #0
   10c6c:	beq	10c78 <fputs@plt+0x7874>
   10c70:	mov	r0, r4
   10c74:	bl	9338 <_ZdaPv@plt>
   10c78:	ldr	r4, [r6, #12]
   10c7c:	cmp	r4, #0
   10c80:	bne	10c8c <fputs@plt+0x7888>
   10c84:	b	10d0c <fputs@plt+0x7908>
   10c88:	mov	r4, r3
   10c8c:	ldr	r3, [r4]
   10c90:	cmp	r3, #0
   10c94:	beq	10cc4 <fputs@plt+0x78c0>
   10c98:	ldr	r1, [r4, #44]	; 0x2c
   10c9c:	ldr	r2, [r3, #44]	; 0x2c
   10ca0:	cmp	r1, r2
   10ca4:	bge	10c88 <fputs@plt+0x7884>
   10ca8:	movw	r1, #56632	; 0xdd38
   10cac:	movw	r0, #267	; 0x10b
   10cb0:	movt	r1, #1
   10cb4:	bl	14028 <fputs@plt+0xac24>
   10cb8:	ldr	r3, [r4]
   10cbc:	cmp	r3, #0
   10cc0:	bne	10c88 <fputs@plt+0x7884>
   10cc4:	ldr	r4, [r6, #12]
   10cc8:	cmp	r4, #0
   10ccc:	beq	10d0c <fputs@plt+0x7908>
   10cd0:	ldr	ip, [r4, #4]
   10cd4:	cmp	ip, #0
   10cd8:	bne	10d00 <fputs@plt+0x78fc>
   10cdc:	ldr	r3, [r4, #44]	; 0x2c
   10ce0:	mov	r1, r4
   10ce4:	mov	r0, r6
   10ce8:	mvn	r2, #0
   10cec:	cmp	r3, #0
   10cf0:	blt	10d00 <fputs@plt+0x78fc>
   10cf4:	ldr	r3, [r5]
   10cf8:	str	ip, [sp]
   10cfc:	bl	107cc <fputs@plt+0x73c8>
   10d00:	ldr	r4, [r4]
   10d04:	cmp	r4, #0
   10d08:	bne	10cd0 <fputs@plt+0x78cc>
   10d0c:	add	sp, sp, #8
   10d10:	pop	{r4, r5, r6, r7, r8, pc}
   10d14:	lsl	r4, r3, #2
   10d18:	mov	r0, r4
   10d1c:	bl	92b4 <_Znaj@plt>
   10d20:	mov	r8, r0
   10d24:	mov	r0, r4
   10d28:	b	10bb4 <fputs@plt+0x77b0>
   10d2c:	push	{r4, r5, r6, r7, lr}
   10d30:	movw	r4, #45416	; 0xb168
   10d34:	movt	r4, #2
   10d38:	sub	sp, sp, #28
   10d3c:	mov	r6, r0
   10d40:	mov	r7, r1
   10d44:	ldr	r3, [r4]
   10d48:	mov	r0, r2
   10d4c:	mov	r5, r2
   10d50:	str	r3, [sp, #20]
   10d54:	bl	a1a8 <fputs@plt+0xda4>
   10d58:	mov	r1, r7
   10d5c:	add	r0, sp, #8
   10d60:	bl	1b904 <_ZdlPv@@Base+0xb70>
   10d64:	mov	r3, #0
   10d68:	mov	r0, r6
   10d6c:	str	r3, [sp]
   10d70:	add	r2, sp, #8
   10d74:	mov	r1, #2
   10d78:	ldr	r3, [pc, #76]	; 10dcc <fputs@plt+0x79c8>
   10d7c:	bl	f040 <fputs@plt+0x5c3c>
   10d80:	mov	r1, r0
   10d84:	ldr	r3, [r5]
   10d88:	mov	ip, #1
   10d8c:	mov	r0, r6
   10d90:	mvn	r2, #0
   10d94:	str	ip, [sp]
   10d98:	bl	107cc <fputs@plt+0x73c8>
   10d9c:	add	r0, sp, #8
   10da0:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
   10da4:	ldr	r2, [sp, #20]
   10da8:	ldr	r3, [r4]
   10dac:	cmp	r2, r3
   10db0:	bne	10dbc <fputs@plt+0x79b8>
   10db4:	add	sp, sp, #28
   10db8:	pop	{r4, r5, r6, r7, pc}
   10dbc:	bl	92f0 <__stack_chk_fail@plt>
   10dc0:	add	r0, sp, #8
   10dc4:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
   10dc8:	bl	91ac <__cxa_end_cleanup@plt>
   10dcc:	andeq	sp, r2, r0, lsl r3
   10dd0:	push	{r4, r5, lr}
   10dd4:	sub	sp, sp, #20
   10dd8:	add	r3, sp, #16
   10ddc:	mov	r4, r2
   10de0:	mov	r5, r0
   10de4:	str	r1, [r3, #-4]!
   10de8:	mov	r1, r3
   10dec:	bl	f684 <fputs@plt+0x6280>
   10df0:	subs	r1, r0, #0
   10df4:	beq	10e20 <fputs@plt+0x7a1c>
   10df8:	ldr	r3, [r1, #4]
   10dfc:	cmp	r3, #0
   10e00:	bne	10e44 <fputs@plt+0x7a40>
   10e04:	cmp	r4, #0
   10e08:	blt	10e2c <fputs@plt+0x7a28>
   10e0c:	str	r3, [sp]
   10e10:	mov	r0, r5
   10e14:	add	r2, r4, #1
   10e18:	ldr	r3, [sp, #32]
   10e1c:	bl	107cc <fputs@plt+0x73c8>
   10e20:	mov	r0, #0
   10e24:	add	sp, sp, #20
   10e28:	pop	{r4, r5, pc}
   10e2c:	ldr	r3, [r1, #20]
   10e30:	mov	r0, #0
   10e34:	orr	r3, r3, #4
   10e38:	str	r3, [r1, #20]
   10e3c:	add	sp, sp, #20
   10e40:	pop	{r4, r5, pc}
   10e44:	mov	r0, r5
   10e48:	mov	ip, #0
   10e4c:	mov	r2, r4
   10e50:	ldr	r3, [sp, #32]
   10e54:	str	ip, [sp]
   10e58:	bl	107cc <fputs@plt+0x73c8>
   10e5c:	mov	r0, #0
   10e60:	add	sp, sp, #20
   10e64:	pop	{r4, r5, pc}
   10e68:	push	{r4, r5, lr}
   10e6c:	sub	sp, sp, #20
   10e70:	add	r3, sp, #16
   10e74:	mov	r5, r2
   10e78:	mov	r4, r0
   10e7c:	str	r1, [r3, #-4]!
   10e80:	mov	r1, r3
   10e84:	bl	f2ec <fputs@plt+0x5ee8>
   10e88:	subs	r1, r0, #0
   10e8c:	beq	10ea8 <fputs@plt+0x7aa4>
   10e90:	mov	ip, #1
   10e94:	mov	r0, r4
   10e98:	mov	r2, r5
   10e9c:	ldr	r3, [sp, #32]
   10ea0:	str	ip, [sp]
   10ea4:	bl	107cc <fputs@plt+0x73c8>
   10ea8:	mov	r0, #0
   10eac:	add	sp, sp, #20
   10eb0:	pop	{r4, r5, pc}
   10eb4:	push	{r4, r5, lr}
   10eb8:	sub	sp, sp, #20
   10ebc:	add	r3, sp, #16
   10ec0:	mov	r5, r2
   10ec4:	mov	r4, r0
   10ec8:	str	r1, [r3, #-4]!
   10ecc:	mov	r1, r3
   10ed0:	bl	f52c <fputs@plt+0x6128>
   10ed4:	subs	r1, r0, #0
   10ed8:	beq	10ef4 <fputs@plt+0x7af0>
   10edc:	mov	ip, #0
   10ee0:	mov	r0, r4
   10ee4:	mov	r2, r5
   10ee8:	ldr	r3, [sp, #32]
   10eec:	str	ip, [sp]
   10ef0:	bl	107cc <fputs@plt+0x73c8>
   10ef4:	mov	r0, #0
   10ef8:	add	sp, sp, #20
   10efc:	pop	{r4, r5, pc}
   10f00:	push	{r4, r5, lr}
   10f04:	sub	sp, sp, #20
   10f08:	add	r3, sp, #16
   10f0c:	mov	r5, r2
   10f10:	mov	r4, r0
   10f14:	str	r1, [r3, #-4]!
   10f18:	mov	r1, r3
   10f1c:	bl	f2ec <fputs@plt+0x5ee8>
   10f20:	subs	r1, r0, #0
   10f24:	beq	10f40 <fputs@plt+0x7b3c>
   10f28:	mov	ip, #0
   10f2c:	mov	r0, r4
   10f30:	mov	r2, r5
   10f34:	ldr	r3, [sp, #32]
   10f38:	str	ip, [sp]
   10f3c:	bl	107cc <fputs@plt+0x73c8>
   10f40:	mov	r0, #0
   10f44:	add	sp, sp, #20
   10f48:	pop	{r4, r5, pc}
   10f4c:	push	{r4, r5, lr}
   10f50:	sub	sp, sp, #20
   10f54:	add	r3, sp, #16
   10f58:	mov	r4, r2
   10f5c:	mov	r5, r0
   10f60:	str	r1, [r3, #-4]!
   10f64:	mov	r1, r3
   10f68:	bl	f428 <fputs@plt+0x6024>
   10f6c:	subs	r1, r0, #0
   10f70:	beq	10f88 <fputs@plt+0x7b84>
   10f74:	cmp	r4, #0
   10f78:	bge	10f94 <fputs@plt+0x7b90>
   10f7c:	ldr	r3, [r1, #20]
   10f80:	orr	r3, r3, #4
   10f84:	str	r3, [r1, #20]
   10f88:	mov	r0, #0
   10f8c:	add	sp, sp, #20
   10f90:	pop	{r4, r5, pc}
   10f94:	mov	r0, r5
   10f98:	mov	ip, #0
   10f9c:	add	r2, r4, #1
   10fa0:	ldr	r3, [sp, #32]
   10fa4:	str	ip, [sp]
   10fa8:	bl	107cc <fputs@plt+0x73c8>
   10fac:	mov	r0, #0
   10fb0:	add	sp, sp, #20
   10fb4:	pop	{r4, r5, pc}
   10fb8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10fbc:	movw	r9, #45416	; 0xb168
   10fc0:	movt	r9, #2
   10fc4:	sub	sp, sp, #528	; 0x210
   10fc8:	add	r1, sp, #528	; 0x210
   10fcc:	mov	r2, #0
   10fd0:	ldr	r3, [r9]
   10fd4:	mov	r8, r0
   10fd8:	str	r2, [r1, #-520]!	; 0xfffffdf8
   10fdc:	movw	r0, #56644	; 0xdd44
   10fe0:	movt	r0, #1
   10fe4:	str	r3, [sp, #524]	; 0x20c
   10fe8:	bl	188c0 <fputs@plt+0xf4bc>
   10fec:	subs	r6, r0, #0
   10ff0:	beq	110d0 <fputs@plt+0x7ccc>
   10ff4:	movw	sl, #56944	; 0xde70
   10ff8:	movt	sl, #2
   10ffc:	mov	r5, #0
   11000:	add	r0, sp, #12
   11004:	mov	r1, #512	; 0x200
   11008:	mov	r2, r6
   1100c:	bl	914c <fgets@plt>
   11010:	cmp	r0, #0
   11014:	beq	11078 <fputs@plt+0x7c74>
   11018:	movw	r1, #56680	; 0xdd68
   1101c:	add	r0, sp, #12
   11020:	movt	r1, #1
   11024:	add	r5, r5, #1
   11028:	bl	9320 <strtok@plt>
   1102c:	subs	r4, r0, #0
   11030:	beq	11000 <fputs@plt+0x7bfc>
   11034:	ldrb	r3, [r4]
   11038:	cmp	r3, #35	; 0x23
   1103c:	beq	11000 <fputs@plt+0x7bfc>
   11040:	movw	r1, #56680	; 0xdd68
   11044:	mov	r0, #0
   11048:	movt	r1, #1
   1104c:	bl	9320 <strtok@plt>
   11050:	subs	r7, r0, #0
   11054:	beq	110a8 <fputs@plt+0x7ca4>
   11058:	mov	r1, r4
   1105c:	mov	r0, r8
   11060:	bl	f13c <fputs@plt+0x5d38>
   11064:	mov	r4, r0
   11068:	mov	r0, r7
   1106c:	bl	1c1b4 <_ZdlPv@@Base+0x1420>
   11070:	str	r0, [r4, #40]	; 0x28
   11074:	b	11000 <fputs@plt+0x7bfc>
   11078:	ldr	r0, [sp, #8]
   1107c:	cmp	r0, #0
   11080:	beq	11088 <fputs@plt+0x7c84>
   11084:	bl	9338 <_ZdaPv@plt>
   11088:	mov	r0, r6
   1108c:	bl	9140 <fclose@plt>
   11090:	ldr	r2, [sp, #524]	; 0x20c
   11094:	ldr	r3, [r9]
   11098:	cmp	r2, r3
   1109c:	bne	110f0 <fputs@plt+0x7cec>
   110a0:	add	sp, sp, #528	; 0x210
   110a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   110a8:	ldr	r0, [sp, #8]
   110ac:	movw	r2, #56688	; 0xdd70
   110b0:	str	sl, [sp]
   110b4:	movt	r2, #1
   110b8:	str	sl, [sp, #4]
   110bc:	movw	r3, #56944	; 0xde70
   110c0:	mov	r1, r5
   110c4:	movt	r3, #2
   110c8:	bl	154a0 <fputs@plt+0xc09c>
   110cc:	b	11058 <fputs@plt+0x7c54>
   110d0:	movw	r1, #56944	; 0xde70
   110d4:	movt	r1, #2
   110d8:	movw	r0, #56656	; 0xdd50
   110dc:	movt	r0, #1
   110e0:	mov	r2, r1
   110e4:	mov	r3, r1
   110e8:	bl	153f8 <fputs@plt+0xbff4>
   110ec:	b	10ff4 <fputs@plt+0x7bf0>
   110f0:	bl	92f0 <__stack_chk_fail@plt>
   110f4:	push	{r4, r5, lr}
   110f8:	movw	r5, #45416	; 0xb168
   110fc:	movt	r5, #2
   11100:	sub	sp, sp, #44	; 0x2c
   11104:	mov	r3, #0
   11108:	str	r3, [r0, #4]
   1110c:	ldr	r2, [r5]
   11110:	mov	r4, r0
   11114:	str	r3, [r0]
   11118:	str	r3, [r0, #12]
   1111c:	str	r2, [sp, #36]	; 0x24
   11120:	bl	10fb8 <fputs@plt+0x7bb4>
   11124:	add	r0, sp, #12
   11128:	movw	r1, #55028	; 0xd6f4
   1112c:	movt	r1, #1
   11130:	bl	1b904 <_ZdlPv@@Base+0xb70>
   11134:	movw	r0, #45360	; 0xb130
   11138:	add	r1, sp, #8
   1113c:	movt	r0, #2
   11140:	bl	e594 <fputs@plt+0x5190>
   11144:	movw	r3, #45364	; 0xb134
   11148:	movt	r3, #2
   1114c:	cmp	r0, #0
   11150:	streq	r0, [sp, #8]
   11154:	ldr	r1, [r3]
   11158:	add	r0, sp, #24
   1115c:	bl	1b904 <_ZdlPv@@Base+0xb70>
   11160:	ldr	ip, [sp, #8]
   11164:	mov	r0, r4
   11168:	mov	r1, #1
   1116c:	add	r2, sp, #12
   11170:	add	r3, sp, #24
   11174:	str	ip, [sp]
   11178:	bl	f040 <fputs@plt+0x5c3c>
   1117c:	mov	r3, r0
   11180:	add	r0, sp, #24
   11184:	ldr	r2, [r3, #20]
   11188:	str	r3, [r4, #8]
   1118c:	orr	r2, r2, #2
   11190:	str	r2, [r3, #20]
   11194:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
   11198:	add	r0, sp, #12
   1119c:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
   111a0:	ldr	r2, [sp, #36]	; 0x24
   111a4:	ldr	r3, [r5]
   111a8:	mov	r0, r4
   111ac:	cmp	r2, r3
   111b0:	bne	111bc <fputs@plt+0x7db8>
   111b4:	add	sp, sp, #44	; 0x2c
   111b8:	pop	{r4, r5, pc}
   111bc:	bl	92f0 <__stack_chk_fail@plt>
   111c0:	add	r0, sp, #24
   111c4:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
   111c8:	add	r0, sp, #12
   111cc:	bl	1b9f0 <_ZdlPv@@Base+0xc5c>
   111d0:	bl	91ac <__cxa_end_cleanup@plt>
   111d4:	b	111c8 <fputs@plt+0x7dc4>
   111d8:	ldr	r3, [r0]
   111dc:	push	{r4, r5, r6, r7, r8, lr}
   111e0:	cmp	r3, #0
   111e4:	mov	r5, r0
   111e8:	mov	r6, r1
   111ec:	popeq	{r4, r5, r6, r7, r8, pc}
   111f0:	movw	r0, #56708	; 0xdd84
   111f4:	mov	r1, #1
   111f8:	movt	r0, #1
   111fc:	mov	r2, #13
   11200:	mov	r3, r6
   11204:	ldr	r8, [pc, #76]	; 11258 <fputs@plt+0x7e54>
   11208:	bl	92a8 <fwrite@plt>
   1120c:	mov	r4, #0
   11210:	mov	r7, #1
   11214:	ldr	r2, [r5]
   11218:	ands	r2, r2, r7, lsl r4
   1121c:	bne	1123c <fputs@plt+0x7e38>
   11220:	add	r4, r4, #1
   11224:	cmp	r4, #4
   11228:	bne	11214 <fputs@plt+0x7e10>
   1122c:	mov	r1, r6
   11230:	mov	r0, #10
   11234:	pop	{r4, r5, r6, r7, r8, lr}
   11238:	b	93c8 <_IO_putc@plt>
   1123c:	mov	r1, r6
   11240:	mov	r0, #32
   11244:	bl	93c8 <_IO_putc@plt>
   11248:	ldr	r0, [r8, r4, lsl #2]
   1124c:	mov	r1, r6
   11250:	bl	9404 <fputs@plt>
   11254:	b	11220 <fputs@plt+0x7e1c>
   11258:	andeq	sl, r2, r4, asr r2
   1125c:	push	{r4, r5, r6, lr}
   11260:	mov	r5, r0
   11264:	ldr	r4, [r0, #12]
   11268:	sub	sp, sp, #8
   1126c:	mov	r6, r1
   11270:	cmp	r4, #0
   11274:	bne	11288 <fputs@plt+0x7e84>
   11278:	b	112c0 <fputs@plt+0x7ebc>
   1127c:	ldr	r4, [r4]
   11280:	cmp	r4, #0
   11284:	beq	112c0 <fputs@plt+0x7ebc>
   11288:	ldr	r3, [r4, #4]
   1128c:	cmp	r3, #0
   11290:	bne	1127c <fputs@plt+0x7e78>
   11294:	ldr	r2, [r4, #20]
   11298:	tst	r2, #4
   1129c:	beq	1127c <fputs@plt+0x7e78>
   112a0:	mov	r1, r4
   112a4:	mov	r2, r3
   112a8:	str	r3, [sp]
   112ac:	mov	r0, r5
   112b0:	bl	107cc <fputs@plt+0x73c8>
   112b4:	ldr	r4, [r4]
   112b8:	cmp	r4, #0
   112bc:	bne	11288 <fputs@plt+0x7e84>
   112c0:	mov	r0, r5
   112c4:	mov	r1, #1
   112c8:	ldr	r2, [r6]
   112cc:	bl	f24c <fputs@plt+0x5e48>
   112d0:	mov	r1, #2
   112d4:	mov	r0, r5
   112d8:	ldr	r2, [r6]
   112dc:	bl	f24c <fputs@plt+0x5e48>
   112e0:	ldr	r3, [r5, #4]
   112e4:	ldr	r1, [r6]
   112e8:	cmp	r3, #0
   112ec:	beq	11308 <fputs@plt+0x7f04>
   112f0:	mov	r0, r1
   112f4:	movw	r2, #56724	; 0xdd94
   112f8:	mov	r1, #1
   112fc:	movt	r2, #1
   11300:	bl	92fc <__fprintf_chk@plt>
   11304:	ldr	r1, [r6]
   11308:	mov	r0, r5
   1130c:	add	sp, sp, #8
   11310:	pop	{r4, r5, r6, lr}
   11314:	b	111d8 <fputs@plt+0x7dd4>
   11318:	ldr	r3, [r0, #4]
   1131c:	cmp	r3, #0
   11320:	bxeq	lr
   11324:	mov	r0, r1
   11328:	movw	r2, #56724	; 0xdd94
   1132c:	mov	r1, #1
   11330:	movt	r2, #1
   11334:	b	92fc <__fprintf_chk@plt>
   11338:	push	{r4, lr}
   1133c:	mov	r4, r0
   11340:	mov	r3, #4
   11344:	mov	r0, #16
   11348:	str	r3, [r4]
   1134c:	bl	92b4 <_Znaj@plt>
   11350:	mov	r3, #0
   11354:	str	r3, [r4, #4]
   11358:	str	r0, [r4, #8]
   1135c:	mov	r0, r4
   11360:	pop	{r4, pc}
   11364:	push	{r3, r4, r5, lr}
   11368:	subs	r5, r1, #0
   1136c:	mov	r4, r0
   11370:	beq	1139c <fputs@plt+0x7f98>
   11374:	cmp	r5, #532676608	; 0x1fc00000
   11378:	str	r5, [r0]
   1137c:	mvnhi	r0, #0
   11380:	bls	113bc <fputs@plt+0x7fb8>
   11384:	bl	92b4 <_Znaj@plt>
   11388:	mov	r3, #0
   1138c:	str	r3, [r4, #4]
   11390:	str	r0, [r4, #8]
   11394:	mov	r0, r4
   11398:	pop	{r3, r4, r5, pc}
   1139c:	movw	r1, #56944	; 0xde70
   113a0:	movt	r1, #2
   113a4:	movw	r0, #57288	; 0xdfc8
   113a8:	movt	r0, #1
   113ac:	mov	r2, r1
   113b0:	mov	r3, r1
   113b4:	bl	153f8 <fputs@plt+0xbff4>
   113b8:	str	r5, [r4]
   113bc:	lsl	r0, r5, #2
   113c0:	b	11384 <fputs@plt+0x7f80>
   113c4:	push	{r4, lr}
   113c8:	mov	r4, r0
   113cc:	ldr	r0, [r0, #8]
   113d0:	cmp	r0, #0
   113d4:	beq	113dc <fputs@plt+0x7fd8>
   113d8:	bl	9338 <_ZdaPv@plt>
   113dc:	mov	r0, r4
   113e0:	pop	{r4, pc}
   113e4:	push	{r4, r5, r6, lr}
   113e8:	mov	r4, r0
   113ec:	ldm	r0, {r0, ip}
   113f0:	mov	r6, r1
   113f4:	cmp	ip, r0
   113f8:	bcc	11478 <fputs@plt+0x8074>
   113fc:	lsl	r3, r0, #1
   11400:	str	r3, [r4]
   11404:	cmp	r3, #532676608	; 0x1fc00000
   11408:	ldr	r5, [r4, #8]
   1140c:	lslls	r0, r0, #3
   11410:	mvnhi	r0, #0
   11414:	bl	92b4 <_Znaj@plt>
   11418:	ldr	ip, [r4, #4]
   1141c:	cmp	ip, #0
   11420:	movne	r3, #0
   11424:	str	r0, [r4, #8]
   11428:	movne	r2, r3
   1142c:	beq	1144c <fputs@plt+0x8048>
   11430:	ldr	ip, [r5, r3]
   11434:	add	r2, r2, #1
   11438:	str	ip, [r0, r3]
   1143c:	add	r3, r3, #4
   11440:	ldr	ip, [r4, #4]
   11444:	cmp	ip, r2
   11448:	bhi	11430 <fputs@plt+0x802c>
   1144c:	cmp	r5, #0
   11450:	beq	11464 <fputs@plt+0x8060>
   11454:	mov	r0, r5
   11458:	bl	9338 <_ZdaPv@plt>
   1145c:	ldr	r0, [r4, #8]
   11460:	ldr	ip, [r4, #4]
   11464:	str	r6, [r0, ip, lsl #2]
   11468:	ldr	r3, [r4, #4]
   1146c:	add	r3, r3, #1
   11470:	str	r3, [r4, #4]
   11474:	pop	{r4, r5, r6, pc}
   11478:	ldr	r0, [r4, #8]
   1147c:	b	11464 <fputs@plt+0x8060>
   11480:	push	{r3, r4, r5, lr}
   11484:	mov	r3, #128	; 0x80
   11488:	mov	r5, #0
   1148c:	mov	r4, r0
   11490:	stm	r0, {r3, r5}
   11494:	mov	r0, #512	; 0x200
   11498:	bl	92b4 <_Znaj@plt>
   1149c:	mov	r2, r5
   114a0:	add	r1, r0, #512	; 0x200
   114a4:	mov	r3, r0
   114a8:	str	r2, [r3], #4
   114ac:	cmp	r3, r1
   114b0:	bne	114a8 <fputs@plt+0x80a4>
   114b4:	str	r0, [r4, #8]
   114b8:	mov	r0, r4
   114bc:	pop	{r3, r4, r5, pc}
   114c0:	push	{r4, lr}
   114c4:	mov	r4, r0
   114c8:	ldr	r0, [r0, #8]
   114cc:	cmp	r0, #0
   114d0:	beq	114d8 <fputs@plt+0x80d4>
   114d4:	bl	9338 <_ZdaPv@plt>
   114d8:	mov	r0, r4
   114dc:	pop	{r4, pc}
   114e0:	push	{r3, r4, r5, r6, r7, lr}
   114e4:	mov	r6, r0
   114e8:	ldm	r0, {r0, r3}
   114ec:	mov	r7, r1
   114f0:	cmp	r3, r0
   114f4:	bcc	11590 <fputs@plt+0x818c>
   114f8:	lsl	r4, r0, #1
   114fc:	str	r4, [r6]
   11500:	cmp	r4, #532676608	; 0x1fc00000
   11504:	ldr	r5, [r6, #8]
   11508:	lslls	r0, r0, #3
   1150c:	mvnhi	r0, #0
   11510:	bl	92b4 <_Znaj@plt>
   11514:	cmp	r4, #0
   11518:	movne	r3, #0
   1151c:	mov	ip, r0
   11520:	movne	r2, r0
   11524:	movne	r1, r3
   11528:	beq	1153c <fputs@plt+0x8138>
   1152c:	add	r3, r3, #1
   11530:	str	r1, [r2], #4
   11534:	cmp	r3, r4
   11538:	bne	1152c <fputs@plt+0x8128>
   1153c:	ldr	r0, [r6, #4]
   11540:	str	ip, [r6, #8]
   11544:	cmp	r0, #0
   11548:	lslne	r1, r0, #2
   1154c:	movne	r3, #0
   11550:	beq	11568 <fputs@plt+0x8164>
   11554:	ldr	r2, [r5, r3]
   11558:	str	r2, [ip, r3]
   1155c:	add	r3, r3, #4
   11560:	cmp	r3, r1
   11564:	bne	11554 <fputs@plt+0x8150>
   11568:	cmp	r5, #0
   1156c:	moveq	r3, r0
   11570:	beq	11580 <fputs@plt+0x817c>
   11574:	mov	r0, r5
   11578:	bl	9338 <_ZdaPv@plt>
   1157c:	ldmib	r6, {r3, ip}
   11580:	str	r7, [ip, r3, lsl #2]
   11584:	add	r3, r3, #1
   11588:	str	r3, [r6, #4]
   1158c:	pop	{r3, r4, r5, r6, r7, pc}
   11590:	ldr	ip, [r6, #8]
   11594:	b	11580 <fputs@plt+0x817c>
   11598:	push	{r4, lr}
   1159c:	mov	r4, r0
   115a0:	ldr	r0, [r0, #4]
   115a4:	add	r0, r0, #1
   115a8:	bl	92b4 <_Znaj@plt>
   115ac:	ldr	r2, [r4, #4]
   115b0:	cmp	r2, #0
   115b4:	mov	r1, r0
   115b8:	beq	115dc <fputs@plt+0x81d8>
   115bc:	mov	r3, #0
   115c0:	ldr	r2, [r4, #8]
   115c4:	ldr	r2, [r2, r3, lsl #2]
   115c8:	strb	r2, [r1, r3]
   115cc:	add	r3, r3, #1
   115d0:	ldr	r2, [r4, #4]
   115d4:	cmp	r2, r3
   115d8:	bhi	115c0 <fputs@plt+0x81bc>
   115dc:	mov	r3, #0
   115e0:	mov	r0, r1
   115e4:	strb	r3, [r1, r2]
   115e8:	pop	{r4, pc}
   115ec:	mov	r3, #0
   115f0:	str	r3, [r0, #4]
   115f4:	bx	lr
   115f8:	rsb	r0, r0, #1000	; 0x3e8
   115fc:	movw	r3, #19923	; 0x4dd3
   11600:	movt	r3, #4194	; 0x1062
   11604:	lsl	r0, r0, #16
   11608:	umull	r2, r0, r3, r0
   1160c:	lsr	r0, r0, #6
   11610:	bx	lr
   11614:	push	{r3, r4, r5, lr}
   11618:	movw	r4, #54048	; 0xd320
   1161c:	movt	r4, #2
   11620:	ldr	r3, [r4]
   11624:	ldr	r5, [r3, #24]
   11628:	cmp	r5, #0
   1162c:	moveq	r0, r3
   11630:	beq	11648 <fputs@plt+0x8244>
   11634:	mov	r0, r5
   11638:	bl	14090 <fputs@plt+0xac8c>
   1163c:	mov	r0, r5
   11640:	bl	14108 <fputs@plt+0xad04>
   11644:	ldr	r0, [r4]
   11648:	ldr	r5, [r0, #28]
   1164c:	cmp	r5, #0
   11650:	beq	11668 <fputs@plt+0x8264>
   11654:	mov	r0, r5
   11658:	bl	14090 <fputs@plt+0xac8c>
   1165c:	mov	r0, r5
   11660:	bl	14108 <fputs@plt+0xad04>
   11664:	ldr	r0, [r4]
   11668:	bl	1ad94 <_ZdlPv@@Base>
   1166c:	mov	r3, #0
   11670:	str	r3, [r4]
   11674:	pop	{r3, r4, r5, pc}
   11678:	push	{r4, lr}
   1167c:	movw	r4, #45416	; 0xb168
   11680:	movt	r4, #2
   11684:	sub	sp, sp, #24
   11688:	mov	r1, r0
   1168c:	ldr	r3, [r4]
   11690:	mov	r0, sp
   11694:	str	r3, [sp, #20]
   11698:	bl	14f40 <fputs@plt+0xbb3c>
   1169c:	movw	r2, #56944	; 0xde70
   116a0:	movt	r2, #2
   116a4:	mov	r1, sp
   116a8:	movw	r0, #57336	; 0xdff8
   116ac:	mov	r3, r2
   116b0:	movt	r0, #1
   116b4:	bl	153f8 <fputs@plt+0xbff4>
   116b8:	ldr	r2, [sp, #20]
   116bc:	ldr	r3, [r4]
   116c0:	cmp	r2, r3
   116c4:	bne	116d0 <fputs@plt+0x82cc>
   116c8:	add	sp, sp, #24
   116cc:	pop	{r4, pc}
   116d0:	bl	92f0 <__stack_chk_fail@plt>
   116d4:	push	{r3, r4, r5, lr}
   116d8:	movw	r4, #54048	; 0xd320
   116dc:	movt	r4, #2
   116e0:	ldr	r0, [r4, #4]
   116e4:	bl	9170 <_IO_getc@plt>
   116e8:	add	r3, r0, #1
   116ec:	mov	r5, r0
   116f0:	cmp	r3, #33	; 0x21
   116f4:	ldrls	pc, [pc, r3, lsl #2]
   116f8:	b	117a0 <fputs@plt+0x839c>
   116fc:	andeq	r1, r1, r4, lsl #15
   11700:	andeq	r1, r1, r0, lsr #15
   11704:	andeq	r1, r1, r0, lsr #15
   11708:	andeq	r1, r1, r0, lsr #15
   1170c:	andeq	r1, r1, r0, lsr #15
   11710:	andeq	r1, r1, r0, lsr #15
   11714:	andeq	r1, r1, r0, lsr #15
   11718:	andeq	r1, r1, r0, lsr #15
   1171c:	andeq	r1, r1, r0, lsr #15
   11720:	andeq	r1, r1, r0, lsr #15
   11724:	andeq	r1, r1, r0, ror #13
   11728:	andeq	r1, r1, r4, lsl #15
   1172c:	andeq	r1, r1, r0, lsr #15
   11730:	andeq	r1, r1, r0, lsr #15
   11734:	andeq	r1, r1, r0, lsr #15
   11738:	andeq	r1, r1, r0, lsr #15
   1173c:	andeq	r1, r1, r0, lsr #15
   11740:	andeq	r1, r1, r0, lsr #15
   11744:	andeq	r1, r1, r0, lsr #15
   11748:	andeq	r1, r1, r0, lsr #15
   1174c:	andeq	r1, r1, r0, lsr #15
   11750:	andeq	r1, r1, r0, lsr #15
   11754:	andeq	r1, r1, r0, lsr #15
   11758:	andeq	r1, r1, r0, lsr #15
   1175c:	andeq	r1, r1, r0, lsr #15
   11760:	andeq	r1, r1, r0, lsr #15
   11764:	andeq	r1, r1, r0, lsr #15
   11768:	andeq	r1, r1, r0, lsr #15
   1176c:	andeq	r1, r1, r0, lsr #15
   11770:	andeq	r1, r1, r0, lsr #15
   11774:	andeq	r1, r1, r0, lsr #15
   11778:	andeq	r1, r1, r0, lsr #15
   1177c:	andeq	r1, r1, r0, lsr #15
   11780:	andeq	r1, r1, r0, ror #13
   11784:	movw	r1, #56944	; 0xde70
   11788:	movt	r1, #2
   1178c:	movw	r0, #55720	; 0xd9a8
   11790:	movt	r0, #1
   11794:	mov	r2, r1
   11798:	mov	r3, r1
   1179c:	bl	15398 <fputs@plt+0xbf94>
   117a0:	mov	r0, r5
   117a4:	pop	{r3, r4, r5, pc}
   117a8:	push	{r4, r5, r6, lr}
   117ac:	movw	r6, #45416	; 0xb168
   117b0:	movt	r6, #2
   117b4:	sub	sp, sp, #16
   117b8:	ldr	r3, [r6]
   117bc:	mov	r0, sp
   117c0:	str	r3, [sp, #12]
   117c4:	bl	11480 <fputs@plt+0x807c>
   117c8:	bl	116d4 <fputs@plt+0x82d0>
   117cc:	cmn	r0, #1
   117d0:	mov	r1, r0
   117d4:	movwne	r5, #54048	; 0xd320
   117d8:	movtne	r5, #2
   117dc:	bne	11808 <fputs@plt+0x8404>
   117e0:	b	11878 <fputs@plt+0x8474>
   117e4:	mov	r0, sp
   117e8:	bl	114e0 <fputs@plt+0x80dc>
   117ec:	movw	r4, #54048	; 0xd320
   117f0:	movt	r4, #2
   117f4:	ldr	r0, [r4, #4]
   117f8:	bl	9170 <_IO_getc@plt>
   117fc:	cmn	r0, #1
   11800:	mov	r1, r0
   11804:	beq	11878 <fputs@plt+0x8474>
   11808:	cmp	r0, #10
   1180c:	bne	117e4 <fputs@plt+0x83e0>
   11810:	ldr	r3, [r5, #8]
   11814:	movw	r4, #54048	; 0xd320
   11818:	ldr	r0, [r5, #4]
   1181c:	movt	r4, #2
   11820:	add	r3, r3, #1
   11824:	str	r3, [r5, #8]
   11828:	bl	9170 <_IO_getc@plt>
   1182c:	cmp	r0, #43	; 0x2b
   11830:	bne	11844 <fputs@plt+0x8440>
   11834:	mov	r0, sp
   11838:	mov	r1, #10
   1183c:	bl	114e0 <fputs@plt+0x80dc>
   11840:	b	117f4 <fputs@plt+0x83f0>
   11844:	cmn	r0, #1
   11848:	beq	11878 <fputs@plt+0x8474>
   1184c:	ldr	r1, [r4, #4]
   11850:	bl	91b8 <ungetc@plt>
   11854:	cmn	r0, #1
   11858:	bne	11878 <fputs@plt+0x8474>
   1185c:	movw	r1, #56944	; 0xde70
   11860:	movt	r1, #2
   11864:	movw	r0, #57384	; 0xe028
   11868:	movt	r0, #1
   1186c:	mov	r2, r1
   11870:	mov	r3, r1
   11874:	bl	153f8 <fputs@plt+0xbff4>
   11878:	mov	r0, sp
   1187c:	bl	11598 <fputs@plt+0x8194>
   11880:	mov	r4, r0
   11884:	ldr	r0, [sp, #8]
   11888:	cmp	r0, #0
   1188c:	beq	11894 <fputs@plt+0x8490>
   11890:	bl	9338 <_ZdaPv@plt>
   11894:	ldr	r2, [sp, #12]
   11898:	mov	r0, r4
   1189c:	ldr	r3, [r6]
   118a0:	cmp	r2, r3
   118a4:	bne	118c4 <fputs@plt+0x84c0>
   118a8:	add	sp, sp, #16
   118ac:	pop	{r4, r5, r6, pc}
   118b0:	ldr	r0, [sp, #8]
   118b4:	cmp	r0, #0
   118b8:	beq	118c0 <fputs@plt+0x84bc>
   118bc:	bl	9338 <_ZdaPv@plt>
   118c0:	bl	91ac <__cxa_end_cleanup@plt>
   118c4:	bl	92f0 <__stack_chk_fail@plt>
   118c8:	push	{r4, r5, r6, r7, lr}
   118cc:	movw	r6, #45416	; 0xb168
   118d0:	movt	r6, #2
   118d4:	sub	sp, sp, #20
   118d8:	ldr	r3, [r6]
   118dc:	mov	r0, sp
   118e0:	str	r3, [sp, #12]
   118e4:	bl	11480 <fputs@plt+0x807c>
   118e8:	bl	116d4 <fputs@plt+0x82d0>
   118ec:	cmp	r0, #45	; 0x2d
   118f0:	mov	r4, r0
   118f4:	beq	11a34 <fputs@plt+0x8630>
   118f8:	sub	r3, r4, #48	; 0x30
   118fc:	cmp	r3, #9
   11900:	movwls	r5, #54048	; 0xd320
   11904:	movtls	r5, #2
   11908:	bhi	119f4 <fputs@plt+0x85f0>
   1190c:	mov	r1, r4
   11910:	mov	r0, sp
   11914:	bl	114e0 <fputs@plt+0x80dc>
   11918:	ldr	r0, [r5, #4]
   1191c:	bl	9170 <_IO_getc@plt>
   11920:	sub	r3, r0, #48	; 0x30
   11924:	mov	r4, r0
   11928:	cmp	r3, #9
   1192c:	bls	1190c <fputs@plt+0x8508>
   11930:	cmn	r4, #1
   11934:	beq	11954 <fputs@plt+0x8550>
   11938:	movw	r3, #54048	; 0xd320
   1193c:	movt	r3, #2
   11940:	mov	r0, r4
   11944:	ldr	r1, [r3, #4]
   11948:	bl	91b8 <ungetc@plt>
   1194c:	cmn	r0, #1
   11950:	beq	11a14 <fputs@plt+0x8610>
   11954:	mov	r0, sp
   11958:	bl	11598 <fputs@plt+0x8194>
   1195c:	mov	r4, r0
   11960:	bl	93f8 <__errno_location@plt>
   11964:	mov	r1, #0
   11968:	mov	r2, #10
   1196c:	mov	r7, r0
   11970:	mov	r0, r4
   11974:	str	r1, [r7]
   11978:	bl	9254 <strtol@plt>
   1197c:	ldr	r3, [r7]
   11980:	cmp	r3, #0
   11984:	mov	r5, r0
   11988:	bne	119d0 <fputs@plt+0x85cc>
   1198c:	cmp	r0, #-2147483648	; 0x80000000
   11990:	beq	119d0 <fputs@plt+0x85cc>
   11994:	cmp	r4, #0
   11998:	beq	119a4 <fputs@plt+0x85a0>
   1199c:	mov	r0, r4
   119a0:	bl	9338 <_ZdaPv@plt>
   119a4:	ldr	r0, [sp, #8]
   119a8:	cmp	r0, #0
   119ac:	beq	119b4 <fputs@plt+0x85b0>
   119b0:	bl	9338 <_ZdaPv@plt>
   119b4:	ldr	r2, [sp, #12]
   119b8:	mov	r0, r5
   119bc:	ldr	r3, [r6]
   119c0:	cmp	r2, r3
   119c4:	bne	11a6c <fputs@plt+0x8668>
   119c8:	add	sp, sp, #20
   119cc:	pop	{r4, r5, r6, r7, pc}
   119d0:	movw	r1, #56944	; 0xde70
   119d4:	movt	r1, #2
   119d8:	movw	r0, #57440	; 0xe060
   119dc:	movt	r0, #1
   119e0:	mov	r2, r1
   119e4:	mov	r3, r1
   119e8:	bl	15398 <fputs@plt+0xbf94>
   119ec:	mov	r5, #0
   119f0:	b	11994 <fputs@plt+0x8590>
   119f4:	movw	r1, #56944	; 0xde70
   119f8:	movt	r1, #2
   119fc:	movw	r0, #57412	; 0xe044
   11a00:	movt	r0, #1
   11a04:	mov	r2, r1
   11a08:	mov	r3, r1
   11a0c:	bl	153f8 <fputs@plt+0xbff4>
   11a10:	b	11930 <fputs@plt+0x852c>
   11a14:	movw	r1, #56944	; 0xde70
   11a18:	movt	r1, #2
   11a1c:	movw	r0, #57384	; 0xe028
   11a20:	movt	r0, #1
   11a24:	mov	r2, r1
   11a28:	mov	r3, r1
   11a2c:	bl	153f8 <fputs@plt+0xbff4>
   11a30:	b	11954 <fputs@plt+0x8550>
   11a34:	mov	r1, r0
   11a38:	mov	r0, sp
   11a3c:	bl	114e0 <fputs@plt+0x80dc>
   11a40:	movw	r3, #54048	; 0xd320
   11a44:	movt	r3, #2
   11a48:	ldr	r0, [r3, #4]
   11a4c:	bl	9170 <_IO_getc@plt>
   11a50:	mov	r4, r0
   11a54:	b	118f8 <fputs@plt+0x84f4>
   11a58:	ldr	r0, [sp, #8]
   11a5c:	cmp	r0, #0
   11a60:	beq	11a68 <fputs@plt+0x8664>
   11a64:	bl	9338 <_ZdaPv@plt>
   11a68:	bl	91ac <__cxa_end_cleanup@plt>
   11a6c:	bl	92f0 <__stack_chk_fail@plt>
   11a70:	push	{r3, lr}
   11a74:	bl	118c8 <fputs@plt+0x84c4>
   11a78:	cmp	r0, #65536	; 0x10000
   11a7c:	popls	{r3, pc}
   11a80:	movw	r1, #56944	; 0xde70
   11a84:	movt	r1, #2
   11a88:	movw	r0, #57468	; 0xe07c
   11a8c:	movt	r0, #1
   11a90:	mov	r2, r1
   11a94:	mov	r3, r1
   11a98:	bl	15398 <fputs@plt+0xbf94>
   11a9c:	mov	r0, #0
   11aa0:	pop	{r3, pc}
   11aa4:	push	{r4, r5, r6, lr}
   11aa8:	movw	r6, #45416	; 0xb168
   11aac:	movt	r6, #2
   11ab0:	sub	sp, sp, #16
   11ab4:	ldr	r3, [r6]
   11ab8:	mov	r0, sp
   11abc:	str	r3, [sp, #12]
   11ac0:	bl	11480 <fputs@plt+0x807c>
   11ac4:	bl	116d4 <fputs@plt+0x82d0>
   11ac8:	cmp	r0, #32
   11acc:	mov	r3, r0
   11ad0:	beq	11ba0 <fputs@plt+0x879c>
   11ad4:	sub	r2, r0, #9
   11ad8:	cmp	r2, #1
   11adc:	bls	11b98 <fputs@plt+0x8794>
   11ae0:	cmn	r0, #1
   11ae4:	movwne	r5, #54048	; 0xd320
   11ae8:	movtne	r5, #2
   11aec:	bne	11b3c <fputs@plt+0x8738>
   11af0:	mov	r0, sp
   11af4:	bl	11598 <fputs@plt+0x8194>
   11af8:	mov	r4, r0
   11afc:	ldr	r0, [sp, #8]
   11b00:	cmp	r0, #0
   11b04:	beq	11b0c <fputs@plt+0x8708>
   11b08:	bl	9338 <_ZdaPv@plt>
   11b0c:	ldr	r2, [sp, #12]
   11b10:	mov	r0, r4
   11b14:	ldr	r3, [r6]
   11b18:	cmp	r2, r3
   11b1c:	bne	11bac <fputs@plt+0x87a8>
   11b20:	add	sp, sp, #16
   11b24:	pop	{r4, r5, r6, pc}
   11b28:	sub	r3, r0, #9
   11b2c:	cmp	r3, #1
   11b30:	bls	11b60 <fputs@plt+0x875c>
   11b34:	cmn	r0, #1
   11b38:	beq	11af0 <fputs@plt+0x86ec>
   11b3c:	mov	r1, r0
   11b40:	mov	r0, sp
   11b44:	bl	114e0 <fputs@plt+0x80dc>
   11b48:	ldr	r0, [r5, #4]
   11b4c:	movw	r4, #54048	; 0xd320
   11b50:	movt	r4, #2
   11b54:	bl	9170 <_IO_getc@plt>
   11b58:	cmp	r0, #32
   11b5c:	bne	11b28 <fputs@plt+0x8724>
   11b60:	mov	r3, r0
   11b64:	mov	r0, r3
   11b68:	ldr	r1, [r4, #4]
   11b6c:	bl	91b8 <ungetc@plt>
   11b70:	cmn	r0, #1
   11b74:	bne	11af0 <fputs@plt+0x86ec>
   11b78:	movw	r1, #56944	; 0xde70
   11b7c:	movt	r1, #2
   11b80:	movw	r0, #57384	; 0xe028
   11b84:	movt	r0, #1
   11b88:	mov	r2, r1
   11b8c:	mov	r3, r1
   11b90:	bl	153f8 <fputs@plt+0xbff4>
   11b94:	b	11af0 <fputs@plt+0x86ec>
   11b98:	cmn	r0, #1
   11b9c:	beq	11af0 <fputs@plt+0x86ec>
   11ba0:	movw	r4, #54048	; 0xd320
   11ba4:	movt	r4, #2
   11ba8:	b	11b64 <fputs@plt+0x8760>
   11bac:	bl	92f0 <__stack_chk_fail@plt>
   11bb0:	ldr	r0, [sp, #8]
   11bb4:	cmp	r0, #0
   11bb8:	beq	11bc0 <fputs@plt+0x87bc>
   11bbc:	bl	9338 <_ZdaPv@plt>
   11bc0:	bl	91ac <__cxa_end_cleanup@plt>
   11bc4:	push	{r3, r4, r5, r6, r7, lr}
   11bc8:	mov	r5, r0
   11bcc:	ldr	r6, [r0, #4]
   11bd0:	cmp	r6, #0
   11bd4:	popeq	{r3, r4, r5, r6, r7, pc}
   11bd8:	movw	r7, #54048	; 0xd320
   11bdc:	mov	r3, r6
   11be0:	movt	r7, #2
   11be4:	mov	r4, #0
   11be8:	b	11bf0 <fputs@plt+0x87ec>
   11bec:	ldr	r3, [r5, #4]
   11bf0:	cmp	r4, r3
   11bf4:	bcc	11c14 <fputs@plt+0x8810>
   11bf8:	movw	r1, #56944	; 0xde70
   11bfc:	movt	r1, #2
   11c00:	movw	r0, #57508	; 0xe0a4
   11c04:	movt	r0, #1
   11c08:	mov	r2, r1
   11c0c:	mov	r3, r1
   11c10:	bl	153f8 <fputs@plt+0xbff4>
   11c14:	ldr	r3, [r5, #8]
   11c18:	ldr	r2, [r7]
   11c1c:	ldr	r1, [r3, r4, lsl #2]
   11c20:	add	r4, r4, #2
   11c24:	ldr	r0, [r2, #8]
   11c28:	cmp	r6, r4
   11c2c:	add	r1, r0, r1
   11c30:	str	r1, [r2, #8]
   11c34:	bhi	11bec <fputs@plt+0x87e8>
   11c38:	cmp	r6, #1
   11c3c:	popeq	{r3, r4, r5, r6, r7, pc}
   11c40:	mov	r4, #1
   11c44:	ldr	r2, [r5, #4]
   11c48:	cmp	r2, r4
   11c4c:	bhi	11c70 <fputs@plt+0x886c>
   11c50:	movw	r1, #56944	; 0xde70
   11c54:	movt	r1, #2
   11c58:	movw	r0, #57508	; 0xe0a4
   11c5c:	movt	r0, #1
   11c60:	mov	r3, r1
   11c64:	mov	r2, r1
   11c68:	bl	153f8 <fputs@plt+0xbff4>
   11c6c:	ldr	r3, [r5, #8]
   11c70:	ldr	r2, [r7]
   11c74:	ldr	r1, [r3, r4, lsl #2]
   11c78:	add	r4, r4, #2
   11c7c:	cmp	r6, r4
   11c80:	ldr	r0, [r2, #12]
   11c84:	add	r1, r0, r1
   11c88:	str	r1, [r2, #12]
   11c8c:	bhi	11c44 <fputs@plt+0x8840>
   11c90:	pop	{r3, r4, r5, r6, r7, pc}
   11c94:	push	{r3, r4, r5, r6, r7, lr}
   11c98:	movw	r1, #55392	; 0xd860
   11c9c:	movt	r1, #1
   11ca0:	mov	r5, r0
   11ca4:	bl	93e0 <strcmp@plt>
   11ca8:	cmp	r0, #0
   11cac:	beq	11d00 <fputs@plt+0x88fc>
   11cb0:	mov	r0, r5
   11cb4:	bl	9218 <strlen@plt>
   11cb8:	add	r7, r0, #1
   11cbc:	movw	r4, #54048	; 0xd320
   11cc0:	movt	r4, #2
   11cc4:	ldr	r0, [r4, #12]
   11cc8:	cmp	r0, #0
   11ccc:	beq	11cd4 <fputs@plt+0x88d0>
   11cd0:	bl	91dc <free@plt>
   11cd4:	mov	r0, r7
   11cd8:	movw	r6, #54048	; 0xd320
   11cdc:	bl	92e4 <malloc@plt>
   11ce0:	movt	r6, #2
   11ce4:	cmp	r0, #0
   11ce8:	str	r0, [r4, #12]
   11cec:	beq	11d10 <fputs@plt+0x890c>
   11cf0:	mov	r1, r5
   11cf4:	mov	r2, r7
   11cf8:	pop	{r3, r4, r5, r6, r7, lr}
   11cfc:	b	9134 <strncpy@plt>
   11d00:	movw	r5, #57528	; 0xe0b8
   11d04:	mov	r7, #17
   11d08:	movt	r5, #1
   11d0c:	b	11cbc <fputs@plt+0x88b8>
   11d10:	movw	r1, #56944	; 0xde70
   11d14:	movt	r1, #2
   11d18:	movw	r0, #57548	; 0xe0cc
   11d1c:	movt	r0, #1
   11d20:	mov	r2, r1
   11d24:	mov	r3, r1
   11d28:	bl	153f8 <fputs@plt+0xbff4>
   11d2c:	ldr	r0, [r6, #12]
   11d30:	mov	r1, r5
   11d34:	mov	r2, r7
   11d38:	pop	{r3, r4, r5, r6, r7, lr}
   11d3c:	b	9134 <strncpy@plt>
   11d40:	push	{r3, r4, r5, r6, r7, lr}
   11d44:	movw	r1, #55392	; 0xd860
   11d48:	movt	r1, #1
   11d4c:	mov	r5, r0
   11d50:	bl	93e0 <strcmp@plt>
   11d54:	cmp	r0, #0
   11d58:	beq	11dac <fputs@plt+0x89a8>
   11d5c:	mov	r0, r5
   11d60:	bl	9218 <strlen@plt>
   11d64:	add	r7, r0, #1
   11d68:	movw	r4, #54048	; 0xd320
   11d6c:	movt	r4, #2
   11d70:	ldr	r0, [r4, #16]
   11d74:	cmp	r0, #0
   11d78:	beq	11d80 <fputs@plt+0x897c>
   11d7c:	bl	91dc <free@plt>
   11d80:	mov	r0, r7
   11d84:	movw	r6, #54048	; 0xd320
   11d88:	bl	92e4 <malloc@plt>
   11d8c:	movt	r6, #2
   11d90:	cmp	r0, #0
   11d94:	str	r0, [r4, #16]
   11d98:	beq	11dbc <fputs@plt+0x89b8>
   11d9c:	mov	r1, r5
   11da0:	mov	r2, r7
   11da4:	pop	{r3, r4, r5, r6, r7, lr}
   11da8:	b	9134 <strncpy@plt>
   11dac:	movw	r5, #57528	; 0xe0b8
   11db0:	mov	r7, #17
   11db4:	movt	r5, #1
   11db8:	b	11d68 <fputs@plt+0x8964>
   11dbc:	movw	r1, #56944	; 0xde70
   11dc0:	movt	r1, #2
   11dc4:	movw	r0, #57548	; 0xe0cc
   11dc8:	movt	r0, #1
   11dcc:	mov	r2, r1
   11dd0:	mov	r3, r1
   11dd4:	bl	153f8 <fputs@plt+0xbff4>
   11dd8:	ldr	r0, [r6, #16]
   11ddc:	mov	r1, r5
   11de0:	mov	r2, r7
   11de4:	pop	{r3, r4, r5, r6, r7, lr}
   11de8:	b	9134 <strncpy@plt>
   11dec:	movw	r3, #54048	; 0xd320
   11df0:	movt	r3, #2
   11df4:	mov	ip, r1
   11df8:	mov	r1, r0
   11dfc:	ldr	r0, [r3, #20]
   11e00:	push	{r4, lr}
   11e04:	sub	sp, sp, #8
   11e08:	ldr	r4, [r3]
   11e0c:	ldr	lr, [r0]
   11e10:	ldr	r2, [ip, #8]
   11e14:	ldr	r3, [ip, #4]
   11e18:	str	r4, [sp]
   11e1c:	ldr	ip, [lr, #12]
   11e20:	blx	ip
   11e24:	add	sp, sp, #8
   11e28:	pop	{r4, pc}
   11e2c:	push	{r4, lr}
   11e30:	movw	r4, #54048	; 0xd320
   11e34:	movt	r4, #2
   11e38:	ldr	r0, [r4, #4]
   11e3c:	bl	9170 <_IO_getc@plt>
   11e40:	cmp	r0, #10
   11e44:	beq	11e6c <fputs@plt+0x8a68>
   11e48:	cmn	r0, #1
   11e4c:	bne	11e5c <fputs@plt+0x8a58>
   11e50:	pop	{r4, pc}
   11e54:	cmn	r0, #1
   11e58:	beq	11e7c <fputs@plt+0x8a78>
   11e5c:	ldr	r0, [r4, #4]
   11e60:	bl	9170 <_IO_getc@plt>
   11e64:	cmp	r0, #10
   11e68:	bne	11e54 <fputs@plt+0x8a50>
   11e6c:	ldr	r3, [r4, #8]
   11e70:	add	r3, r3, #1
   11e74:	str	r3, [r4, #8]
   11e78:	pop	{r4, pc}
   11e7c:	pop	{r4, pc}
   11e80:	push	{r4, lr}
   11e84:	movw	r4, #54048	; 0xd320
   11e88:	movt	r4, #2
   11e8c:	ldr	r0, [r4, #4]
   11e90:	bl	9170 <_IO_getc@plt>
   11e94:	sub	r3, r0, #9
   11e98:	cmp	r3, #26
   11e9c:	ldrls	pc, [pc, r3, lsl #2]
   11ea0:	b	11f28 <fputs@plt+0x8b24>
   11ea4:	andeq	r1, r1, ip, lsl #29
   11ea8:	andeq	r1, r1, r8, lsl pc
   11eac:	andeq	r1, r1, r8, lsr #30
   11eb0:	andeq	r1, r1, r8, lsr #30
   11eb4:	andeq	r1, r1, r8, lsr #30
   11eb8:	andeq	r1, r1, r8, lsr #30
   11ebc:	andeq	r1, r1, r8, lsr #30
   11ec0:	andeq	r1, r1, r8, lsr #30
   11ec4:	andeq	r1, r1, r8, lsr #30
   11ec8:	andeq	r1, r1, r8, lsr #30
   11ecc:	andeq	r1, r1, r8, lsr #30
   11ed0:	andeq	r1, r1, r8, lsr #30
   11ed4:	andeq	r1, r1, r8, lsr #30
   11ed8:	andeq	r1, r1, r8, lsr #30
   11edc:	andeq	r1, r1, r8, lsr #30
   11ee0:	andeq	r1, r1, r8, lsr #30
   11ee4:	andeq	r1, r1, r8, lsr #30
   11ee8:	andeq	r1, r1, r8, lsr #30
   11eec:	andeq	r1, r1, r8, lsr #30
   11ef0:	andeq	r1, r1, r8, lsr #30
   11ef4:	andeq	r1, r1, r8, lsr #30
   11ef8:	andeq	r1, r1, r8, lsr #30
   11efc:	andeq	r1, r1, r8, lsr #30
   11f00:	andeq	r1, r1, ip, lsl #29
   11f04:	andeq	r1, r1, r8, lsr #30
   11f08:	andeq	r1, r1, r8, lsr #30
   11f0c:	andeq	r1, r1, r0, lsl pc
   11f10:	bl	11e2c <fputs@plt+0x8a28>
   11f14:	b	11e8c <fputs@plt+0x8a88>
   11f18:	ldr	r3, [r4, #8]
   11f1c:	add	r3, r3, #1
   11f20:	str	r3, [r4, #8]
   11f24:	b	11e8c <fputs@plt+0x8a88>
   11f28:	pop	{r4, pc}
   11f2c:	push	{r4, lr}
   11f30:	movw	r4, #54048	; 0xd320
   11f34:	movt	r4, #2
   11f38:	ldr	r0, [r4, #4]
   11f3c:	bl	9170 <_IO_getc@plt>
   11f40:	cmp	r0, #32
   11f44:	beq	11f38 <fputs@plt+0x8b34>
   11f48:	cmp	r0, #9
   11f4c:	beq	11f38 <fputs@plt+0x8b34>
   11f50:	cmp	r0, #10
   11f54:	beq	11f80 <fputs@plt+0x8b7c>
   11f58:	cmp	r0, #35	; 0x23
   11f5c:	beq	11f74 <fputs@plt+0x8b70>
   11f60:	cmn	r0, #1
   11f64:	beq	11f94 <fputs@plt+0x8b90>
   11f68:	bl	11e2c <fputs@plt+0x8a28>
   11f6c:	mov	r0, #0
   11f70:	pop	{r4, pc}
   11f74:	bl	11e2c <fputs@plt+0x8a28>
   11f78:	mov	r0, #1
   11f7c:	pop	{r4, pc}
   11f80:	ldr	r3, [r4, #8]
   11f84:	mov	r0, #1
   11f88:	add	r3, r3, r0
   11f8c:	str	r3, [r4, #8]
   11f90:	pop	{r4, pc}
   11f94:	mov	r0, #1
   11f98:	pop	{r4, pc}
   11f9c:	push	{r4, lr}
   11fa0:	bl	11f2c <fputs@plt+0x8b28>
   11fa4:	cmp	r0, #0
   11fa8:	popne	{r4, pc}
   11fac:	movw	r4, #54048	; 0xd320
   11fb0:	movt	r4, #2
   11fb4:	movw	r1, #56944	; 0xde70
   11fb8:	movt	r1, #2
   11fbc:	ldr	ip, [r4, #8]
   11fc0:	movw	r0, #57580	; 0xe0ec
   11fc4:	mov	r3, r1
   11fc8:	mov	r2, r1
   11fcc:	movt	r0, #1
   11fd0:	sub	ip, ip, #1
   11fd4:	str	ip, [r4, #8]
   11fd8:	bl	15398 <fputs@plt+0xbf94>
   11fdc:	ldr	r3, [r4, #8]
   11fe0:	add	r3, r3, #1
   11fe4:	str	r3, [r4, #8]
   11fe8:	pop	{r4, pc}
   11fec:	push	{r4, lr}
   11ff0:	bl	11f2c <fputs@plt+0x8b28>
   11ff4:	cmp	r0, #0
   11ff8:	popne	{r4, pc}
   11ffc:	movw	r4, #54048	; 0xd320
   12000:	movt	r4, #2
   12004:	movw	r1, #56944	; 0xde70
   12008:	movt	r1, #2
   1200c:	ldr	ip, [r4, #8]
   12010:	movw	r0, #57600	; 0xe100
   12014:	mov	r3, r1
   12018:	mov	r2, r1
   1201c:	movt	r0, #1
   12020:	sub	ip, ip, #1
   12024:	str	ip, [r4, #8]
   12028:	bl	153c8 <fputs@plt+0xbfc4>
   1202c:	ldr	r3, [r4, #8]
   12030:	add	r3, r3, #1
   12034:	str	r3, [r4, #8]
   12038:	pop	{r4, pc}
   1203c:	push	{r4, r5, r6, lr}
   12040:	subs	r6, r0, #0
   12044:	beq	12090 <fputs@plt+0x8c8c>
   12048:	mov	r0, #12
   1204c:	bl	1ad44 <_Znwj@@Base>
   12050:	mov	r1, r6
   12054:	mov	r5, r0
   12058:	bl	11364 <fputs@plt+0x7f60>
   1205c:	cmp	r6, #0
   12060:	beq	12084 <fputs@plt+0x8c80>
   12064:	mov	r4, #0
   12068:	bl	118c8 <fputs@plt+0x84c4>
   1206c:	add	r4, r4, #1
   12070:	mov	r1, r0
   12074:	mov	r0, r5
   12078:	bl	113e4 <fputs@plt+0x7fe0>
   1207c:	cmp	r4, r6
   12080:	bne	12068 <fputs@plt+0x8c64>
   12084:	bl	11fec <fputs@plt+0x8be8>
   12088:	mov	r0, r5
   1208c:	pop	{r4, r5, r6, pc}
   12090:	movw	r1, #56944	; 0xde70
   12094:	movt	r1, #2
   12098:	movw	r0, #57636	; 0xe124
   1209c:	movt	r0, #1
   120a0:	mov	r2, r1
   120a4:	mov	r3, r1
   120a8:	bl	153f8 <fputs@plt+0xbff4>
   120ac:	b	12048 <fputs@plt+0x8c44>
   120b0:	mov	r0, r5
   120b4:	bl	1ad94 <_ZdlPv@@Base>
   120b8:	bl	91ac <__cxa_end_cleanup@plt>
   120bc:	b	11fec <fputs@plt+0x8be8>
   120c0:	b	11fec <fputs@plt+0x8be8>
   120c4:	push	{r4, lr}
   120c8:	movw	r4, #54048	; 0xd320
   120cc:	movt	r4, #2
   120d0:	ldr	r0, [r4, #4]
   120d4:	bl	9170 <_IO_getc@plt>
   120d8:	cmp	r0, #10
   120dc:	beq	12104 <fputs@plt+0x8d00>
   120e0:	cmn	r0, #1
   120e4:	bne	120f4 <fputs@plt+0x8cf0>
   120e8:	pop	{r4, pc}
   120ec:	cmn	r0, #1
   120f0:	beq	12138 <fputs@plt+0x8d34>
   120f4:	ldr	r0, [r4, #4]
   120f8:	bl	9170 <_IO_getc@plt>
   120fc:	cmp	r0, #10
   12100:	bne	120ec <fputs@plt+0x8ce8>
   12104:	ldr	r1, [r4, #4]
   12108:	mov	r0, #10
   1210c:	bl	91b8 <ungetc@plt>
   12110:	cmn	r0, #1
   12114:	popne	{r4, pc}
   12118:	movw	r1, #56944	; 0xde70
   1211c:	movt	r1, #2
   12120:	movw	r0, #57384	; 0xe028
   12124:	movt	r0, #1
   12128:	mov	r2, r1
   1212c:	mov	r3, r1
   12130:	pop	{r4, lr}
   12134:	b	153f8 <fputs@plt+0xbff4>
   12138:	pop	{r4, pc}
   1213c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12140:	movw	r9, #45416	; 0xb168
   12144:	movt	r9, #2
   12148:	sub	sp, sp, #16
   1214c:	movw	r6, #54048	; 0xd320
   12150:	movt	r6, #2
   12154:	ldr	r3, [r9]
   12158:	mov	r0, sp
   1215c:	str	r3, [sp, #12]
   12160:	bl	11480 <fputs@plt+0x807c>
   12164:	ldr	r0, [r6, #4]
   12168:	bl	9170 <_IO_getc@plt>
   1216c:	mov	r4, r0
   12170:	mov	r0, #12
   12174:	bl	1ad44 <_Znwj@@Base>
   12178:	mov	r8, r0
   1217c:	mov	r3, #4
   12180:	mov	r0, #16
   12184:	str	r3, [r8]
   12188:	bl	92b4 <_Znaj@plt>
   1218c:	mov	r3, #0
   12190:	str	r0, [r8, #8]
   12194:	mov	r7, r3
   12198:	str	r3, [r8, #4]
   1219c:	str	r7, [sp, #4]
   121a0:	b	121b0 <fputs@plt+0x8dac>
   121a4:	ldr	r0, [r6, #4]
   121a8:	bl	9170 <_IO_getc@plt>
   121ac:	mov	r4, r0
   121b0:	cmp	r4, #32
   121b4:	beq	121a4 <fputs@plt+0x8da0>
   121b8:	cmp	r4, #9
   121bc:	beq	121a4 <fputs@plt+0x8da0>
   121c0:	cmp	r4, #45	; 0x2d
   121c4:	mov	sl, r4
   121c8:	bne	121e8 <fputs@plt+0x8de4>
   121cc:	b	123a8 <fputs@plt+0x8fa4>
   121d0:	mov	r1, r4
   121d4:	mov	r0, sp
   121d8:	bl	114e0 <fputs@plt+0x80dc>
   121dc:	ldr	r0, [r6, #4]
   121e0:	bl	9170 <_IO_getc@plt>
   121e4:	mov	r4, r0
   121e8:	sub	r5, r4, #48	; 0x30
   121ec:	cmp	r5, #9
   121f0:	bls	121d0 <fputs@plt+0x8dcc>
   121f4:	ldr	r3, [sp, #4]
   121f8:	cmp	r3, #0
   121fc:	bne	12328 <fputs@plt+0x8f24>
   12200:	add	r3, r4, #1
   12204:	cmp	r3, #36	; 0x24
   12208:	ldrls	pc, [pc, r3, lsl #2]
   1220c:	b	12308 <fputs@plt+0x8f04>
   12210:	andeq	r2, r1, r8, lsr #5
   12214:	andeq	r2, r1, r8, lsl #6
   12218:	andeq	r2, r1, r8, lsl #6
   1221c:	andeq	r2, r1, r8, lsl #6
   12220:	andeq	r2, r1, r8, lsl #6
   12224:	andeq	r2, r1, r8, lsl #6
   12228:	andeq	r2, r1, r8, lsl #6
   1222c:	andeq	r2, r1, r8, lsl #6
   12230:	andeq	r2, r1, r8, lsl #6
   12234:	andeq	r2, r1, r8, lsl #6
   12238:	muleq	r1, ip, r1
   1223c:	ldrdeq	r2, [r1], -r4
   12240:	andeq	r2, r1, r8, lsl #6
   12244:	andeq	r2, r1, r8, lsl #6
   12248:	andeq	r2, r1, r8, lsl #6
   1224c:	andeq	r2, r1, r8, lsl #6
   12250:	andeq	r2, r1, r8, lsl #6
   12254:	andeq	r2, r1, r8, lsl #6
   12258:	andeq	r2, r1, r8, lsl #6
   1225c:	andeq	r2, r1, r8, lsl #6
   12260:	andeq	r2, r1, r8, lsl #6
   12264:	andeq	r2, r1, r8, lsl #6
   12268:	andeq	r2, r1, r8, lsl #6
   1226c:	andeq	r2, r1, r8, lsl #6
   12270:	andeq	r2, r1, r8, lsl #6
   12274:	andeq	r2, r1, r8, lsl #6
   12278:	andeq	r2, r1, r8, lsl #6
   1227c:	andeq	r2, r1, r8, lsl #6
   12280:	andeq	r2, r1, r8, lsl #6
   12284:	andeq	r2, r1, r8, lsl #6
   12288:	andeq	r2, r1, r8, lsl #6
   1228c:	andeq	r2, r1, r8, lsl #6
   12290:	andeq	r2, r1, r8, lsl #6
   12294:	muleq	r1, ip, r1
   12298:	andeq	r2, r1, r8, lsl #6
   1229c:	andeq	r2, r1, r8, lsl #6
   122a0:	andeq	r2, r1, r4, lsr #5
   122a4:	bl	120c4 <fputs@plt+0x8cc0>
   122a8:	ldr	r0, [sp, #8]
   122ac:	cmp	r0, #0
   122b0:	beq	122b8 <fputs@plt+0x8eb4>
   122b4:	bl	9338 <_ZdaPv@plt>
   122b8:	ldr	r2, [sp, #12]
   122bc:	mov	r0, r8
   122c0:	ldr	r3, [r9]
   122c4:	cmp	r2, r3
   122c8:	bne	12434 <fputs@plt+0x9030>
   122cc:	add	sp, sp, #16
   122d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   122d4:	ldr	r1, [r6, #4]
   122d8:	mov	r0, #10
   122dc:	bl	91b8 <ungetc@plt>
   122e0:	cmn	r0, #1
   122e4:	bne	122a8 <fputs@plt+0x8ea4>
   122e8:	movw	r1, #56944	; 0xde70
   122ec:	movt	r1, #2
   122f0:	movw	r0, #57384	; 0xe028
   122f4:	movt	r0, #1
   122f8:	mov	r2, r1
   122fc:	mov	r3, r1
   12300:	bl	153f8 <fputs@plt+0xbff4>
   12304:	b	122a8 <fputs@plt+0x8ea4>
   12308:	movw	r1, #56944	; 0xde70
   1230c:	movt	r1, #2
   12310:	movw	r0, #57412	; 0xe044
   12314:	movt	r0, #1
   12318:	mov	r2, r1
   1231c:	mov	r3, r1
   12320:	bl	15398 <fputs@plt+0xbf94>
   12324:	b	122a8 <fputs@plt+0x8ea4>
   12328:	mov	r0, sp
   1232c:	bl	11598 <fputs@plt+0x8194>
   12330:	mov	r5, r0
   12334:	bl	93f8 <__errno_location@plt>
   12338:	mov	r1, #0
   1233c:	mov	r2, #10
   12340:	mov	sl, r0
   12344:	mov	r0, r5
   12348:	str	r7, [sl]
   1234c:	bl	9254 <strtol@plt>
   12350:	ldr	r3, [sl]
   12354:	cmp	r3, #0
   12358:	mov	r1, r0
   1235c:	bne	12384 <fputs@plt+0x8f80>
   12360:	cmp	r0, #-2147483648	; 0x80000000
   12364:	beq	12384 <fputs@plt+0x8f80>
   12368:	mov	r0, r8
   1236c:	bl	113e4 <fputs@plt+0x7fe0>
   12370:	cmp	r5, #0
   12374:	beq	12200 <fputs@plt+0x8dfc>
   12378:	mov	r0, r5
   1237c:	bl	9338 <_ZdaPv@plt>
   12380:	b	12200 <fputs@plt+0x8dfc>
   12384:	movw	r1, #56944	; 0xde70
   12388:	movt	r1, #2
   1238c:	movw	r0, #57680	; 0xe150
   12390:	movt	r0, #1
   12394:	mov	r2, r1
   12398:	mov	r3, r1
   1239c:	bl	15398 <fputs@plt+0xbf94>
   123a0:	mov	r1, #0
   123a4:	b	12368 <fputs@plt+0x8f64>
   123a8:	ldr	r0, [r6, #4]
   123ac:	bl	9170 <_IO_getc@plt>
   123b0:	sub	r5, r0, #48	; 0x30
   123b4:	mov	r4, r0
   123b8:	cmp	r5, #9
   123bc:	bhi	123d0 <fputs@plt+0x8fcc>
   123c0:	mov	r0, sp
   123c4:	mov	r1, #45	; 0x2d
   123c8:	bl	114e0 <fputs@plt+0x80dc>
   123cc:	b	121ec <fputs@plt+0x8de8>
   123d0:	cmn	r0, #1
   123d4:	beq	123e8 <fputs@plt+0x8fe4>
   123d8:	ldr	r1, [r6, #4]
   123dc:	bl	91b8 <ungetc@plt>
   123e0:	cmn	r0, #1
   123e4:	beq	123f4 <fputs@plt+0x8ff0>
   123e8:	mov	r4, sl
   123ec:	sub	r5, sl, #48	; 0x30
   123f0:	b	121ec <fputs@plt+0x8de8>
   123f4:	movw	r1, #56944	; 0xde70
   123f8:	movt	r1, #2
   123fc:	movw	r0, #57384	; 0xe028
   12400:	movt	r0, #1
   12404:	mov	r2, r1
   12408:	mov	r3, r1
   1240c:	bl	153f8 <fputs@plt+0xbff4>
   12410:	b	123e8 <fputs@plt+0x8fe4>
   12414:	ldr	r0, [sp, #8]
   12418:	cmp	r0, #0
   1241c:	beq	12424 <fputs@plt+0x9020>
   12420:	bl	9338 <_ZdaPv@plt>
   12424:	bl	91ac <__cxa_end_cleanup@plt>
   12428:	mov	r0, r8
   1242c:	bl	1ad94 <_ZdlPv@@Base>
   12430:	b	12414 <fputs@plt+0x9010>
   12434:	bl	92f0 <__stack_chk_fail@plt>
   12438:	push	{r4, r5, r6, lr}
   1243c:	subs	r6, r0, #0
   12440:	beq	124e0 <fputs@plt+0x90dc>
   12444:	mov	r0, #12
   12448:	bl	1ad44 <_Znwj@@Base>
   1244c:	mov	r1, r6
   12450:	mov	r5, r0
   12454:	bl	11364 <fputs@plt+0x7f60>
   12458:	cmp	r6, #0
   1245c:	beq	12488 <fputs@plt+0x9084>
   12460:	mov	r4, #0
   12464:	bl	118c8 <fputs@plt+0x84c4>
   12468:	add	r4, r4, #1
   1246c:	mov	r1, r0
   12470:	mov	r0, r5
   12474:	bl	113e4 <fputs@plt+0x7fe0>
   12478:	cmp	r4, r6
   1247c:	bne	12464 <fputs@plt+0x9060>
   12480:	tst	r4, #1
   12484:	bne	12494 <fputs@plt+0x9090>
   12488:	bl	11fec <fputs@plt+0x8be8>
   1248c:	mov	r0, r5
   12490:	pop	{r4, r5, r6, pc}
   12494:	bl	1213c <fputs@plt+0x8d38>
   12498:	ldr	r3, [r0, #4]
   1249c:	mov	r4, r0
   124a0:	cmp	r3, #1
   124a4:	bls	124c4 <fputs@plt+0x90c0>
   124a8:	movw	r1, #56944	; 0xde70
   124ac:	movt	r1, #2
   124b0:	movw	r0, #57580	; 0xe0ec
   124b4:	movt	r0, #1
   124b8:	mov	r2, r1
   124bc:	mov	r3, r1
   124c0:	bl	15398 <fputs@plt+0xbf94>
   124c4:	ldr	r0, [r4, #8]
   124c8:	cmp	r0, #0
   124cc:	beq	124d4 <fputs@plt+0x90d0>
   124d0:	bl	9338 <_ZdaPv@plt>
   124d4:	mov	r0, r4
   124d8:	bl	1ad94 <_ZdlPv@@Base>
   124dc:	b	12488 <fputs@plt+0x9084>
   124e0:	movw	r1, #56944	; 0xde70
   124e4:	movt	r1, #2
   124e8:	movw	r0, #57636	; 0xe124
   124ec:	movt	r0, #1
   124f0:	mov	r2, r1
   124f4:	mov	r3, r1
   124f8:	bl	153f8 <fputs@plt+0xbff4>
   124fc:	b	12444 <fputs@plt+0x9040>
   12500:	mov	r0, r5
   12504:	bl	1ad94 <_ZdlPv@@Base>
   12508:	bl	91ac <__cxa_end_cleanup@plt>
   1250c:	push	{r4, lr}
   12510:	bl	1213c <fputs@plt+0x8d38>
   12514:	ldr	r3, [r0, #4]
   12518:	mov	r4, r0
   1251c:	cmp	r3, #0
   12520:	beq	12554 <fputs@plt+0x9150>
   12524:	tst	r3, #1
   12528:	beq	12548 <fputs@plt+0x9144>
   1252c:	movw	r1, #56944	; 0xde70
   12530:	movt	r1, #2
   12534:	movw	r0, #57736	; 0xe188
   12538:	movt	r0, #1
   1253c:	mov	r2, r1
   12540:	mov	r3, r1
   12544:	bl	15398 <fputs@plt+0xbf94>
   12548:	bl	11fec <fputs@plt+0x8be8>
   1254c:	mov	r0, r4
   12550:	pop	{r4, pc}
   12554:	movw	r1, #56944	; 0xde70
   12558:	movt	r1, #2
   1255c:	movw	r0, #57716	; 0xe174
   12560:	movt	r0, #1
   12564:	mov	r2, r1
   12568:	mov	r3, r1
   1256c:	bl	15398 <fputs@plt+0xbf94>
   12570:	b	12548 <fputs@plt+0x9144>
   12574:	push	{r4, r5, r6, r7, r8, lr}
   12578:	movw	r4, #45416	; 0xb168
   1257c:	movt	r4, #2
   12580:	sub	sp, sp, #32
   12584:	mov	r5, r0
   12588:	ldr	r3, [r4]
   1258c:	str	r3, [sp, #28]
   12590:	bl	116d4 <fputs@plt+0x82d0>
   12594:	sub	r3, r0, #99	; 0x63
   12598:	cmp	r3, #15
   1259c:	ldrls	pc, [pc, r3, lsl #2]
   125a0:	b	126a8 <fputs@plt+0x92a4>
   125a4:	andeq	r2, r1, r4, lsr #12
   125a8:	andeq	r2, r1, r0, asr r6
   125ac:	andeq	r2, r1, r8, lsr #13
   125b0:	andeq	r2, r1, r8, lsr #13
   125b4:	andeq	r2, r1, ip, asr r6
   125b8:	andeq	r2, r1, r8, lsr #13
   125bc:	andeq	r2, r1, r8, lsr #13
   125c0:	andeq	r2, r1, r8, lsr #13
   125c4:	andeq	r2, r1, r0, ror r6
   125c8:	andeq	r2, r1, r8, lsr #13
   125cc:	andeq	r2, r1, r8, lsr #13
   125d0:	andeq	r2, r1, r8, lsr #13
   125d4:	andeq	r2, r1, r8, lsr #13
   125d8:	andeq	r2, r1, r8, lsr #13
   125dc:	andeq	r2, r1, r8, lsr #13
   125e0:	andeq	r2, r1, r4, ror #11
   125e4:	bl	11a70 <fputs@plt+0x866c>
   125e8:	mov	r7, r0
   125ec:	bl	11a70 <fputs@plt+0x866c>
   125f0:	mov	r6, r0
   125f4:	bl	11a70 <fputs@plt+0x866c>
   125f8:	mov	r1, r7
   125fc:	mov	r2, r6
   12600:	mov	r3, r0
   12604:	mov	r0, r5
   12608:	bl	14288 <fputs@plt+0xae84>
   1260c:	ldr	r2, [sp, #28]
   12610:	ldr	r3, [r4]
   12614:	cmp	r2, r3
   12618:	bne	126d4 <fputs@plt+0x92d0>
   1261c:	add	sp, sp, #32
   12620:	pop	{r4, r5, r6, r7, r8, pc}
   12624:	bl	11a70 <fputs@plt+0x866c>
   12628:	mov	r7, r0
   1262c:	bl	11a70 <fputs@plt+0x866c>
   12630:	mov	r6, r0
   12634:	bl	11a70 <fputs@plt+0x866c>
   12638:	mov	r1, r7
   1263c:	mov	r2, r6
   12640:	mov	r3, r0
   12644:	mov	r0, r5
   12648:	bl	142c4 <fputs@plt+0xaec0>
   1264c:	b	1260c <fputs@plt+0x9208>
   12650:	mov	r0, r5
   12654:	bl	1427c <fputs@plt+0xae78>
   12658:	b	1260c <fputs@plt+0x9208>
   1265c:	bl	11a70 <fputs@plt+0x866c>
   12660:	mov	r1, r0
   12664:	mov	r0, r5
   12668:	bl	1434c <fputs@plt+0xaf48>
   1266c:	b	1260c <fputs@plt+0x9208>
   12670:	bl	11a70 <fputs@plt+0x866c>
   12674:	mov	r8, r0
   12678:	bl	11a70 <fputs@plt+0x866c>
   1267c:	mov	r7, r0
   12680:	bl	11a70 <fputs@plt+0x866c>
   12684:	mov	r6, r0
   12688:	bl	11a70 <fputs@plt+0x866c>
   1268c:	mov	r1, r8
   12690:	mov	r2, r7
   12694:	mov	r3, r6
   12698:	str	r0, [sp]
   1269c:	mov	r0, r5
   126a0:	bl	14300 <fputs@plt+0xaefc>
   126a4:	b	1260c <fputs@plt+0x9208>
   126a8:	mov	r1, r0
   126ac:	add	r0, sp, #8
   126b0:	bl	14f20 <fputs@plt+0xbb1c>
   126b4:	movw	r2, #56944	; 0xde70
   126b8:	movt	r2, #2
   126bc:	add	r1, sp, #8
   126c0:	movw	r0, #57772	; 0xe1ac
   126c4:	movt	r0, #1
   126c8:	mov	r3, r2
   126cc:	bl	15398 <fputs@plt+0xbf94>
   126d0:	b	1260c <fputs@plt+0x9208>
   126d4:	bl	92f0 <__stack_chk_fail@plt>
   126d8:	push	{r4, r5, r6, lr}
   126dc:	sub	sp, sp, #8
   126e0:	bl	116d4 <fputs@plt+0x82d0>
   126e4:	sub	r3, r0, #67	; 0x43
   126e8:	mov	r5, r0
   126ec:	cmp	r3, #49	; 0x31
   126f0:	ldrls	pc, [pc, r3, lsl #2]
   126f4:	b	127c0 <fputs@plt+0x93bc>
   126f8:	andeq	r2, r1, r8, lsr #19
   126fc:	andeq	r2, r1, r0, asr #15
   12700:	andeq	r2, r1, r8, asr #19
   12704:	andeq	r2, r1, ip, lsl r8
   12708:	andeq	r2, r1, r0, asr #15
   1270c:	andeq	r2, r1, r0, asr #15
   12710:	andeq	r2, r1, r0, asr #15
   12714:	andeq	r2, r1, r0, asr #15
   12718:	andeq	r2, r1, r0, asr #15
   1271c:	andeq	r2, r1, r0, asr #15
   12720:	andeq	r2, r1, r0, asr #15
   12724:	andeq	r2, r1, r0, asr #15
   12728:	andeq	r2, r1, r0, asr #15
   1272c:	andeq	r2, r1, r0, asr #15
   12730:	andeq	r2, r1, r0, asr #15
   12734:	andeq	r2, r1, r0, asr #15
   12738:	andeq	r2, r1, r0, asr #15
   1273c:	andeq	r2, r1, r0, asr #15
   12740:	andeq	r2, r1, r0, asr #15
   12744:	andeq	r2, r1, r0, asr #15
   12748:	andeq	r2, r1, r0, asr #15
   1274c:	andeq	r2, r1, r0, asr #15
   12750:	andeq	r2, r1, r0, asr #15
   12754:	andeq	r2, r1, r0, asr #15
   12758:	andeq	r2, r1, r0, asr #15
   1275c:	andeq	r2, r1, r0, asr #15
   12760:	andeq	r2, r1, r0, asr #15
   12764:	andeq	r2, r1, r0, asr #15
   12768:	andeq	r2, r1, r0, asr #15
   1276c:	andeq	r2, r1, r0, asr #15
   12770:	andeq	r2, r1, r0, asr r8
   12774:	andeq	r2, r1, r0, asr #15
   12778:	andeq	r2, r1, r0, ror r8
   1277c:	andeq	r2, r1, r0, asr #15
   12780:	andeq	r2, r1, r8, asr #19
   12784:	strdeq	r2, [r1], -ip
   12788:	andeq	r2, r1, r0, asr #15
   1278c:	andeq	r2, r1, r0, asr #15
   12790:	andeq	r2, r1, r0, asr #15
   12794:	andeq	r2, r1, r0, asr #15
   12798:	andeq	r2, r1, r0, asr #15
   1279c:	andeq	r2, r1, r8, lsl #19
   127a0:	andeq	r2, r1, r0, asr #15
   127a4:	andeq	r2, r1, r0, asr #15
   127a8:	andeq	r2, r1, r0, asr #15
   127ac:	andeq	r2, r1, r0, asr #15
   127b0:	andeq	r2, r1, r0, asr #15
   127b4:	andeq	r2, r1, r0, asr #15
   127b8:	andeq	r2, r1, r0, asr #15
   127bc:	andeq	r2, r1, r4, asr sl
   127c0:	bl	1250c <fputs@plt+0x9108>
   127c4:	movw	r3, #54048	; 0xd320
   127c8:	movt	r3, #2
   127cc:	mov	r1, r5
   127d0:	ldr	r2, [r0, #8]
   127d4:	mov	r4, r0
   127d8:	ldr	r0, [r3, #20]
   127dc:	ldr	lr, [r3]
   127e0:	ldr	r3, [r4, #4]
   127e4:	ldr	ip, [r0]
   127e8:	str	lr, [sp]
   127ec:	ldr	ip, [ip, #12]
   127f0:	blx	ip
   127f4:	mov	r0, r4
   127f8:	bl	11bc4 <fputs@plt+0x87c0>
   127fc:	ldr	r0, [r4, #8]
   12800:	cmp	r0, #0
   12804:	beq	1280c <fputs@plt+0x9408>
   12808:	bl	9338 <_ZdaPv@plt>
   1280c:	mov	r0, r4
   12810:	add	sp, sp, #8
   12814:	pop	{r4, r5, r6, lr}
   12818:	b	1ad94 <_ZdlPv@@Base>
   1281c:	movw	r4, #54048	; 0xd320
   12820:	movt	r4, #2
   12824:	ldr	r3, [r4]
   12828:	ldr	r0, [r3, #28]
   1282c:	bl	12574 <fputs@plt+0x9170>
   12830:	ldr	r0, [r4, #20]
   12834:	ldr	r1, [r4]
   12838:	ldr	r3, [r0]
   1283c:	ldr	r3, [r3, #20]
   12840:	blx	r3
   12844:	add	sp, sp, #8
   12848:	pop	{r4, r5, r6, lr}
   1284c:	b	11fec <fputs@plt+0x8be8>
   12850:	mov	r0, #4
   12854:	bl	1203c <fputs@plt+0x8c38>
   12858:	movw	r3, #54048	; 0xd320
   1285c:	mov	r1, #97	; 0x61
   12860:	movt	r3, #2
   12864:	mov	r4, r0
   12868:	ldr	r2, [r0, #8]
   1286c:	b	127d8 <fputs@plt+0x93d4>
   12870:	mov	r0, #1
   12874:	movw	r4, #54048	; 0xd320
   12878:	bl	1203c <fputs@plt+0x8c38>
   1287c:	movt	r4, #2
   12880:	mov	r1, #99	; 0x63
   12884:	mov	r5, r0
   12888:	ldr	r0, [r4, #20]
   1288c:	ldr	ip, [r0]
   12890:	ldr	lr, [r4]
   12894:	ldr	r3, [r5, #4]
   12898:	ldr	r2, [r5, #8]
   1289c:	str	lr, [sp]
   128a0:	ldr	ip, [ip, #12]
   128a4:	blx	ip
   128a8:	ldr	r3, [r5, #4]
   128ac:	cmp	r3, #0
   128b0:	bne	128d0 <fputs@plt+0x94cc>
   128b4:	movw	r1, #56944	; 0xde70
   128b8:	movt	r1, #2
   128bc:	movw	r0, #57508	; 0xe0a4
   128c0:	movt	r0, #1
   128c4:	mov	r2, r1
   128c8:	mov	r3, r1
   128cc:	bl	153f8 <fputs@plt+0xbff4>
   128d0:	ldr	r0, [r5, #8]
   128d4:	ldr	r3, [r4]
   128d8:	ldr	r2, [r0]
   128dc:	ldr	r1, [r3, #8]
   128e0:	add	r2, r1, r2
   128e4:	str	r2, [r3, #8]
   128e8:	bl	9338 <_ZdaPv@plt>
   128ec:	mov	r0, r5
   128f0:	add	sp, sp, #8
   128f4:	pop	{r4, r5, r6, lr}
   128f8:	b	1ad94 <_ZdlPv@@Base>
   128fc:	bl	118c8 <fputs@plt+0x84c4>
   12900:	cmp	r0, #1000	; 0x3e8
   12904:	mov	r5, r0
   12908:	bls	12a74 <fputs@plt+0x9670>
   1290c:	movw	r4, #54048	; 0xd320
   12910:	movt	r4, #2
   12914:	ldr	r3, [r4]
   12918:	ldr	r6, [r3, #28]
   1291c:	cmp	r6, #0
   12920:	beq	12934 <fputs@plt+0x9530>
   12924:	mov	r0, r6
   12928:	bl	14090 <fputs@plt+0xac8c>
   1292c:	mov	r0, r6
   12930:	bl	14108 <fputs@plt+0xad04>
   12934:	mov	r0, #28
   12938:	bl	14094 <fputs@plt+0xac90>
   1293c:	ldr	r3, [r4]
   12940:	ldr	r1, [r3, #24]
   12944:	mov	r6, r0
   12948:	bl	14124 <fputs@plt+0xad20>
   1294c:	ldr	r3, [r4]
   12950:	mov	r1, r3
   12954:	str	r6, [r3, #28]
   12958:	ldr	r0, [r4, #20]
   1295c:	ldr	r3, [r0]
   12960:	ldr	r3, [r3, #20]
   12964:	blx	r3
   12968:	bl	118c8 <fputs@plt+0x84c4>
   1296c:	ldr	r3, [r4]
   12970:	ldr	r2, [r3, #8]
   12974:	add	r5, r2, r5
   12978:	str	r5, [r3, #8]
   1297c:	add	sp, sp, #8
   12980:	pop	{r4, r5, r6, lr}
   12984:	b	11fec <fputs@plt+0x8be8>
   12988:	mov	r0, #2
   1298c:	bl	1203c <fputs@plt+0x8c38>
   12990:	movw	r3, #54048	; 0xd320
   12994:	mov	r1, #108	; 0x6c
   12998:	movt	r3, #2
   1299c:	mov	r4, r0
   129a0:	ldr	r2, [r0, #8]
   129a4:	b	127d8 <fputs@plt+0x93d4>
   129a8:	mov	r0, #1
   129ac:	movw	r4, #54048	; 0xd320
   129b0:	bl	12438 <fputs@plt+0x9034>
   129b4:	movt	r4, #2
   129b8:	mov	r1, #67	; 0x43
   129bc:	mov	r5, r0
   129c0:	ldr	r0, [r4, #20]
   129c4:	b	1288c <fputs@plt+0x9488>
   129c8:	mov	r0, #2
   129cc:	movw	r4, #54048	; 0xd320
   129d0:	bl	1203c <fputs@plt+0x8c38>
   129d4:	movt	r4, #2
   129d8:	mov	r1, r5
   129dc:	ldr	lr, [r4]
   129e0:	mov	r6, r0
   129e4:	ldr	r0, [r4, #20]
   129e8:	ldr	r3, [r6, #4]
   129ec:	ldr	r2, [r6, #8]
   129f0:	ldr	ip, [r0]
   129f4:	str	lr, [sp]
   129f8:	ldr	ip, [ip, #12]
   129fc:	blx	ip
   12a00:	ldr	r3, [r6, #4]
   12a04:	cmp	r3, #0
   12a08:	bne	12a28 <fputs@plt+0x9624>
   12a0c:	movw	r1, #56944	; 0xde70
   12a10:	movt	r1, #2
   12a14:	movw	r0, #57508	; 0xe0a4
   12a18:	movt	r0, #1
   12a1c:	mov	r2, r1
   12a20:	mov	r3, r1
   12a24:	bl	153f8 <fputs@plt+0xbff4>
   12a28:	ldr	r0, [r6, #8]
   12a2c:	ldr	r3, [r4]
   12a30:	ldr	r2, [r0]
   12a34:	ldr	r1, [r3, #8]
   12a38:	add	r2, r1, r2
   12a3c:	str	r2, [r3, #8]
   12a40:	bl	9338 <_ZdaPv@plt>
   12a44:	mov	r0, r6
   12a48:	add	sp, sp, #8
   12a4c:	pop	{r4, r5, r6, lr}
   12a50:	b	1ad94 <_ZdlPv@@Base>
   12a54:	mov	r0, #1
   12a58:	bl	12438 <fputs@plt+0x9034>
   12a5c:	movw	r3, #54048	; 0xd320
   12a60:	mov	r1, #116	; 0x74
   12a64:	movt	r3, #2
   12a68:	mov	r4, r0
   12a6c:	ldr	r2, [r0, #8]
   12a70:	b	127d8 <fputs@plt+0x93d4>
   12a74:	rsb	r2, r0, #1000	; 0x3e8
   12a78:	movw	r3, #19923	; 0x4dd3
   12a7c:	movt	r3, #4194	; 0x1062
   12a80:	movw	r4, #54048	; 0xd320
   12a84:	lsl	r2, r2, #16
   12a88:	movt	r4, #2
   12a8c:	umull	r0, r1, r3, r2
   12a90:	ldr	r2, [r4]
   12a94:	ldr	r0, [r2, #28]
   12a98:	lsr	r1, r1, #6
   12a9c:	bl	1434c <fputs@plt+0xaf48>
   12aa0:	ldr	r1, [r4]
   12aa4:	b	12958 <fputs@plt+0x9554>
   12aa8:	mov	r0, r6
   12aac:	bl	14108 <fputs@plt+0xad04>
   12ab0:	bl	91ac <__cxa_end_cleanup@plt>
   12ab4:	push	{r4, r5, r6, r7, lr}
   12ab8:	movw	r4, #45416	; 0xb168
   12abc:	movt	r4, #2
   12ac0:	sub	sp, sp, #28
   12ac4:	ldr	r3, [r4]
   12ac8:	str	r3, [sp, #20]
   12acc:	bl	11aa4 <fputs@plt+0x86a0>
   12ad0:	ldrb	r1, [r0]
   12ad4:	mov	r5, r0
   12ad8:	sub	r3, r1, #70	; 0x46
   12adc:	cmp	r3, #47	; 0x2f
   12ae0:	ldrls	pc, [pc, r3, lsl #2]
   12ae4:	b	12d94 <fputs@plt+0x9990>
   12ae8:	andeq	r2, r1, r8, lsl ip
   12aec:	muleq	r1, r4, sp
   12af0:	andeq	r2, r1, r8, lsr ip
   12af4:	muleq	r1, r4, sp
   12af8:	muleq	r1, r4, sp
   12afc:	muleq	r1, r4, sp
   12b00:	muleq	r1, r4, sp
   12b04:	muleq	r1, r4, sp
   12b08:	muleq	r1, r4, sp
   12b0c:	muleq	r1, r4, sp
   12b10:	muleq	r1, r4, sp
   12b14:	muleq	r1, r4, sp
   12b18:	muleq	r1, r4, sp
   12b1c:	andeq	r2, r1, r8, ror #24
   12b20:	andeq	r2, r1, r8, lsl #25
   12b24:	muleq	r1, r4, sp
   12b28:	muleq	r1, r4, sp
   12b2c:	muleq	r1, r4, sp
   12b30:			; <UNDEFINED> instruction: 0x00012cb0
   12b34:	muleq	r1, r4, sp
   12b38:	muleq	r1, r4, sp
   12b3c:	muleq	r1, r4, sp
   12b40:	muleq	r1, r4, sp
   12b44:	muleq	r1, r4, sp
   12b48:	muleq	r1, r4, sp
   12b4c:	muleq	r1, r4, sp
   12b50:	muleq	r1, r4, sp
   12b54:	muleq	r1, r4, sp
   12b58:	muleq	r1, r4, sp
   12b5c:	muleq	r1, r4, sp
   12b60:	muleq	r1, r4, sp
   12b64:	muleq	r1, r4, sp
   12b68:	andeq	r2, r1, r8, lsr #23
   12b6c:	muleq	r1, r4, sp
   12b70:	muleq	r1, r4, sp
   12b74:	andeq	r2, r1, r0, lsr #26
   12b78:	muleq	r1, r4, sp
   12b7c:	muleq	r1, r4, sp
   12b80:	muleq	r1, r4, sp
   12b84:	muleq	r1, r4, sp
   12b88:	muleq	r1, r4, sp
   12b8c:	muleq	r1, r4, sp
   12b90:	andeq	r2, r1, r0, ror #23
   12b94:	muleq	r1, r4, sp
   12b98:	andeq	r2, r1, r0, lsl #27
   12b9c:	andeq	r2, r1, ip, lsl #24
   12ba0:	andeq	r2, r1, r0, ror #23
   12ba4:	andeq	r2, r1, r8, asr #26
   12ba8:	bl	118c8 <fputs@plt+0x84c4>
   12bac:	mov	r7, r0
   12bb0:	bl	11aa4 <fputs@plt+0x86a0>
   12bb4:	movw	r3, #54048	; 0xd320
   12bb8:	movt	r3, #2
   12bbc:	mov	r1, r7
   12bc0:	mov	r6, r0
   12bc4:	mov	r2, r0
   12bc8:	ldr	r0, [r3, #20]
   12bcc:	bl	13bec <fputs@plt+0xa7e8>
   12bd0:	cmp	r6, #0
   12bd4:	beq	12be0 <fputs@plt+0x97dc>
   12bd8:	mov	r0, r6
   12bdc:	bl	9338 <_ZdaPv@plt>
   12be0:	bl	11fec <fputs@plt+0x8be8>
   12be4:	mov	r6, #0
   12be8:	mov	r0, r5
   12bec:	bl	9338 <_ZdaPv@plt>
   12bf0:	ldr	r2, [sp, #20]
   12bf4:	ldr	r3, [r4]
   12bf8:	mov	r0, r6
   12bfc:	cmp	r2, r3
   12c00:	bne	12e24 <fputs@plt+0x9a20>
   12c04:	add	sp, sp, #28
   12c08:	pop	{r4, r5, r6, r7, pc}
   12c0c:	bl	11fec <fputs@plt+0x8be8>
   12c10:	mov	r6, #1
   12c14:	b	12be8 <fputs@plt+0x97e4>
   12c18:	bl	117a8 <fputs@plt+0x83a4>
   12c1c:	subs	r6, r0, #0
   12c20:	beq	12de4 <fputs@plt+0x99e0>
   12c24:	bl	11d40 <fputs@plt+0x893c>
   12c28:	mov	r0, r6
   12c2c:	bl	9338 <_ZdaPv@plt>
   12c30:	mov	r6, #0
   12c34:	b	12be8 <fputs@plt+0x97e4>
   12c38:	movw	r6, #54048	; 0xd320
   12c3c:	movt	r6, #2
   12c40:	ldr	r7, [r6]
   12c44:	bl	118c8 <fputs@plt+0x84c4>
   12c48:	ldr	r3, [r6]
   12c4c:	ldr	r2, [r3, #4]
   12c50:	str	r0, [r7, #16]
   12c54:	ldr	r1, [r3, #16]
   12c58:	cmp	r1, r2
   12c5c:	moveq	r2, #0
   12c60:	streq	r2, [r3, #16]
   12c64:	b	12be0 <fputs@plt+0x97dc>
   12c68:	movw	r3, #54048	; 0xd320
   12c6c:	movt	r3, #2
   12c70:	mov	r6, #0
   12c74:	ldr	r7, [r3]
   12c78:	bl	118c8 <fputs@plt+0x84c4>
   12c7c:	str	r0, [r7, #20]
   12c80:	bl	11fec <fputs@plt+0x8be8>
   12c84:	b	12be8 <fputs@plt+0x97e4>
   12c88:	movw	r1, #56944	; 0xde70
   12c8c:	movt	r1, #2
   12c90:	movw	r0, #57892	; 0xe224
   12c94:	movt	r0, #1
   12c98:	mov	r2, r1
   12c9c:	mov	r3, r1
   12ca0:	bl	15398 <fputs@plt+0xbf94>
   12ca4:	mov	r6, #0
   12ca8:	bl	11e2c <fputs@plt+0x8a28>
   12cac:	b	12be8 <fputs@plt+0x97e4>
   12cb0:	bl	117a8 <fputs@plt+0x83a4>
   12cb4:	movw	r7, #54048	; 0xd320
   12cb8:	movt	r7, #2
   12cbc:	ldr	r3, [r7, #24]
   12cc0:	cmp	r3, #0
   12cc4:	mov	r6, r0
   12cc8:	ble	12e04 <fputs@plt+0x9a00>
   12ccc:	cmp	r0, #0
   12cd0:	beq	12cec <fputs@plt+0x98e8>
   12cd4:	movw	r1, #57964	; 0xe26c
   12cd8:	mov	r2, #7
   12cdc:	movt	r1, #1
   12ce0:	bl	9398 <strncmp@plt>
   12ce4:	cmp	r0, #0
   12ce8:	beq	12dc4 <fputs@plt+0x99c0>
   12cec:	ldr	r0, [r7, #20]
   12cf0:	mov	r1, r6
   12cf4:	ldr	r2, [r7]
   12cf8:	mov	r3, #112	; 0x70
   12cfc:	ldr	ip, [r0]
   12d00:	ldr	ip, [ip, #40]	; 0x28
   12d04:	blx	ip
   12d08:	cmp	r6, #0
   12d0c:	beq	12be8 <fputs@plt+0x97e4>
   12d10:	mov	r0, r6
   12d14:	mov	r6, #0
   12d18:	bl	9338 <_ZdaPv@plt>
   12d1c:	b	12be8 <fputs@plt+0x97e4>
   12d20:	movw	r1, #56944	; 0xde70
   12d24:	movw	r0, #57836	; 0xe1ec
   12d28:	movt	r1, #2
   12d2c:	movt	r0, #1
   12d30:	mov	r2, r1
   12d34:	mov	r3, r1
   12d38:	bl	15398 <fputs@plt+0xbf94>
   12d3c:	mov	r6, #0
   12d40:	bl	11fec <fputs@plt+0x8be8>
   12d44:	b	12be8 <fputs@plt+0x97e4>
   12d48:	bl	11aa4 <fputs@plt+0x86a0>
   12d4c:	movw	r2, #54048	; 0xd320
   12d50:	movt	r2, #2
   12d54:	mov	r3, #117	; 0x75
   12d58:	mov	r6, r0
   12d5c:	mov	r1, r0
   12d60:	ldr	r0, [r2, #20]
   12d64:	ldr	r2, [r2]
   12d68:	ldr	ip, [r0]
   12d6c:	ldr	ip, [ip, #40]	; 0x28
   12d70:	blx	ip
   12d74:	cmp	r6, #0
   12d78:	bne	12bd8 <fputs@plt+0x97d4>
   12d7c:	b	12be0 <fputs@plt+0x97dc>
   12d80:	movw	r1, #56944	; 0xde70
   12d84:	movw	r0, #57864	; 0xe208
   12d88:	movt	r1, #2
   12d8c:	movt	r0, #1
   12d90:	b	12d30 <fputs@plt+0x992c>
   12d94:	mov	r0, sp
   12d98:	mov	r6, #0
   12d9c:	bl	14f40 <fputs@plt+0xbb3c>
   12da0:	movw	r2, #56944	; 0xde70
   12da4:	movt	r2, #2
   12da8:	mov	r1, sp
   12dac:	movw	r0, #57972	; 0xe274
   12db0:	movt	r0, #1
   12db4:	mov	r3, r2
   12db8:	bl	153c8 <fputs@plt+0xbfc4>
   12dbc:	bl	11e2c <fputs@plt+0x8a28>
   12dc0:	b	12be8 <fputs@plt+0x97e4>
   12dc4:	ldr	r0, [r7, #20]
   12dc8:	mov	r1, r6
   12dcc:	ldr	r2, [r7]
   12dd0:	mov	r3, #112	; 0x70
   12dd4:	ldr	ip, [r0]
   12dd8:	ldr	ip, [ip, #44]	; 0x2c
   12ddc:	blx	ip
   12de0:	b	12d10 <fputs@plt+0x990c>
   12de4:	movw	r1, #56944	; 0xde70
   12de8:	movt	r1, #2
   12dec:	movw	r0, #57800	; 0xe1c8
   12df0:	movt	r0, #1
   12df4:	mov	r2, r1
   12df8:	mov	r3, r1
   12dfc:	bl	153c8 <fputs@plt+0xbfc4>
   12e00:	b	12be8 <fputs@plt+0x97e4>
   12e04:	movw	r1, #56944	; 0xde70
   12e08:	movt	r1, #2
   12e0c:	movw	r0, #57916	; 0xe23c
   12e10:	movt	r0, #1
   12e14:	mov	r2, r1
   12e18:	mov	r3, r1
   12e1c:	bl	15398 <fputs@plt+0xbf94>
   12e20:	b	12d08 <fputs@plt+0x9904>
   12e24:	bl	92f0 <__stack_chk_fail@plt>
   12e28:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12e2c:	movw	r4, #54048	; 0xd320
   12e30:	movt	r4, #2
   12e34:	movw	r6, #45416	; 0xb168
   12e38:	movt	r6, #2
   12e3c:	mov	r2, #0
   12e40:	mov	r3, #1
   12e44:	str	r2, [r4, #24]
   12e48:	str	r3, [r4, #8]
   12e4c:	sub	sp, sp, #24
   12e50:	ldrb	r2, [r0]
   12e54:	mov	r5, r0
   12e58:	ldr	r3, [r6]
   12e5c:	cmp	r2, #45	; 0x2d
   12e60:	str	r3, [sp, #20]
   12e64:	beq	13788 <fputs@plt+0xa384>
   12e68:	bl	93f8 <__errno_location@plt>
   12e6c:	mov	r3, #0
   12e70:	movw	r1, #57408	; 0xe040
   12e74:	movt	r1, #1
   12e78:	str	r3, [r0]
   12e7c:	mov	r7, r0
   12e80:	mov	r0, r5
   12e84:	bl	91a0 <fopen@plt>
   12e88:	ldr	r3, [r7]
   12e8c:	cmp	r3, #0
   12e90:	str	r0, [r4, #4]
   12e94:	bne	1375c <fputs@plt+0xa358>
   12e98:	cmp	r0, #0
   12e9c:	beq	1375c <fputs@plt+0xa358>
   12ea0:	mov	r0, r5
   12ea4:	bl	11c94 <fputs@plt+0x8890>
   12ea8:	ldr	r3, [r4]
   12eac:	cmp	r3, #0
   12eb0:	beq	12eb8 <fputs@plt+0x9ab4>
   12eb4:	bl	11614 <fputs@plt+0x8210>
   12eb8:	mov	r0, #32
   12ebc:	movw	r7, #60292	; 0xeb84
   12ec0:	bl	1ad44 <_Znwj@@Base>
   12ec4:	movt	r7, #2
   12ec8:	mov	r5, #0
   12ecc:	ldr	r8, [r7]
   12ed0:	str	r0, [r4]
   12ed4:	mov	r0, #28
   12ed8:	bl	14094 <fputs@plt+0xac90>
   12edc:	ldr	r2, [r4]
   12ee0:	ldr	r7, [r7]
   12ee4:	mov	r3, r0
   12ee8:	mov	r0, #28
   12eec:	str	r8, [r3, #24]
   12ef0:	str	r5, [r3]
   12ef4:	str	r3, [r2, #24]
   12ef8:	bl	14094 <fputs@plt+0xac90>
   12efc:	ldr	r3, [r4]
   12f00:	mvn	r2, #0
   12f04:	str	r7, [r0, #24]
   12f08:	str	r5, [r0]
   12f0c:	str	r0, [r3, #28]
   12f10:	str	r5, [r3, #16]
   12f14:	str	r5, [r3, #20]
   12f18:	stm	r3, {r2, r5}
   12f1c:	str	r2, [r3, #8]
   12f20:	str	r2, [r3, #12]
   12f24:	bl	11e80 <fputs@plt+0x8a7c>
   12f28:	cmn	r0, #1
   12f2c:	beq	13390 <fputs@plt+0x9f8c>
   12f30:	cmp	r0, #120	; 0x78
   12f34:	beq	12f54 <fputs@plt+0x9b50>
   12f38:	movw	r1, #56944	; 0xde70
   12f3c:	movt	r1, #2
   12f40:	movw	r0, #58020	; 0xe2a4
   12f44:	movt	r0, #1
   12f48:	mov	r2, r1
   12f4c:	mov	r3, r1
   12f50:	bl	153f8 <fputs@plt+0xbff4>
   12f54:	bl	11aa4 <fputs@plt+0x86a0>
   12f58:	ldrb	r3, [r0]
   12f5c:	mov	r5, r0
   12f60:	cmp	r3, #84	; 0x54
   12f64:	beq	12f84 <fputs@plt+0x9b80>
   12f68:	movw	r1, #56944	; 0xde70
   12f6c:	movt	r1, #2
   12f70:	movw	r0, #58020	; 0xe2a4
   12f74:	movt	r0, #1
   12f78:	mov	r2, r1
   12f7c:	mov	r3, r1
   12f80:	bl	153f8 <fputs@plt+0xbff4>
   12f84:	mov	r0, r5
   12f88:	bl	9338 <_ZdaPv@plt>
   12f8c:	bl	11aa4 <fputs@plt+0x86a0>
   12f90:	ldr	r2, [r4, #20]
   12f94:	movw	r3, #54048	; 0xd320
   12f98:	movt	r3, #2
   12f9c:	cmp	r2, #0
   12fa0:	mov	r5, r0
   12fa4:	beq	1388c <fputs@plt+0xa488>
   12fa8:	ldr	r0, [r3, #28]
   12fac:	cmp	r0, #0
   12fb0:	beq	12fc4 <fputs@plt+0x9bc0>
   12fb4:	mov	r1, r5
   12fb8:	bl	93e0 <strcmp@plt>
   12fbc:	cmp	r0, #0
   12fc0:	beq	12fe0 <fputs@plt+0x9bdc>
   12fc4:	movw	r1, #56944	; 0xde70
   12fc8:	movt	r1, #2
   12fcc:	movw	r0, #58092	; 0xe2ec
   12fd0:	movt	r0, #1
   12fd4:	mov	r2, r1
   12fd8:	mov	r3, r1
   12fdc:	bl	153f8 <fputs@plt+0xbff4>
   12fe0:	cmp	r5, #0
   12fe4:	beq	12ff0 <fputs@plt+0x9bec>
   12fe8:	mov	r0, r5
   12fec:	bl	9338 <_ZdaPv@plt>
   12ff0:	bl	11fec <fputs@plt+0x8be8>
   12ff4:	movw	r3, #41572	; 0xa264
   12ff8:	movt	r3, #2
   12ffc:	ldr	r2, [r4]
   13000:	ldr	r3, [r3]
   13004:	add	r3, r3, r3, lsl #2
   13008:	lsl	r3, r3, #1
   1300c:	str	r3, [r2, #4]
   13010:	bl	11e80 <fputs@plt+0x8a7c>
   13014:	cmp	r0, #120	; 0x78
   13018:	beq	13038 <fputs@plt+0x9c34>
   1301c:	movw	r1, #56944	; 0xde70
   13020:	movt	r1, #2
   13024:	movw	r0, #58128	; 0xe310
   13028:	movt	r0, #1
   1302c:	mov	r2, r1
   13030:	mov	r3, r1
   13034:	bl	153f8 <fputs@plt+0xbff4>
   13038:	bl	11aa4 <fputs@plt+0x86a0>
   1303c:	ldrb	r3, [r0]
   13040:	mov	r5, r0
   13044:	cmp	r3, #114	; 0x72
   13048:	beq	13068 <fputs@plt+0x9c64>
   1304c:	movw	r1, #56944	; 0xde70
   13050:	movt	r1, #2
   13054:	movw	r0, #58128	; 0xe310
   13058:	movt	r0, #1
   1305c:	mov	r2, r1
   13060:	mov	r3, r1
   13064:	bl	153f8 <fputs@plt+0xbff4>
   13068:	mov	r0, r5
   1306c:	bl	9338 <_ZdaPv@plt>
   13070:	bl	118c8 <fputs@plt+0x84c4>
   13074:	movw	r3, #57044	; 0xded4
   13078:	movt	r3, #2
   1307c:	ldr	r3, [r3]
   13080:	cmp	r0, r3
   13084:	beq	130a4 <fputs@plt+0x9ca0>
   13088:	movw	r1, #56944	; 0xde70
   1308c:	movt	r1, #2
   13090:	movw	r0, #58164	; 0xe334
   13094:	movt	r0, #1
   13098:	mov	r2, r1
   1309c:	mov	r3, r1
   130a0:	bl	153f8 <fputs@plt+0xbff4>
   130a4:	bl	118c8 <fputs@plt+0x84c4>
   130a8:	movw	r3, #41580	; 0xa26c
   130ac:	movt	r3, #2
   130b0:	ldr	r3, [r3]
   130b4:	cmp	r0, r3
   130b8:	beq	130d8 <fputs@plt+0x9cd4>
   130bc:	movw	r1, #56944	; 0xde70
   130c0:	movt	r1, #2
   130c4:	movw	r0, #58192	; 0xe350
   130c8:	movt	r0, #1
   130cc:	mov	r2, r1
   130d0:	mov	r3, r1
   130d4:	bl	153f8 <fputs@plt+0xbff4>
   130d8:	bl	118c8 <fputs@plt+0x84c4>
   130dc:	movw	r3, #41576	; 0xa268
   130e0:	movt	r3, #2
   130e4:	ldr	r3, [r3]
   130e8:	cmp	r0, r3
   130ec:	beq	1310c <fputs@plt+0x9d08>
   130f0:	movw	r1, #56944	; 0xde70
   130f4:	movt	r1, #2
   130f8:	movw	r0, #58236	; 0xe37c
   130fc:	movt	r0, #1
   13100:	mov	r2, r1
   13104:	mov	r3, r1
   13108:	bl	153f8 <fputs@plt+0xbff4>
   1310c:	bl	11fec <fputs@plt+0x8be8>
   13110:	bl	11e80 <fputs@plt+0x8a7c>
   13114:	cmp	r0, #120	; 0x78
   13118:	beq	13138 <fputs@plt+0x9d34>
   1311c:	movw	r1, #56944	; 0xde70
   13120:	movt	r1, #2
   13124:	movw	r0, #58276	; 0xe3a4
   13128:	movt	r0, #1
   1312c:	mov	r2, r1
   13130:	mov	r3, r1
   13134:	bl	153f8 <fputs@plt+0xbff4>
   13138:	bl	11aa4 <fputs@plt+0x86a0>
   1313c:	ldrb	r3, [r0]
   13140:	mov	r5, r0
   13144:	cmp	r3, #105	; 0x69
   13148:	beq	13168 <fputs@plt+0x9d64>
   1314c:	movw	r1, #56944	; 0xde70
   13150:	movt	r1, #2
   13154:	movw	r0, #58276	; 0xe3a4
   13158:	movt	r0, #1
   1315c:	mov	r2, r1
   13160:	mov	r3, r1
   13164:	bl	153f8 <fputs@plt+0xbff4>
   13168:	mov	r0, r5
   1316c:	movw	r5, #54048	; 0xd320
   13170:	bl	9338 <_ZdaPv@plt>
   13174:	movt	r5, #2
   13178:	bl	11fec <fputs@plt+0x8be8>
   1317c:	ldr	r3, [r4, #20]
   13180:	cmp	r3, #0
   13184:	beq	138bc <fputs@plt+0xa4b8>
   13188:	movw	r7, #54048	; 0xd320
   1318c:	movt	r7, #2
   13190:	bl	11e80 <fputs@plt+0x8a7c>
   13194:	cmn	r0, #1
   13198:	mov	r5, r0
   1319c:	beq	133e4 <fputs@plt+0x9fe0>
   131a0:	sub	r3, r0, #35	; 0x23
   131a4:	cmp	r3, #85	; 0x55
   131a8:	ldrls	pc, [pc, r3, lsl #2]
   131ac:	b	133a8 <fputs@plt+0x9fa4>
   131b0:	ldrdeq	r3, [r1], -r0
   131b4:	andeq	r3, r1, r8, lsr #7
   131b8:	andeq	r3, r1, r8, lsr #7
   131bc:	andeq	r3, r1, r8, lsr #7
   131c0:	andeq	r3, r1, r8, lsr #7
   131c4:	andeq	r3, r1, r8, lsr #7
   131c8:	andeq	r3, r1, r8, lsr #7
   131cc:	andeq	r3, r1, r8, lsr #7
   131d0:	andeq	r3, r1, r8, lsr #7
   131d4:	andeq	r3, r1, r8, lsr #7
   131d8:	andeq	r3, r1, r8, lsr #7
   131dc:	andeq	r3, r1, r8, lsr #7
   131e0:	andeq	r3, r1, r8, lsr #7
   131e4:	andeq	r3, r1, r8, ror r6
   131e8:	andeq	r3, r1, r8, ror r6
   131ec:	andeq	r3, r1, r8, ror r6
   131f0:	andeq	r3, r1, r8, ror r6
   131f4:	andeq	r3, r1, r8, ror r6
   131f8:	andeq	r3, r1, r8, ror r6
   131fc:	andeq	r3, r1, r8, ror r6
   13200:	andeq	r3, r1, r8, ror r6
   13204:	andeq	r3, r1, r8, ror r6
   13208:	andeq	r3, r1, r8, ror r6
   1320c:	andeq	r3, r1, r8, lsr #7
   13210:	andeq	r3, r1, r8, lsr #7
   13214:	andeq	r3, r1, r8, lsr #7
   13218:	andeq	r3, r1, r8, lsr #7
   1321c:	andeq	r3, r1, r8, lsr #7
   13220:	andeq	r3, r1, r8, lsr #7
   13224:	andeq	r3, r1, r8, lsr #7
   13228:	andeq	r3, r1, r8, lsr #7
   1322c:	andeq	r3, r1, r8, lsr #7
   13230:	andeq	r3, r1, r4, asr #12
   13234:	andeq	r3, r1, r0, lsr r6
   13238:	andeq	r3, r1, r8, lsr #7
   1323c:	andeq	r3, r1, r0, lsl r6
   13240:	andeq	r3, r1, r8, lsr #7
   13244:	andeq	r3, r1, ip, asr #14
   13248:	andeq	r3, r1, r8, lsr #7
   1324c:	andeq	r3, r1, r8, lsr #7
   13250:	andeq	r3, r1, r8, lsr #7
   13254:	andeq	r3, r1, r8, lsr #7
   13258:	andeq	r3, r1, r8, lsr #7
   1325c:	andeq	r3, r1, r8, lsl r7
   13260:	andeq	r3, r1, r8, lsr #7
   13264:	andeq	r3, r1, r8, lsr #7
   13268:	andeq	r3, r1, r8, lsr #7
   1326c:	andeq	r3, r1, r8, lsr #7
   13270:	andeq	r3, r1, r8, lsr #7
   13274:	andeq	r3, r1, r8, lsr #7
   13278:	andeq	r3, r1, r8, lsr #7
   1327c:	andeq	r3, r1, r0, lsl #12
   13280:	andeq	r3, r1, r8, lsr #7
   13284:	andeq	r3, r1, r8, lsr #7
   13288:	andeq	r3, r1, r8, lsr #7
   1328c:	andeq	r3, r1, r8, lsr #7
   13290:	andeq	r3, r1, r8, lsr #7
   13294:	andeq	r3, r1, r8, lsr #7
   13298:	andeq	r3, r1, r8, lsr #7
   1329c:	andeq	r3, r1, r8, lsr #7
   132a0:	andeq	r3, r1, r8, lsr #7
   132a4:	andeq	r3, r1, r8, lsr #7
   132a8:	andeq	r3, r1, r8, lsr #7
   132ac:	andeq	r3, r1, r8, lsr #7
   132b0:	andeq	r3, r1, r8, asr #11
   132b4:	andeq	r3, r1, r8, lsr #7
   132b8:	andeq	r3, r1, r8, lsr #7
   132bc:			; <UNDEFINED> instruction: 0x000135b8
   132c0:	andeq	r3, r1, r8, lsr #7
   132c4:	andeq	r3, r1, r0, lsr #11
   132c8:	andeq	r3, r1, r8, lsr #7
   132cc:	andeq	r3, r1, r8, lsr #7
   132d0:	andeq	r3, r1, r8, lsr #7
   132d4:	andeq	r3, r1, r8, lsr #7
   132d8:	andeq	r3, r1, ip, ror r5
   132dc:	andeq	r3, r1, r4, asr r5
   132e0:	andeq	r3, r1, r8, lsr #7
   132e4:	strdeq	r3, [r1], -r8
   132e8:	andeq	r3, r1, r8, lsr #7
   132ec:	andeq	r3, r1, r8, lsr #7
   132f0:	ldrdeq	r3, [r1], -r0
   132f4:	andeq	r3, r1, r0, ror r4
   132f8:	andeq	r3, r1, r4, lsl #8
   132fc:	andeq	r3, r1, ip, ror #7
   13300:	muleq	r1, r0, r1
   13304:	andeq	r3, r1, r8, lsl #6
   13308:	bl	12ab4 <fputs@plt+0x96b0>
   1330c:	subs	r5, r0, #0
   13310:	beq	13190 <fputs@plt+0x9d8c>
   13314:	ldr	r2, [r4, #24]
   13318:	movw	r3, #54048	; 0xd320
   1331c:	movt	r3, #2
   13320:	cmp	r2, #0
   13324:	ble	13340 <fputs@plt+0x9f3c>
   13328:	ldr	r0, [r3, #20]
   1332c:	ldr	r2, [r3]
   13330:	ldr	r3, [r0]
   13334:	ldr	r1, [r2, #12]
   13338:	ldr	r3, [r3, #28]
   1333c:	blx	r3
   13340:	ldr	r0, [r4, #20]
   13344:	cmp	r0, #0
   13348:	beq	13358 <fputs@plt+0x9f54>
   1334c:	ldr	r3, [r0]
   13350:	ldr	r3, [r3, #4]
   13354:	blx	r3
   13358:	ldr	r0, [r4, #4]
   1335c:	mov	r3, #0
   13360:	str	r3, [r4, #20]
   13364:	bl	9140 <fclose@plt>
   13368:	cmp	r5, #0
   1336c:	bne	1338c <fputs@plt+0x9f88>
   13370:	movw	r1, #56944	; 0xde70
   13374:	movt	r1, #2
   13378:	movw	r0, #58384	; 0xe410
   1337c:	movt	r0, #1
   13380:	mov	r2, r1
   13384:	mov	r3, r1
   13388:	bl	153c8 <fputs@plt+0xbfc4>
   1338c:	bl	11614 <fputs@plt+0x8210>
   13390:	ldr	r2, [sp, #20]
   13394:	ldr	r3, [r6]
   13398:	cmp	r2, r3
   1339c:	bne	138c8 <fputs@plt+0xa4c4>
   133a0:	add	sp, sp, #24
   133a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   133a8:	uxtb	r1, r0
   133ac:	mov	r0, sp
   133b0:	bl	14f50 <fputs@plt+0xbb4c>
   133b4:	movw	r2, #56944	; 0xde70
   133b8:	movt	r2, #2
   133bc:	movw	r0, #58356	; 0xe3f4
   133c0:	mov	r1, sp
   133c4:	movt	r0, #1
   133c8:	mov	r3, r2
   133cc:	bl	153c8 <fputs@plt+0xbfc4>
   133d0:	bl	11e2c <fputs@plt+0x8a28>
   133d4:	bl	11e80 <fputs@plt+0x8a7c>
   133d8:	cmn	r0, #1
   133dc:	mov	r5, r0
   133e0:	bne	131a0 <fputs@plt+0x9d9c>
   133e4:	mov	r5, #0
   133e8:	b	13314 <fputs@plt+0x9f10>
   133ec:	bl	118c8 <fputs@plt+0x84c4>
   133f0:	ldr	r3, [r4]
   133f4:	ldr	r2, [r3, #12]
   133f8:	add	r0, r2, r0
   133fc:	str	r0, [r3, #12]
   13400:	b	13190 <fputs@plt+0x9d8c>
   13404:	ldr	r3, [r4, #24]
   13408:	cmp	r3, #0
   1340c:	ble	13880 <fputs@plt+0xa47c>
   13410:	bl	118c8 <fputs@plt+0x84c4>
   13414:	mov	r5, r0
   13418:	bl	11aa4 <fputs@plt+0x86a0>
   1341c:	ldrb	r1, [r0]
   13420:	mov	r9, r0
   13424:	cmp	r1, #0
   13428:	ldrne	r2, [r4]
   1342c:	movne	sl, r0
   13430:	beq	13464 <fputs@plt+0xa060>
   13434:	mov	r3, sp
   13438:	ldr	r0, [r4, #20]
   1343c:	bl	13ee0 <fputs@plt+0xaadc>
   13440:	ldr	r2, [r4]
   13444:	ldr	r3, [sp]
   13448:	ldr	r1, [r2, #8]
   1344c:	add	r3, r5, r3
   13450:	add	r3, r1, r3
   13454:	str	r3, [r2, #8]
   13458:	ldrb	r1, [sl, #1]!
   1345c:	cmp	r1, #0
   13460:	bne	13434 <fputs@plt+0xa030>
   13464:	mov	r0, r9
   13468:	bl	9338 <_ZdaPv@plt>
   1346c:	b	13190 <fputs@plt+0x9d8c>
   13470:	ldr	r3, [r4, #24]
   13474:	cmp	r3, #0
   13478:	ble	13874 <fputs@plt+0xa470>
   1347c:	bl	11aa4 <fputs@plt+0x86a0>
   13480:	ldrb	r1, [r0]
   13484:	mov	r9, r0
   13488:	cmp	r1, #0
   1348c:	ldrne	r2, [r4]
   13490:	movne	r5, r0
   13494:	beq	13464 <fputs@plt+0xa060>
   13498:	mov	r3, sp
   1349c:	ldr	r0, [r4, #20]
   134a0:	bl	13ee0 <fputs@plt+0xaadc>
   134a4:	ldr	r2, [r4]
   134a8:	ldr	r3, [sp]
   134ac:	ldr	r1, [r2, #8]
   134b0:	add	r3, r1, r3
   134b4:	str	r3, [r2, #8]
   134b8:	ldrb	r1, [r5, #1]!
   134bc:	cmp	r1, #0
   134c0:	bne	13498 <fputs@plt+0xa094>
   134c4:	mov	r0, r9
   134c8:	bl	9338 <_ZdaPv@plt>
   134cc:	b	13190 <fputs@plt+0x9d8c>
   134d0:	ldr	r5, [r4]
   134d4:	bl	118c8 <fputs@plt+0x84c4>
   134d8:	ldr	r3, [r4]
   134dc:	ldr	r2, [r3, #16]
   134e0:	str	r0, [r5, #4]
   134e4:	ldr	r1, [r3, #4]
   134e8:	cmp	r2, r1
   134ec:	moveq	r2, #0
   134f0:	streq	r2, [r3, #16]
   134f4:	b	13190 <fputs@plt+0x9d8c>
   134f8:	ldr	r3, [r4, #24]
   134fc:	cmp	r3, #0
   13500:	ble	13520 <fputs@plt+0xa11c>
   13504:	ldr	r0, [r7, #20]
   13508:	ldr	r2, [r7]
   1350c:	ldr	r3, [r0]
   13510:	ldr	r1, [r2, #12]
   13514:	ldr	r3, [r3, #28]
   13518:	blx	r3
   1351c:	ldr	r3, [r7, #24]
   13520:	ldr	r5, [r4, #20]
   13524:	add	r3, r3, #1
   13528:	str	r3, [r4, #24]
   1352c:	ldr	r3, [r5]
   13530:	ldr	r8, [r3, #24]
   13534:	bl	118c8 <fputs@plt+0x84c4>
   13538:	mov	r1, r0
   1353c:	mov	r0, r5
   13540:	blx	r8
   13544:	ldr	r3, [r4]
   13548:	mov	r2, #0
   1354c:	str	r2, [r3, #12]
   13550:	b	13190 <fputs@plt+0x9d8c>
   13554:	ldr	r3, [r4, #24]
   13558:	cmp	r3, #0
   1355c:	ble	13868 <fputs@plt+0xa464>
   13560:	ldr	r0, [r4, #20]
   13564:	ldr	r3, [r0]
   13568:	ldr	r3, [r3, #36]	; 0x24
   1356c:	blx	r3
   13570:	bl	118c8 <fputs@plt+0x84c4>
   13574:	bl	118c8 <fputs@plt+0x84c4>
   13578:	b	13190 <fputs@plt+0x9d8c>
   1357c:	ldr	r3, [r4]
   13580:	ldr	r0, [r3, #24]
   13584:	bl	12574 <fputs@plt+0x9170>
   13588:	ldr	r0, [r4, #20]
   1358c:	ldr	r1, [r4]
   13590:	ldr	r3, [r0]
   13594:	ldr	r3, [r3, #16]
   13598:	blx	r3
   1359c:	b	13190 <fputs@plt+0x9d8c>
   135a0:	bl	118c8 <fputs@plt+0x84c4>
   135a4:	ldr	r3, [r4]
   135a8:	ldr	r2, [r3, #8]
   135ac:	add	r0, r2, r0
   135b0:	str	r0, [r3, #8]
   135b4:	b	13190 <fputs@plt+0x9d8c>
   135b8:	ldr	r5, [r4]
   135bc:	bl	118c8 <fputs@plt+0x84c4>
   135c0:	str	r0, [r5]
   135c4:	b	13190 <fputs@plt+0x9d8c>
   135c8:	ldr	r3, [r4, #24]
   135cc:	cmp	r3, #0
   135d0:	ble	1385c <fputs@plt+0xa458>
   135d4:	bl	116d4 <fputs@plt+0x82d0>
   135d8:	cmp	r0, #10
   135dc:	beq	137c8 <fputs@plt+0xa3c4>
   135e0:	cmn	r0, #1
   135e4:	beq	137c8 <fputs@plt+0xa3c4>
   135e8:	uxtb	r1, r0
   135ec:	ldr	r2, [r4]
   135f0:	ldr	r0, [r4, #20]
   135f4:	mov	r3, #0
   135f8:	bl	13ee0 <fputs@plt+0xaadc>
   135fc:	b	13190 <fputs@plt+0x9d8c>
   13600:	ldr	r5, [r4]
   13604:	bl	118c8 <fputs@plt+0x84c4>
   13608:	str	r0, [r5, #12]
   1360c:	b	13190 <fputs@plt+0x9d8c>
   13610:	bl	117a8 <fputs@plt+0x83a4>
   13614:	mov	r5, r0
   13618:	bl	11d40 <fputs@plt+0x893c>
   1361c:	cmp	r5, #0
   13620:	beq	13190 <fputs@plt+0x9d8c>
   13624:	mov	r0, r5
   13628:	bl	9338 <_ZdaPv@plt>
   1362c:	b	13190 <fputs@plt+0x9d8c>
   13630:	ldr	r3, [r4, #24]
   13634:	cmp	r3, #0
   13638:	ble	13850 <fputs@plt+0xa44c>
   1363c:	bl	126d8 <fputs@plt+0x92d4>
   13640:	b	13190 <fputs@plt+0x9d8c>
   13644:	ldr	r3, [r4, #24]
   13648:	cmp	r3, #0
   1364c:	ble	13844 <fputs@plt+0xa440>
   13650:	bl	11aa4 <fputs@plt+0x86a0>
   13654:	ldr	r2, [r4]
   13658:	mov	r3, #0
   1365c:	mov	r5, r0
   13660:	mov	r1, r0
   13664:	ldr	r0, [r4, #20]
   13668:	bl	13f74 <fputs@plt+0xab70>
   1366c:	cmp	r5, #0
   13670:	bne	13624 <fputs@plt+0xa220>
   13674:	b	13190 <fputs@plt+0x9d8c>
   13678:	bl	116d4 <fputs@plt+0x82d0>
   1367c:	ldr	r3, [r4, #24]
   13680:	uxtb	r5, r5
   13684:	cmp	r3, #0
   13688:	mov	r8, r0
   1368c:	ble	13838 <fputs@plt+0xa434>
   13690:	sub	r3, r8, #48	; 0x30
   13694:	cmp	r3, #9
   13698:	uxtbls	r8, r8
   1369c:	bhi	13808 <fputs@plt+0xa404>
   136a0:	strb	r5, [sp, #16]
   136a4:	mov	r5, #0
   136a8:	strb	r8, [sp, #17]
   136ac:	strb	r5, [sp, #18]
   136b0:	bl	93f8 <__errno_location@plt>
   136b4:	mov	r1, r5
   136b8:	mov	r2, #10
   136bc:	mov	r8, r0
   136c0:	add	r0, sp, #16
   136c4:	str	r5, [r8]
   136c8:	bl	9254 <strtol@plt>
   136cc:	ldr	r3, [r8]
   136d0:	cmp	r3, #0
   136d4:	mov	r5, r0
   136d8:	bne	137e8 <fputs@plt+0xa3e4>
   136dc:	ldr	r3, [r4]
   136e0:	ldr	r2, [r3, #8]
   136e4:	add	r5, r2, r5
   136e8:	str	r5, [r3, #8]
   136ec:	bl	116d4 <fputs@plt+0x82d0>
   136f0:	cmp	r0, #10
   136f4:	beq	137a8 <fputs@plt+0xa3a4>
   136f8:	cmn	r0, #1
   136fc:	beq	137a8 <fputs@plt+0xa3a4>
   13700:	uxtb	r1, r0
   13704:	ldr	r2, [r7]
   13708:	ldr	r0, [r7, #20]
   1370c:	mov	r3, #0
   13710:	bl	13ee0 <fputs@plt+0xaadc>
   13714:	b	13190 <fputs@plt+0x9d8c>
   13718:	ldr	r3, [r4, #24]
   1371c:	cmp	r3, #0
   13720:	ble	1382c <fputs@plt+0xa428>
   13724:	ldr	r5, [r4, #20]
   13728:	ldr	r3, [r5]
   1372c:	ldr	r8, [r3, #8]
   13730:	bl	118c8 <fputs@plt+0x84c4>
   13734:	ldr	r2, [r4]
   13738:	mov	r3, #0
   1373c:	mov	r1, r0
   13740:	mov	r0, r5
   13744:	blx	r8
   13748:	b	13190 <fputs@plt+0x9d8c>
   1374c:	ldr	r5, [r4]
   13750:	bl	118c8 <fputs@plt+0x84c4>
   13754:	str	r0, [r5, #8]
   13758:	b	13190 <fputs@plt+0x9d8c>
   1375c:	mov	r1, r5
   13760:	mov	r0, sp
   13764:	bl	14ef4 <fputs@plt+0xbaf0>
   13768:	movw	r2, #56944	; 0xde70
   1376c:	movt	r2, #2
   13770:	mov	r1, sp
   13774:	movw	r0, #57996	; 0xe28c
   13778:	movt	r0, #1
   1377c:	mov	r3, r2
   13780:	bl	15398 <fputs@plt+0xbf94>
   13784:	b	13390 <fputs@plt+0x9f8c>
   13788:	ldrb	r3, [r0, #1]
   1378c:	cmp	r3, #0
   13790:	bne	12e68 <fputs@plt+0x9a64>
   13794:	movw	r3, #45472	; 0xb1a0
   13798:	movt	r3, #2
   1379c:	ldr	r3, [r3]
   137a0:	str	r3, [r4, #4]
   137a4:	b	12ea0 <fputs@plt+0x9a9c>
   137a8:	movw	r1, #56944	; 0xde70
   137ac:	movt	r1, #2
   137b0:	movw	r0, #58412	; 0xe42c
   137b4:	movt	r0, #1
   137b8:	mov	r2, r1
   137bc:	mov	r3, r1
   137c0:	bl	15398 <fputs@plt+0xbf94>
   137c4:	b	13190 <fputs@plt+0x9d8c>
   137c8:	movw	r1, #56944	; 0xde70
   137cc:	movt	r1, #2
   137d0:	movw	r0, #58440	; 0xe448
   137d4:	movt	r0, #1
   137d8:	mov	r2, r1
   137dc:	mov	r3, r1
   137e0:	bl	15398 <fputs@plt+0xbf94>
   137e4:	b	13190 <fputs@plt+0x9d8c>
   137e8:	movw	r1, #56944	; 0xde70
   137ec:	movt	r1, #2
   137f0:	movw	r0, #58328	; 0xe3d8
   137f4:	movt	r0, #1
   137f8:	mov	r2, r1
   137fc:	mov	r3, r1
   13800:	bl	15398 <fputs@plt+0xbf94>
   13804:	b	136dc <fputs@plt+0xa2d8>
   13808:	movw	r1, #56944	; 0xde70
   1380c:	movt	r1, #2
   13810:	movw	r0, #58312	; 0xe3c8
   13814:	movt	r0, #1
   13818:	mov	r2, r1
   1381c:	mov	r3, r1
   13820:	bl	15398 <fputs@plt+0xbf94>
   13824:	mov	r8, #0
   13828:	b	136a0 <fputs@plt+0xa29c>
   1382c:	mov	r0, #78	; 0x4e
   13830:	bl	11678 <fputs@plt+0x8274>
   13834:	b	13724 <fputs@plt+0xa320>
   13838:	mov	r0, r5
   1383c:	bl	11678 <fputs@plt+0x8274>
   13840:	b	13690 <fputs@plt+0xa28c>
   13844:	mov	r0, #67	; 0x43
   13848:	bl	11678 <fputs@plt+0x8274>
   1384c:	b	13650 <fputs@plt+0xa24c>
   13850:	mov	r0, #68	; 0x44
   13854:	bl	11678 <fputs@plt+0x8274>
   13858:	b	1363c <fputs@plt+0xa238>
   1385c:	mov	r0, #99	; 0x63
   13860:	bl	11678 <fputs@plt+0x8274>
   13864:	b	135d4 <fputs@plt+0xa1d0>
   13868:	mov	r0, #110	; 0x6e
   1386c:	bl	11678 <fputs@plt+0x8274>
   13870:	b	13560 <fputs@plt+0xa15c>
   13874:	mov	r0, #116	; 0x74
   13878:	bl	11678 <fputs@plt+0x8274>
   1387c:	b	1347c <fputs@plt+0xa078>
   13880:	mov	r0, #117	; 0x75
   13884:	bl	11678 <fputs@plt+0x8274>
   13888:	b	13410 <fputs@plt+0xa00c>
   1388c:	str	r0, [r3, #28]
   13890:	bl	17cbc <fputs@plt+0xe8b8>
   13894:	cmp	r0, #0
   13898:	bne	12ff0 <fputs@plt+0x9bec>
   1389c:	movw	r1, #56944	; 0xde70
   138a0:	movt	r1, #2
   138a4:	movw	r0, #58052	; 0xe2c4
   138a8:	movt	r0, #1
   138ac:	mov	r2, r1
   138b0:	mov	r3, r1
   138b4:	bl	153f8 <fputs@plt+0xbff4>
   138b8:	b	12ff0 <fputs@plt+0x9bec>
   138bc:	bl	e2d8 <fputs@plt+0x4ed4>
   138c0:	str	r0, [r5, #20]
   138c4:	b	13188 <fputs@plt+0x9d84>
   138c8:	bl	92f0 <__stack_chk_fail@plt>
   138cc:	bx	lr
   138d0:	bx	lr
   138d4:	bx	lr
   138d8:	bx	lr
   138dc:	bx	lr
   138e0:	bx	lr
   138e4:	mov	r0, r1
   138e8:	mov	r1, #0
   138ec:	mov	r2, r1
   138f0:	b	17c4c <fputs@plt+0xe848>
   138f4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   138f8:	movw	r4, #45416	; 0xb168
   138fc:	movt	r4, #2
   13900:	mov	r8, r1
   13904:	sub	sp, sp, #48	; 0x30
   13908:	mov	r5, r0
   1390c:	ldr	r1, [r4]
   13910:	mov	r0, r8
   13914:	mov	r6, r2
   13918:	mov	sl, r3
   1391c:	str	r1, [sp, #44]	; 0x2c
   13920:	bl	1ab30 <fputs@plt+0x1172c>
   13924:	ldr	r1, [r6]
   13928:	cmp	r1, #0
   1392c:	mov	r9, r0
   13930:	blt	139bc <fputs@plt+0xa5b8>
   13934:	ldr	r3, [r5, #12]
   13938:	cmp	r1, r3
   1393c:	bge	139bc <fputs@plt+0xa5b8>
   13940:	ldr	r3, [r5, #8]
   13944:	ldr	r7, [r3, r1, lsl #2]
   13948:	cmp	r7, #0
   1394c:	beq	139e4 <fputs@plt+0xa5e0>
   13950:	mov	r0, r7
   13954:	mov	r1, r9
   13958:	bl	15e30 <fputs@plt+0xca2c>
   1395c:	cmp	r0, #0
   13960:	mov	r0, r7
   13964:	beq	13a0c <fputs@plt+0xa608>
   13968:	mov	r1, r9
   1396c:	ldr	r2, [r6, #4]
   13970:	bl	166f4 <fputs@plt+0xd2f0>
   13974:	ldr	ip, [r5]
   13978:	cmp	sl, #0
   1397c:	mov	lr, #0
   13980:	mov	r1, r9
   13984:	mov	r2, r7
   13988:	mov	r3, r6
   1398c:	strne	r0, [sl]
   13990:	str	r0, [sp]
   13994:	mov	r0, r5
   13998:	str	lr, [sp, #4]
   1399c:	ldr	ip, [ip, #48]	; 0x30
   139a0:	blx	ip
   139a4:	ldr	r2, [sp, #44]	; 0x2c
   139a8:	ldr	r3, [r4]
   139ac:	cmp	r2, r3
   139b0:	bne	13a48 <fputs@plt+0xa644>
   139b4:	add	sp, sp, #48	; 0x30
   139b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   139bc:	add	r0, sp, #24
   139c0:	bl	14f20 <fputs@plt+0xbb1c>
   139c4:	movw	r2, #56944	; 0xde70
   139c8:	movt	r2, #2
   139cc:	add	r1, sp, #24
   139d0:	movw	r0, #58552	; 0xe4b8
   139d4:	movt	r0, #1
   139d8:	mov	r3, r2
   139dc:	bl	15398 <fputs@plt+0xbf94>
   139e0:	b	139a4 <fputs@plt+0xa5a0>
   139e4:	add	r0, sp, #24
   139e8:	bl	14f20 <fputs@plt+0xbb1c>
   139ec:	movw	r2, #56944	; 0xde70
   139f0:	movt	r2, #2
   139f4:	add	r1, sp, #24
   139f8:	movw	r0, #58576	; 0xe4d0
   139fc:	movt	r0, #1
   13a00:	mov	r3, r2
   13a04:	bl	15398 <fputs@plt+0xbf94>
   13a08:	b	139a4 <fputs@plt+0xa5a0>
   13a0c:	bl	16990 <fputs@plt+0xd58c>
   13a10:	mov	r1, r0
   13a14:	add	r0, sp, #8
   13a18:	bl	14ef4 <fputs@plt+0xbaf0>
   13a1c:	mov	r1, r8
   13a20:	add	r0, sp, #24
   13a24:	bl	14f20 <fputs@plt+0xbb1c>
   13a28:	add	r1, sp, #8
   13a2c:	add	r2, sp, #24
   13a30:	movw	r0, #58600	; 0xe4e8
   13a34:	movw	r3, #56944	; 0xde70
   13a38:	movt	r0, #1
   13a3c:	movt	r3, #2
   13a40:	bl	15398 <fputs@plt+0xbf94>
   13a44:	b	139a4 <fputs@plt+0xa5a0>
   13a48:	bl	92f0 <__stack_chk_fail@plt>
   13a4c:	push	{r3, r4, r5, lr}
   13a50:	mov	r5, r0
   13a54:	ldr	r0, [r0, #8]
   13a58:	ldr	r3, [pc, #156]	; 13afc <fputs@plt+0xa6f8>
   13a5c:	cmp	r0, #0
   13a60:	str	r3, [r5]
   13a64:	beq	13a9c <fputs@plt+0xa698>
   13a68:	bl	9338 <_ZdaPv@plt>
   13a6c:	b	13a9c <fputs@plt+0xa698>
   13a70:	ldr	r3, [r4]
   13a74:	ldr	r2, [r4, #4]
   13a78:	cmp	r3, #0
   13a7c:	mov	r0, r3
   13a80:	str	r2, [r5, #4]
   13a84:	beq	13a94 <fputs@plt+0xa690>
   13a88:	ldr	r3, [r3]
   13a8c:	ldr	r3, [r3, #4]
   13a90:	blx	r3
   13a94:	mov	r0, r4
   13a98:	bl	1ad94 <_ZdlPv@@Base>
   13a9c:	ldr	r4, [r5, #4]
   13aa0:	cmp	r4, #0
   13aa4:	bne	13a70 <fputs@plt+0xa66c>
   13aa8:	movw	r4, #45476	; 0xb1a4
   13aac:	movt	r4, #2
   13ab0:	ldr	r0, [r4]
   13ab4:	bl	93b0 <ferror@plt>
   13ab8:	cmp	r0, #0
   13abc:	beq	13ae4 <fputs@plt+0xa6e0>
   13ac0:	movw	r1, #56944	; 0xde70
   13ac4:	movt	r1, #2
   13ac8:	movw	r0, #58652	; 0xe51c
   13acc:	movt	r0, #1
   13ad0:	mov	r2, r1
   13ad4:	mov	r3, r1
   13ad8:	bl	153f8 <fputs@plt+0xbff4>
   13adc:	mov	r0, r5
   13ae0:	pop	{r3, r4, r5, pc}
   13ae4:	ldr	r0, [r4]
   13ae8:	bl	920c <fflush@plt>
   13aec:	cmp	r0, #0
   13af0:	blt	13ac0 <fputs@plt+0xa6bc>
   13af4:	mov	r0, r5
   13af8:	pop	{r3, r4, r5, pc}
   13afc:	andeq	lr, r1, r0, ror r4
   13b00:	push	{r4, lr}
   13b04:	mov	r4, r0
   13b08:	bl	13a4c <fputs@plt+0xa648>
   13b0c:	mov	r0, r4
   13b10:	bl	1ad94 <_ZdlPv@@Base>
   13b14:	mov	r0, r4
   13b18:	pop	{r4, pc}
   13b1c:	stm	r0, {r1, r2}
   13b20:	bx	lr
   13b24:	ldr	r1, [pc, #20]	; 13b40 <fputs@plt+0xa73c>
   13b28:	mov	r2, #0
   13b2c:	str	r2, [r0, #4]
   13b30:	str	r2, [r0, #8]
   13b34:	str	r1, [r0]
   13b38:	str	r2, [r0, #12]
   13b3c:	bx	lr
   13b40:	andeq	lr, r1, r0, ror r4
   13b44:	push	{r4, r5, r6, lr}
   13b48:	mov	r6, r0
   13b4c:	ldr	r4, [r0, #4]
   13b50:	mov	r5, r1
   13b54:	cmp	r4, #0
   13b58:	bne	13b6c <fputs@plt+0xa768>
   13b5c:	b	13b8c <fputs@plt+0xa788>
   13b60:	ldr	r4, [r4, #4]
   13b64:	cmp	r4, #0
   13b68:	beq	13b8c <fputs@plt+0xa788>
   13b6c:	ldr	r0, [r4]
   13b70:	bl	16990 <fputs@plt+0xd58c>
   13b74:	mov	r1, r5
   13b78:	bl	93e0 <strcmp@plt>
   13b7c:	cmp	r0, #0
   13b80:	bne	13b60 <fputs@plt+0xa75c>
   13b84:	ldr	r0, [r4]
   13b88:	pop	{r4, r5, r6, pc}
   13b8c:	ldr	r3, [r6]
   13b90:	mov	r1, r5
   13b94:	mov	r0, r6
   13b98:	ldr	r3, [r3, #32]
   13b9c:	blx	r3
   13ba0:	subs	r4, r0, #0
   13ba4:	beq	13bcc <fputs@plt+0xa7c8>
   13ba8:	mov	r0, #8
   13bac:	bl	1ad44 <_Znwj@@Base>
   13bb0:	ldr	r2, [r6, #4]
   13bb4:	mov	r3, r0
   13bb8:	mov	r0, r4
   13bbc:	str	r4, [r3]
   13bc0:	str	r2, [r3, #4]
   13bc4:	str	r3, [r6, #4]
   13bc8:	pop	{r4, r5, r6, pc}
   13bcc:	movw	r1, #56944	; 0xde70
   13bd0:	movt	r1, #2
   13bd4:	movw	r0, #58668	; 0xe52c
   13bd8:	movt	r0, #1
   13bdc:	mov	r2, r1
   13be0:	mov	r3, r1
   13be4:	bl	153f8 <fputs@plt+0xbff4>
   13be8:	b	13ba8 <fputs@plt+0xa7a4>
   13bec:	push	{r4, r5, r6, r7, r8, lr}
   13bf0:	subs	r6, r1, #0
   13bf4:	mov	r4, r0
   13bf8:	mov	r7, r2
   13bfc:	blt	13d24 <fputs@plt+0xa920>
   13c00:	ldr	r5, [r4, #12]
   13c04:	cmp	r6, r5
   13c08:	blt	13ca8 <fputs@plt+0xa8a4>
   13c0c:	cmp	r5, #0
   13c10:	beq	13cc0 <fputs@plt+0xa8bc>
   13c14:	lsl	r0, r5, #1
   13c18:	ldr	r8, [r4, #8]
   13c1c:	cmp	r6, r0
   13c20:	addge	r0, r6, #1
   13c24:	str	r0, [r4, #12]
   13c28:	cmp	r0, #532676608	; 0x1fc00000
   13c2c:	lslls	r0, r0, #2
   13c30:	mvnhi	r0, #0
   13c34:	bl	92b4 <_Znaj@plt>
   13c38:	cmp	r5, #0
   13c3c:	lslgt	r2, r5, #2
   13c40:	movgt	r3, #0
   13c44:	str	r0, [r4, #8]
   13c48:	movgt	lr, r0
   13c4c:	bgt	13c58 <fputs@plt+0xa854>
   13c50:	b	13c6c <fputs@plt+0xa868>
   13c54:	ldr	lr, [r4, #8]
   13c58:	ldr	ip, [r8, r3]
   13c5c:	str	ip, [lr, r3]
   13c60:	add	r3, r3, #4
   13c64:	cmp	r3, r2
   13c68:	bne	13c54 <fputs@plt+0xa850>
   13c6c:	ldr	r2, [r4, #12]
   13c70:	cmp	r5, r2
   13c74:	lsllt	r3, r5, #2
   13c78:	movlt	r1, #0
   13c7c:	bge	13c98 <fputs@plt+0xa894>
   13c80:	add	r5, r5, #1
   13c84:	ldr	ip, [r4, #8]
   13c88:	cmp	r5, r2
   13c8c:	str	r1, [ip, r3]
   13c90:	add	r3, r3, #4
   13c94:	bne	13c80 <fputs@plt+0xa87c>
   13c98:	cmp	r8, #0
   13c9c:	beq	13ca8 <fputs@plt+0xa8a4>
   13ca0:	mov	r0, r8
   13ca4:	bl	9338 <_ZdaPv@plt>
   13ca8:	mov	r1, r7
   13cac:	mov	r0, r4
   13cb0:	bl	13b44 <fputs@plt+0xa740>
   13cb4:	ldr	r3, [r4, #8]
   13cb8:	str	r0, [r3, r6, lsl #2]
   13cbc:	pop	{r4, r5, r6, r7, r8, pc}
   13cc0:	cmp	r6, #9
   13cc4:	bgt	13d0c <fputs@plt+0xa908>
   13cc8:	mov	r0, #40	; 0x28
   13ccc:	mov	r3, #10
   13cd0:	str	r3, [r4, #12]
   13cd4:	bl	92b4 <_Znaj@plt>
   13cd8:	ldr	r2, [r4, #12]
   13cdc:	cmp	r2, #0
   13ce0:	str	r0, [r4, #8]
   13ce4:	ble	13ca8 <fputs@plt+0xa8a4>
   13ce8:	mov	r3, #0
   13cec:	mov	r1, r3
   13cf0:	b	13cf8 <fputs@plt+0xa8f4>
   13cf4:	ldr	r0, [r4, #8]
   13cf8:	str	r1, [r0, r3, lsl #2]
   13cfc:	add	r3, r3, #1
   13d00:	cmp	r3, r2
   13d04:	bne	13cf4 <fputs@plt+0xa8f0>
   13d08:	b	13ca8 <fputs@plt+0xa8a4>
   13d0c:	add	r3, r6, #1
   13d10:	str	r3, [r4, #12]
   13d14:	cmp	r3, #532676608	; 0x1fc00000
   13d18:	lslls	r0, r3, #2
   13d1c:	mvnhi	r0, #0
   13d20:	b	13cd4 <fputs@plt+0xa8d0>
   13d24:	movw	r1, #58692	; 0xe544
   13d28:	mov	r0, #104	; 0x68
   13d2c:	movt	r1, #1
   13d30:	bl	14028 <fputs@plt+0xac24>
   13d34:	b	13c00 <fputs@plt+0xa7fc>
   13d38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13d3c:	movw	r4, #45416	; 0xb168
   13d40:	movt	r4, #2
   13d44:	mov	r5, r1
   13d48:	sub	sp, sp, #44	; 0x2c
   13d4c:	mov	r7, r0
   13d50:	ldr	r1, [r4]
   13d54:	mov	r0, r5
   13d58:	mov	r9, r2
   13d5c:	mov	sl, r3
   13d60:	ldr	r8, [sp, #80]	; 0x50
   13d64:	str	r1, [sp, #36]	; 0x24
   13d68:	bl	1abe8 <fputs@plt+0x117e4>
   13d6c:	ldr	r1, [r9]
   13d70:	cmp	r1, #0
   13d74:	mov	fp, r0
   13d78:	blt	13e84 <fputs@plt+0xaa80>
   13d7c:	ldr	r3, [r7, #12]
   13d80:	cmp	r1, r3
   13d84:	bge	13e84 <fputs@plt+0xaa80>
   13d88:	ldr	r3, [r7, #8]
   13d8c:	ldr	r6, [r3, r1, lsl #2]
   13d90:	cmp	r6, #0
   13d94:	str	r6, [r8]
   13d98:	beq	13eb0 <fputs@plt+0xaaac>
   13d9c:	mov	r0, r6
   13da0:	mov	r1, fp
   13da4:	bl	15e30 <fputs@plt+0xca2c>
   13da8:	cmp	r0, #0
   13dac:	bne	13e20 <fputs@plt+0xaa1c>
   13db0:	ldrb	r3, [r5]
   13db4:	cmp	r3, #0
   13db8:	beq	13dc8 <fputs@plt+0xa9c4>
   13dbc:	ldrb	r6, [r5, #1]
   13dc0:	cmp	r6, #0
   13dc4:	beq	13e40 <fputs@plt+0xaa3c>
   13dc8:	ldr	r0, [r8]
   13dcc:	bl	16990 <fputs@plt+0xd58c>
   13dd0:	mov	r1, r0
   13dd4:	mov	r0, sp
   13dd8:	bl	14ef4 <fputs@plt+0xbaf0>
   13ddc:	mov	r1, r5
   13de0:	add	r0, sp, #16
   13de4:	bl	14ef4 <fputs@plt+0xbaf0>
   13de8:	mov	r1, sp
   13dec:	add	r2, sp, #16
   13df0:	movw	r0, #58752	; 0xe580
   13df4:	movw	r3, #56944	; 0xde70
   13df8:	movt	r0, #1
   13dfc:	movt	r3, #2
   13e00:	bl	15398 <fputs@plt+0xbf94>
   13e04:	mov	r0, #0
   13e08:	ldr	r2, [sp, #36]	; 0x24
   13e0c:	ldr	r3, [r4]
   13e10:	cmp	r2, r3
   13e14:	bne	13edc <fputs@plt+0xaad8>
   13e18:	add	sp, sp, #44	; 0x2c
   13e1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e20:	ldr	r0, [r8]
   13e24:	mov	r1, fp
   13e28:	ldr	r2, [r9, #4]
   13e2c:	bl	166f4 <fputs@plt+0xd2f0>
   13e30:	cmp	sl, #0
   13e34:	strne	r0, [sl]
   13e38:	mov	r0, fp
   13e3c:	b	13e08 <fputs@plt+0xaa04>
   13e40:	ldr	r0, [r8]
   13e44:	bl	16990 <fputs@plt+0xd58c>
   13e48:	mov	r1, r0
   13e4c:	mov	r0, sp
   13e50:	bl	14ef4 <fputs@plt+0xbaf0>
   13e54:	ldrb	r1, [r5]
   13e58:	add	r0, sp, #16
   13e5c:	bl	14f40 <fputs@plt+0xbb3c>
   13e60:	mov	r1, sp
   13e64:	add	r2, sp, #16
   13e68:	movw	r0, #58704	; 0xe550
   13e6c:	movw	r3, #56944	; 0xde70
   13e70:	movt	r0, #1
   13e74:	movt	r3, #2
   13e78:	bl	15398 <fputs@plt+0xbf94>
   13e7c:	mov	r0, r6
   13e80:	b	13e08 <fputs@plt+0xaa04>
   13e84:	add	r0, sp, #16
   13e88:	bl	14f20 <fputs@plt+0xbb1c>
   13e8c:	movw	r2, #56944	; 0xde70
   13e90:	movt	r2, #2
   13e94:	add	r1, sp, #16
   13e98:	movw	r0, #58552	; 0xe4b8
   13e9c:	movt	r0, #1
   13ea0:	mov	r3, r2
   13ea4:	bl	15398 <fputs@plt+0xbf94>
   13ea8:	mov	r0, #0
   13eac:	b	13e08 <fputs@plt+0xaa04>
   13eb0:	add	r0, sp, #16
   13eb4:	bl	14f20 <fputs@plt+0xbb1c>
   13eb8:	movw	r2, #56944	; 0xde70
   13ebc:	movt	r2, #2
   13ec0:	add	r1, sp, #16
   13ec4:	movw	r0, #58576	; 0xe4d0
   13ec8:	movt	r0, #1
   13ecc:	mov	r3, r2
   13ed0:	bl	15398 <fputs@plt+0xbf94>
   13ed4:	mov	r0, r6
   13ed8:	b	13e08 <fputs@plt+0xaa04>
   13edc:	bl	92f0 <__stack_chk_fail@plt>
   13ee0:	push	{r4, r5, r6, r7, r8, lr}
   13ee4:	movw	r4, #45416	; 0xb168
   13ee8:	movt	r4, #2
   13eec:	sub	sp, sp, #24
   13ef0:	mov	r7, r3
   13ef4:	add	r3, sp, #12
   13ef8:	ldr	ip, [r4]
   13efc:	mov	r6, r0
   13f00:	strb	r1, [sp, #16]
   13f04:	add	r1, sp, #16
   13f08:	str	r3, [sp]
   13f0c:	add	r3, sp, #8
   13f10:	mov	r5, #0
   13f14:	mov	r8, r2
   13f18:	str	ip, [sp, #20]
   13f1c:	strb	r5, [sp, #17]
   13f20:	bl	13d38 <fputs@plt+0xa934>
   13f24:	ldr	ip, [r6]
   13f28:	mov	r3, r8
   13f2c:	ldr	lr, [sp, #8]
   13f30:	ldr	r2, [sp, #12]
   13f34:	str	r5, [sp, #4]
   13f38:	str	lr, [sp]
   13f3c:	ldr	ip, [ip, #48]	; 0x30
   13f40:	mov	r1, r0
   13f44:	mov	r0, r6
   13f48:	blx	ip
   13f4c:	cmp	r7, r5
   13f50:	ldr	r2, [sp, #20]
   13f54:	ldrne	r3, [sp, #8]
   13f58:	strne	r3, [r7]
   13f5c:	ldr	r3, [r4]
   13f60:	cmp	r2, r3
   13f64:	bne	13f70 <fputs@plt+0xab6c>
   13f68:	add	sp, sp, #24
   13f6c:	pop	{r4, r5, r6, r7, r8, pc}
   13f70:	bl	92f0 <__stack_chk_fail@plt>
   13f74:	push	{r4, r5, r6, r7, r8, lr}
   13f78:	movw	r4, #45416	; 0xb168
   13f7c:	movt	r4, #2
   13f80:	sub	sp, sp, #24
   13f84:	add	lr, sp, #12
   13f88:	mov	r6, r3
   13f8c:	ldr	ip, [r4]
   13f90:	add	r3, sp, #16
   13f94:	str	lr, [sp]
   13f98:	mov	r7, r1
   13f9c:	mov	r5, r0
   13fa0:	mov	r8, r2
   13fa4:	str	ip, [sp, #20]
   13fa8:	bl	13d38 <fputs@plt+0xa934>
   13fac:	subs	r1, r0, #0
   13fb0:	beq	13fe4 <fputs@plt+0xabe0>
   13fb4:	ldr	ip, [r5]
   13fb8:	mov	r3, r8
   13fbc:	ldr	lr, [sp, #16]
   13fc0:	mov	r0, r5
   13fc4:	str	r7, [sp, #4]
   13fc8:	ldr	r2, [sp, #12]
   13fcc:	str	lr, [sp]
   13fd0:	ldr	ip, [ip, #48]	; 0x30
   13fd4:	blx	ip
   13fd8:	cmp	r6, #0
   13fdc:	ldrne	r3, [sp, #16]
   13fe0:	strne	r3, [r6]
   13fe4:	ldr	r2, [sp, #20]
   13fe8:	ldr	r3, [r4]
   13fec:	cmp	r2, r3
   13ff0:	bne	13ffc <fputs@plt+0xabf8>
   13ff4:	add	sp, sp, #24
   13ff8:	pop	{r4, r5, r6, r7, r8, pc}
   13ffc:	bl	92f0 <__stack_chk_fail@plt>
   14000:	cmp	r1, #0
   14004:	blt	14020 <fputs@plt+0xac1c>
   14008:	ldr	r3, [r0, #12]
   1400c:	cmp	r1, r3
   14010:	bge	14020 <fputs@plt+0xac1c>
   14014:	ldr	r3, [r0, #8]
   14018:	ldr	r0, [r3, r1, lsl #2]
   1401c:	bx	lr
   14020:	mov	r0, #0
   14024:	bx	lr
   14028:	movw	r2, #60248	; 0xeb58
   1402c:	movt	r2, #2
   14030:	push	{r4, r5, r6, lr}
   14034:	movw	r4, #45480	; 0xb1a8
   14038:	ldr	r3, [r2]
   1403c:	sub	sp, sp, #8
   14040:	mov	r6, r0
   14044:	mov	r5, r1
   14048:	cmp	r3, #0
   1404c:	movt	r4, #2
   14050:	beq	14068 <fputs@plt+0xac64>
   14054:	movw	r2, #58804	; 0xe5b4
   14058:	ldr	r0, [r4]
   1405c:	movt	r2, #1
   14060:	mov	r1, #1
   14064:	bl	92fc <__fprintf_chk@plt>
   14068:	mov	r3, r6
   1406c:	mov	r1, #1
   14070:	ldr	r0, [r4]
   14074:	movw	r2, #58812	; 0xe5bc
   14078:	str	r5, [sp]
   1407c:	movt	r2, #1
   14080:	bl	92fc <__fprintf_chk@plt>
   14084:	ldr	r0, [r4]
   14088:	bl	920c <fflush@plt>
   1408c:	bl	90f8 <abort@plt>
   14090:	bx	lr
   14094:	cmp	r0, #28
   14098:	push	{r4, lr}
   1409c:	beq	140b0 <fputs@plt+0xacac>
   140a0:	movw	r1, #58856	; 0xe5e8
   140a4:	mov	r0, #53	; 0x35
   140a8:	movt	r1, #1
   140ac:	bl	14028 <fputs@plt+0xac24>
   140b0:	movw	r4, #54080	; 0xd340
   140b4:	movt	r4, #2
   140b8:	ldr	r3, [r4]
   140bc:	cmp	r3, #0
   140c0:	beq	140dc <fputs@plt+0xacd8>
   140c4:	ldr	r2, [r3, #20]
   140c8:	mov	r1, #0
   140cc:	mov	r0, r3
   140d0:	str	r1, [r3, #20]
   140d4:	str	r2, [r4]
   140d8:	pop	{r4, pc}
   140dc:	mov	r0, #3584	; 0xe00
   140e0:	bl	92b4 <_Znaj@plt>
   140e4:	mov	r2, #127	; 0x7f
   140e8:	add	r3, r0, #28
   140ec:	subs	r2, r2, #1
   140f0:	str	r3, [r3, #-8]
   140f4:	add	r3, r3, #28
   140f8:	bne	140ec <fputs@plt+0xace8>
   140fc:	str	r2, [r0, #3576]	; 0xdf8
   14100:	mov	r3, r0
   14104:	b	140c4 <fputs@plt+0xacc0>
   14108:	cmp	r0, #0
   1410c:	movwne	r3, #54080	; 0xd340
   14110:	movtne	r3, #2
   14114:	ldrne	r2, [r3]
   14118:	strne	r0, [r3]
   1411c:	strne	r2, [r0, #20]
   14120:	bx	lr
   14124:	ldr	r2, [r1, #4]
   14128:	ldr	ip, [r1]
   1412c:	push	{r4}		; (str r4, [sp, #-4]!)
   14130:	mov	r4, #0
   14134:	str	r4, [r0, #24]
   14138:	ldr	r4, [r1, #24]
   1413c:	str	r2, [r0, #4]
   14140:	ldr	r2, [r1, #8]
   14144:	str	r4, [r0, #24]
   14148:	str	ip, [r0]
   1414c:	str	r2, [r0, #8]
   14150:	ldr	r2, [r1, #12]
   14154:	pop	{r4}		; (ldr r4, [sp], #4)
   14158:	str	r2, [r0, #12]
   1415c:	ldr	r2, [r1, #16]
   14160:	str	r2, [r0, #16]
   14164:	bx	lr
   14168:	ldr	r3, [r0]
   1416c:	ldr	r2, [r1]
   14170:	cmp	r3, r2
   14174:	beq	14180 <fputs@plt+0xad7c>
   14178:	mov	r0, #0
   1417c:	bx	lr
   14180:	sub	r3, r3, #1
   14184:	cmp	r3, #3
   14188:	ldrls	pc, [pc, r3, lsl #2]
   1418c:	b	14238 <fputs@plt+0xae34>
   14190:	andeq	r4, r1, r0, lsr #3
   14194:	strdeq	r4, [r1], -r0
   14198:	andeq	r4, r1, r0, lsr #3
   1419c:	ldrdeq	r4, [r1], -r8
   141a0:	ldr	r2, [r0, #4]
   141a4:	ldr	r3, [r1, #4]
   141a8:	cmp	r2, r3
   141ac:	bne	14178 <fputs@plt+0xad74>
   141b0:	ldr	r2, [r0, #8]
   141b4:	ldr	r3, [r1, #8]
   141b8:	cmp	r2, r3
   141bc:	bne	14178 <fputs@plt+0xad74>
   141c0:	ldr	r0, [r0, #12]
   141c4:	ldr	r3, [r1, #12]
   141c8:	subs	r1, r0, r3
   141cc:	rsbs	r0, r1, #0
   141d0:	adcs	r0, r0, r1
   141d4:	bx	lr
   141d8:	ldr	r0, [r0, #4]
   141dc:	ldr	r3, [r1, #4]
   141e0:	subs	r3, r0, r3
   141e4:	rsbs	r0, r3, #0
   141e8:	adcs	r0, r0, r3
   141ec:	bx	lr
   141f0:	ldr	r2, [r0, #4]
   141f4:	ldr	r3, [r1, #4]
   141f8:	cmp	r2, r3
   141fc:	bne	14178 <fputs@plt+0xad74>
   14200:	ldr	r2, [r0, #8]
   14204:	ldr	r3, [r1, #8]
   14208:	cmp	r2, r3
   1420c:	bne	14178 <fputs@plt+0xad74>
   14210:	ldr	r2, [r0, #12]
   14214:	ldr	r3, [r1, #12]
   14218:	cmp	r2, r3
   1421c:	bne	14178 <fputs@plt+0xad74>
   14220:	ldr	r0, [r0, #16]
   14224:	ldr	r3, [r1, #16]
   14228:	subs	r2, r0, r3
   1422c:	rsbs	r0, r2, #0
   14230:	adcs	r0, r0, r2
   14234:	bx	lr
   14238:	mov	r0, #1
   1423c:	bx	lr
   14240:	push	{r3, lr}
   14244:	bl	14168 <fputs@plt+0xad64>
   14248:	rsbs	r0, r0, #1
   1424c:	movcc	r0, #0
   14250:	pop	{r3, pc}
   14254:	mov	r3, r0
   14258:	ldm	r0, {r0, r2}
   1425c:	str	r2, [r1]
   14260:	ldr	r2, [r3, #8]
   14264:	str	r2, [r1, #4]
   14268:	ldr	r2, [r3, #12]
   1426c:	str	r2, [r1, #8]
   14270:	ldr	r3, [r3, #16]
   14274:	str	r3, [r1, #12]
   14278:	bx	lr
   1427c:	mov	r3, #0
   14280:	str	r3, [r0]
   14284:	bx	lr
   14288:	push	{r4}		; (str r4, [sp, #-4]!)
   1428c:	movw	ip, #65535	; 0xffff
   14290:	mov	r4, #3
   14294:	cmp	r1, ip
   14298:	strls	r1, [r0, #4]
   1429c:	strhi	ip, [r0, #4]
   142a0:	str	r4, [r0]
   142a4:	cmp	r2, ip
   142a8:	strls	r2, [r0, #8]
   142ac:	strhi	ip, [r0, #8]
   142b0:	cmp	r3, ip
   142b4:	strls	r3, [r0, #12]
   142b8:	strhi	ip, [r0, #12]
   142bc:	pop	{r4}		; (ldr r4, [sp], #4)
   142c0:	bx	lr
   142c4:	push	{r4}		; (str r4, [sp, #-4]!)
   142c8:	movw	ip, #65535	; 0xffff
   142cc:	mov	r4, #1
   142d0:	cmp	r1, ip
   142d4:	strls	r1, [r0, #4]
   142d8:	strhi	ip, [r0, #4]
   142dc:	str	r4, [r0]
   142e0:	cmp	r2, ip
   142e4:	strls	r2, [r0, #8]
   142e8:	strhi	ip, [r0, #8]
   142ec:	cmp	r3, ip
   142f0:	strls	r3, [r0, #12]
   142f4:	strhi	ip, [r0, #12]
   142f8:	pop	{r4}		; (ldr r4, [sp], #4)
   142fc:	bx	lr
   14300:	push	{r4, r5}
   14304:	movw	ip, #65535	; 0xffff
   14308:	ldr	r4, [sp, #8]
   1430c:	mov	r5, #2
   14310:	cmp	r1, ip
   14314:	strls	r1, [r0, #4]
   14318:	strhi	ip, [r0, #4]
   1431c:	str	r5, [r0]
   14320:	cmp	r4, ip
   14324:	strls	r4, [r0, #16]
   14328:	strhi	ip, [r0, #16]
   1432c:	cmp	r2, ip
   14330:	strls	r2, [r0, #8]
   14334:	strhi	ip, [r0, #8]
   14338:	cmp	r3, ip
   1433c:	strls	r3, [r0, #12]
   14340:	strhi	ip, [r0, #12]
   14344:	pop	{r4, r5}
   14348:	bx	lr
   1434c:	mov	r2, #4
   14350:	movw	r3, #65535	; 0xffff
   14354:	str	r2, [r0]
   14358:	cmp	r1, r3
   1435c:	strls	r1, [r0, #4]
   14360:	strhi	r3, [r0, #4]
   14364:	bx	lr
   14368:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   1436c:	str	r1, [r0]
   14370:	ldrb	r1, [r2, #1]
   14374:	cmp	r1, #35	; 0x23
   14378:	addne	r6, r2, #1
   1437c:	addeq	r6, r2, #2
   14380:	movne	r4, #2
   14384:	moveq	r4, #4
   14388:	cmp	r3, #0
   1438c:	beq	14430 <fputs@plt+0xb02c>
   14390:	movw	r7, #54888	; 0xd668
   14394:	movw	r9, #54632	; 0xd568
   14398:	movw	r8, #54120	; 0xd368
   1439c:	movt	r7, #2
   143a0:	movt	r9, #2
   143a4:	movt	r8, #2
   143a8:	mov	sl, #0
   143ac:	mov	ip, #0
   143b0:	mov	r2, ip
   143b4:	ldrb	r1, [r6, r2]
   143b8:	ldrb	r5, [r7, r1]
   143bc:	cmp	r5, #0
   143c0:	beq	143fc <fputs@plt+0xaff8>
   143c4:	ldrb	fp, [r9, r1]
   143c8:	add	r5, r1, ip, lsl #4
   143cc:	cmp	fp, #0
   143d0:	subne	ip, r5, #48	; 0x30
   143d4:	bne	143f0 <fputs@plt+0xafec>
   143d8:	add	r5, r1, ip, lsl #4
   143dc:	ldrb	r1, [r8, r1]
   143e0:	cmp	r1, #0
   143e4:	mov	ip, r5
   143e8:	subne	ip, r5, #55	; 0x37
   143ec:	subeq	ip, ip, #87	; 0x57
   143f0:	add	r2, r2, #1
   143f4:	cmp	r4, r2
   143f8:	bhi	143b4 <fputs@plt+0xafb0>
   143fc:	cmp	r4, r2
   14400:	beq	14410 <fputs@plt+0xb00c>
   14404:	mov	r0, #0
   14408:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1440c:	bx	lr
   14410:	cmp	r4, #2
   14414:	add	sl, sl, #1
   14418:	str	ip, [r0, #4]!
   1441c:	addeq	ip, ip, ip, lsl #8
   14420:	streq	ip, [r0]
   14424:	cmp	sl, r3
   14428:	add	r6, r6, r4
   1442c:	bne	143ac <fputs@plt+0xafa8>
   14430:	mov	r0, #1
   14434:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   14438:	bx	lr
   1443c:	mov	r2, r1
   14440:	mov	r1, #3
   14444:	mov	r3, r1
   14448:	b	14368 <fputs@plt+0xaf64>
   1444c:	mov	r2, r1
   14450:	mov	r3, #3
   14454:	mov	r1, #1
   14458:	b	14368 <fputs@plt+0xaf64>
   1445c:	mov	r2, r1
   14460:	mov	r3, #4
   14464:	mov	r1, #2
   14468:	b	14368 <fputs@plt+0xaf64>
   1446c:	mov	r2, r1
   14470:	mov	r3, #1
   14474:	mov	r1, #4
   14478:	b	14368 <fputs@plt+0xaf64>
   1447c:	ldr	ip, [r0]
   14480:	push	{r4, r5, r6, r7}
   14484:	sub	ip, ip, #1
   14488:	cmp	ip, #3
   1448c:	ldrls	pc, [pc, ip, lsl #2]
   14490:	b	145b8 <fputs@plt+0xb1b4>
   14494:	andeq	r4, r1, r0, lsl #11
   14498:	ldrdeq	r4, [r1], -ip
   1449c:			; <UNDEFINED> instruction: 0x000144bc
   144a0:	andeq	r4, r1, r4, lsr #9
   144a4:	ldr	r0, [r0, #4]
   144a8:	pop	{r4, r5, r6, r7}
   144ac:	str	r0, [r3]
   144b0:	str	r0, [r2]
   144b4:	str	r0, [r1]
   144b8:	bx	lr
   144bc:	ldr	ip, [r0, #4]
   144c0:	pop	{r4, r5, r6, r7}
   144c4:	str	ip, [r1]
   144c8:	ldr	r1, [r0, #8]
   144cc:	str	r1, [r2]
   144d0:	ldr	r2, [r0, #12]
   144d4:	str	r2, [r3]
   144d8:	bx	lr
   144dc:	ldr	r6, [r0, #16]
   144e0:	movw	ip, #32769	; 0x8001
   144e4:	ldr	r7, [r0, #4]
   144e8:	movt	ip, #32768	; 0x8000
   144ec:	rsb	r5, r6, #65280	; 0xff00
   144f0:	movw	r4, #65535	; 0xffff
   144f4:	add	r5, r5, #255	; 0xff
   144f8:	mul	r5, r7, r5
   144fc:	umull	r7, r5, ip, r5
   14500:	add	r5, r6, r5, lsr #15
   14504:	cmp	r5, r4
   14508:	movcs	r5, r4
   1450c:	rsb	r5, r5, #65280	; 0xff00
   14510:	add	r5, r5, #255	; 0xff
   14514:	str	r5, [r1]
   14518:	ldr	r5, [r0, #16]
   1451c:	ldr	r6, [r0, #8]
   14520:	rsb	r1, r5, #65280	; 0xff00
   14524:	add	r1, r1, #255	; 0xff
   14528:	mul	r1, r6, r1
   1452c:	umull	r6, r1, ip, r1
   14530:	add	r1, r5, r1, lsr #15
   14534:	cmp	r1, r4
   14538:	movcs	r1, r4
   1453c:	rsb	r1, r1, #65280	; 0xff00
   14540:	add	r1, r1, #255	; 0xff
   14544:	str	r1, [r2]
   14548:	ldr	r2, [r0, #16]
   1454c:	ldr	r0, [r0, #12]
   14550:	rsb	r1, r2, #65280	; 0xff00
   14554:	add	r1, r1, #255	; 0xff
   14558:	mul	r1, r0, r1
   1455c:	umull	r7, ip, ip, r1
   14560:	add	ip, r2, ip, lsr #15
   14564:	cmp	ip, r4
   14568:	movcs	ip, r4
   1456c:	rsb	ip, ip, #65280	; 0xff00
   14570:	add	ip, ip, #255	; 0xff
   14574:	str	ip, [r3]
   14578:	pop	{r4, r5, r6, r7}
   1457c:	bx	lr
   14580:	ldr	ip, [r0, #4]
   14584:	pop	{r4, r5, r6, r7}
   14588:	rsb	ip, ip, #65280	; 0xff00
   1458c:	add	ip, ip, #255	; 0xff
   14590:	str	ip, [r1]
   14594:	ldr	r1, [r0, #8]
   14598:	rsb	r1, r1, #65280	; 0xff00
   1459c:	add	r1, r1, #255	; 0xff
   145a0:	str	r1, [r2]
   145a4:	ldr	r2, [r0, #12]
   145a8:	rsb	r2, r2, #65280	; 0xff00
   145ac:	add	r2, r2, #255	; 0xff
   145b0:	str	r2, [r3]
   145b4:	bx	lr
   145b8:	movw	r1, #58856	; 0xe5e8
   145bc:	mov	r0, #284	; 0x11c
   145c0:	movt	r1, #1
   145c4:	pop	{r4, r5, r6, r7}
   145c8:	b	14028 <fputs@plt+0xac24>
   145cc:	ldr	ip, [r0]
   145d0:	push	{r4, r5, r6, r7}
   145d4:	sub	ip, ip, #1
   145d8:	cmp	ip, #3
   145dc:	ldrls	pc, [pc, ip, lsl #2]
   145e0:	b	146f8 <fputs@plt+0xb2f4>
   145e4:	ldrdeq	r4, [r1], -r8
   145e8:	andeq	r4, r1, ip, asr #12
   145ec:	andeq	r4, r1, r4, lsl r6
   145f0:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   145f4:	ldr	r0, [r0, #4]
   145f8:	pop	{r4, r5, r6, r7}
   145fc:	rsb	r0, r0, #65280	; 0xff00
   14600:	add	r0, r0, #255	; 0xff
   14604:	str	r0, [r3]
   14608:	str	r0, [r2]
   1460c:	str	r0, [r1]
   14610:	bx	lr
   14614:	ldr	ip, [r0, #4]
   14618:	pop	{r4, r5, r6, r7}
   1461c:	rsb	ip, ip, #65280	; 0xff00
   14620:	add	ip, ip, #255	; 0xff
   14624:	str	ip, [r1]
   14628:	ldr	r1, [r0, #8]
   1462c:	rsb	r1, r1, #65280	; 0xff00
   14630:	add	r1, r1, #255	; 0xff
   14634:	str	r1, [r2]
   14638:	ldr	r2, [r0, #12]
   1463c:	rsb	r2, r2, #65280	; 0xff00
   14640:	add	r2, r2, #255	; 0xff
   14644:	str	r2, [r3]
   14648:	bx	lr
   1464c:	ldr	r5, [r0, #16]
   14650:	movw	ip, #32769	; 0x8001
   14654:	ldr	r7, [r0, #4]
   14658:	movt	ip, #32768	; 0x8000
   1465c:	rsb	r6, r5, #65280	; 0xff00
   14660:	movw	r4, #65535	; 0xffff
   14664:	add	r6, r6, #255	; 0xff
   14668:	mul	r6, r7, r6
   1466c:	umull	r7, r6, ip, r6
   14670:	add	r5, r5, r6, lsr #15
   14674:	cmp	r5, r4
   14678:	strls	r5, [r1]
   1467c:	strhi	r4, [r1]
   14680:	ldr	r1, [r0, #16]
   14684:	ldr	r6, [r0, #8]
   14688:	rsb	r5, r1, #65280	; 0xff00
   1468c:	add	r5, r5, #255	; 0xff
   14690:	mul	r5, r6, r5
   14694:	umull	r6, r5, ip, r5
   14698:	add	r1, r1, r5, lsr #15
   1469c:	cmp	r1, r4
   146a0:	strls	r1, [r2]
   146a4:	strhi	r4, [r2]
   146a8:	ldr	r2, [r0, #16]
   146ac:	ldr	r0, [r0, #12]
   146b0:	rsb	r1, r2, #65280	; 0xff00
   146b4:	add	r1, r1, #255	; 0xff
   146b8:	mul	r1, r0, r1
   146bc:	umull	r7, ip, ip, r1
   146c0:	add	r2, r2, ip, lsr #15
   146c4:	cmp	r2, r4
   146c8:	strls	r2, [r3]
   146cc:	strhi	r4, [r3]
   146d0:	pop	{r4, r5, r6, r7}
   146d4:	bx	lr
   146d8:	ldr	ip, [r0, #4]
   146dc:	pop	{r4, r5, r6, r7}
   146e0:	str	ip, [r1]
   146e4:	ldr	r1, [r0, #8]
   146e8:	str	r1, [r2]
   146ec:	ldr	r2, [r0, #12]
   146f0:	str	r2, [r3]
   146f4:	bx	lr
   146f8:	movw	r1, #58856	; 0xe5e8
   146fc:	movw	r0, #315	; 0x13b
   14700:	movt	r1, #1
   14704:	pop	{r4, r5, r6, r7}
   14708:	b	14028 <fputs@plt+0xac24>
   1470c:	push	{r4, r5, r6, r7, r8, lr}
   14710:	mov	r4, r0
   14714:	ldr	r0, [r0]
   14718:	mov	r6, r1
   1471c:	mov	r7, r2
   14720:	mov	r8, r3
   14724:	sub	r0, r0, #1
   14728:	ldr	r5, [sp, #24]
   1472c:	cmp	r0, #3
   14730:	ldrls	pc, [pc, r0, lsl #2]
   14734:	b	148f0 <fputs@plt+0xb4ec>
   14738:	andeq	r4, r1, r4, ror #16
   1473c:	andeq	r4, r1, r0, asr #16
   14740:	andeq	r4, r1, ip, ror #14
   14744:	andeq	r4, r1, r8, asr #14
   14748:	mov	r3, #0
   1474c:	str	r3, [r8]
   14750:	str	r3, [r2]
   14754:	str	r3, [r1]
   14758:	ldr	r3, [r4, #4]
   1475c:	rsb	r3, r3, #65280	; 0xff00
   14760:	add	r3, r3, #255	; 0xff
   14764:	str	r3, [r5]
   14768:	pop	{r4, r5, r6, r7, r8, pc}
   1476c:	ldr	r3, [r4, #8]
   14770:	movw	r2, #65535	; 0xffff
   14774:	ldr	r0, [r4, #4]
   14778:	ldr	r1, [r4, #12]
   1477c:	rsb	r3, r3, #65280	; 0xff00
   14780:	rsb	r0, r0, #65280	; 0xff00
   14784:	add	r3, r3, #255	; 0xff
   14788:	add	r0, r0, #255	; 0xff
   1478c:	rsb	r1, r1, #65280	; 0xff00
   14790:	cmp	r3, r0
   14794:	movcs	r3, r0
   14798:	add	r1, r1, #255	; 0xff
   1479c:	cmp	r3, r1
   147a0:	movcs	r3, r1
   147a4:	str	r3, [r5]
   147a8:	cmp	r3, r2
   147ac:	beq	14904 <fputs@plt+0xb500>
   147b0:	ldr	r2, [r4, #4]
   147b4:	rsb	r1, r3, #65280	; 0xff00
   147b8:	mov	r0, #1
   147bc:	movt	r0, #65534	; 0xfffe
   147c0:	add	r3, r3, r2
   147c4:	add	r1, r1, #255	; 0xff
   147c8:	rsb	r3, r3, #0
   147cc:	rsb	r3, r3, r3, lsl #16
   147d0:	add	r0, r3, r0
   147d4:	bl	926c <__aeabi_uidiv@plt>
   147d8:	str	r0, [r6]
   147dc:	mov	r0, #1
   147e0:	ldr	r2, [r4, #8]
   147e4:	movt	r0, #65534	; 0xfffe
   147e8:	ldr	r3, [r5]
   147ec:	rsb	r1, r3, #65280	; 0xff00
   147f0:	add	r3, r3, r2
   147f4:	rsb	r3, r3, #0
   147f8:	add	r1, r1, #255	; 0xff
   147fc:	rsb	r3, r3, r3, lsl #16
   14800:	add	r0, r3, r0
   14804:	bl	926c <__aeabi_uidiv@plt>
   14808:	str	r0, [r7]
   1480c:	mov	r0, #1
   14810:	ldr	r3, [r5]
   14814:	movt	r0, #65534	; 0xfffe
   14818:	ldr	r2, [r4, #12]
   1481c:	rsb	r1, r3, #65280	; 0xff00
   14820:	add	r3, r3, r2
   14824:	add	r1, r1, #255	; 0xff
   14828:	rsb	r3, r3, #0
   1482c:	rsb	r3, r3, r3, lsl #16
   14830:	add	r0, r3, r0
   14834:	bl	926c <__aeabi_uidiv@plt>
   14838:	str	r0, [r8]
   1483c:	pop	{r4, r5, r6, r7, r8, pc}
   14840:	ldr	r3, [r4, #4]
   14844:	str	r3, [r1]
   14848:	ldr	r3, [r4, #8]
   1484c:	str	r3, [r2]
   14850:	ldr	r3, [r4, #12]
   14854:	str	r3, [r8]
   14858:	ldr	r3, [r4, #16]
   1485c:	str	r3, [r5]
   14860:	pop	{r4, r5, r6, r7, r8, pc}
   14864:	ldr	r0, [r4, #8]
   14868:	movw	r2, #65535	; 0xffff
   1486c:	ldr	r3, [r4, #4]
   14870:	ldr	r1, [r4, #12]
   14874:	cmp	r0, r3
   14878:	movcc	r3, r0
   1487c:	cmp	r3, r1
   14880:	movcs	r3, r1
   14884:	str	r3, [r5]
   14888:	cmp	r3, r2
   1488c:	beq	14904 <fputs@plt+0xb500>
   14890:	ldr	r0, [r4, #4]
   14894:	rsb	r1, r3, #65280	; 0xff00
   14898:	add	r1, r1, #255	; 0xff
   1489c:	rsb	r0, r3, r0
   148a0:	rsb	r0, r0, r0, lsl #16
   148a4:	bl	926c <__aeabi_uidiv@plt>
   148a8:	str	r0, [r6]
   148ac:	ldr	r3, [r5]
   148b0:	ldr	r0, [r4, #8]
   148b4:	rsb	r1, r3, #65280	; 0xff00
   148b8:	rsb	r0, r3, r0
   148bc:	add	r1, r1, #255	; 0xff
   148c0:	rsb	r0, r0, r0, lsl #16
   148c4:	bl	926c <__aeabi_uidiv@plt>
   148c8:	str	r0, [r7]
   148cc:	ldr	r3, [r5]
   148d0:	ldr	r0, [r4, #12]
   148d4:	rsb	r1, r3, #65280	; 0xff00
   148d8:	rsb	r0, r3, r0
   148dc:	add	r1, r1, #255	; 0xff
   148e0:	rsb	r0, r0, r0, lsl #16
   148e4:	bl	926c <__aeabi_uidiv@plt>
   148e8:	str	r0, [r8]
   148ec:	pop	{r4, r5, r6, r7, r8, pc}
   148f0:	movw	r1, #58856	; 0xe5e8
   148f4:	movw	r0, #365	; 0x16d
   148f8:	movt	r1, #1
   148fc:	pop	{r4, r5, r6, r7, r8, lr}
   14900:	b	14028 <fputs@plt+0xac24>
   14904:	movw	r3, #65535	; 0xffff
   14908:	str	r3, [r6]
   1490c:	str	r3, [r7]
   14910:	str	r3, [r8]
   14914:	pop	{r4, r5, r6, r7, r8, pc}
   14918:	ldr	r3, [r0]
   1491c:	push	{r4, r5, r6}
   14920:	sub	r3, r3, #1
   14924:	cmp	r3, #3
   14928:	ldrls	pc, [pc, r3, lsl #2]
   1492c:	b	14a3c <fputs@plt+0xb638>
   14930:	strdeq	r4, [r1], -r0
   14934:	muleq	r1, r4, r9
   14938:	andeq	r4, r1, r0, asr r9
   1493c:	andeq	r4, r1, r0, asr #18
   14940:	ldr	r3, [r0, #4]
   14944:	pop	{r4, r5, r6}
   14948:	str	r3, [r1]
   1494c:	bx	lr
   14950:	ldr	ip, [r0, #4]
   14954:	mov	r6, #222	; 0xde
   14958:	ldr	r4, [r0, #8]
   1495c:	movw	r5, #707	; 0x2c3
   14960:	ldr	r3, [r0, #12]
   14964:	movw	r2, #19923	; 0x4dd3
   14968:	mul	ip, r6, ip
   1496c:	movt	r2, #4194	; 0x1062
   14970:	mla	r0, r5, r4, ip
   14974:	add	ip, r3, r3, lsl #3
   14978:	pop	{r4, r5, r6}
   1497c:	rsb	r3, r3, ip, lsl #3
   14980:	add	r3, r0, r3
   14984:	umull	r0, r2, r2, r3
   14988:	lsr	r2, r2, #6
   1498c:	str	r2, [r1]
   14990:	bx	lr
   14994:	ldr	r4, [r0, #4]
   14998:	mov	r6, #222	; 0xde
   1499c:	ldr	r5, [r0, #8]
   149a0:	movw	ip, #707	; 0x2c3
   149a4:	ldr	r3, [r0, #12]
   149a8:	movw	r2, #19923	; 0x4dd3
   149ac:	mul	r4, r6, r4
   149b0:	movt	r2, #4194	; 0x1062
   149b4:	mla	ip, ip, r5, r4
   149b8:	add	r4, r3, r3, lsl #3
   149bc:	ldr	r0, [r0, #16]
   149c0:	rsb	r3, r3, r4, lsl #3
   149c4:	add	r3, ip, r3
   149c8:	rsb	r0, r0, #65280	; 0xff00
   149cc:	add	r0, r0, #255	; 0xff
   149d0:	umull	ip, r3, r2, r3
   149d4:	pop	{r4, r5, r6}
   149d8:	lsr	r3, r3, #6
   149dc:	rsb	r3, r3, #65280	; 0xff00
   149e0:	add	r3, r3, #255	; 0xff
   149e4:	mul	r3, r0, r3
   149e8:	str	r3, [r1]
   149ec:	bx	lr
   149f0:	ldr	ip, [r0, #4]
   149f4:	mov	r6, #222	; 0xde
   149f8:	ldr	r4, [r0, #8]
   149fc:	movw	r5, #707	; 0x2c3
   14a00:	ldr	r3, [r0, #12]
   14a04:	movw	r2, #19923	; 0x4dd3
   14a08:	mul	ip, r6, ip
   14a0c:	movt	r2, #4194	; 0x1062
   14a10:	mla	r0, r5, r4, ip
   14a14:	add	ip, r3, r3, lsl #3
   14a18:	pop	{r4, r5, r6}
   14a1c:	rsb	r3, r3, ip, lsl #3
   14a20:	add	r3, r0, r3
   14a24:	umull	ip, r3, r2, r3
   14a28:	lsr	r3, r3, #6
   14a2c:	rsb	r3, r3, #65280	; 0xff00
   14a30:	add	r3, r3, #255	; 0xff
   14a34:	str	r3, [r1]
   14a38:	bx	lr
   14a3c:	movw	r1, #58856	; 0xe5e8
   14a40:	movw	r0, #390	; 0x186
   14a44:	movt	r1, #1
   14a48:	pop	{r4, r5, r6}
   14a4c:	b	14028 <fputs@plt+0xac24>
   14a50:	push	{r4, r5, lr}
   14a54:	mov	r4, r0
   14a58:	sub	sp, sp, #36	; 0x24
   14a5c:	mov	r0, #30
   14a60:	bl	92b4 <_Znaj@plt>
   14a64:	ldr	r3, [r4]
   14a68:	mov	r5, r0
   14a6c:	cmp	r3, #4
   14a70:	ldrls	pc, [pc, r3, lsl #2]
   14a74:	b	14ad8 <fputs@plt+0xb6d4>
   14a78:	andeq	r4, r1, r8, lsl fp
   14a7c:	andeq	r4, r1, ip, lsl #21
   14a80:	andeq	r4, r1, r8, lsr fp
   14a84:	muleq	r1, ip, fp
   14a88:	andeq	r4, r1, r4, ror #21
   14a8c:	movw	r3, #58900	; 0xe614
   14a90:	movt	r3, #1
   14a94:	vldr	s8, [r4, #4]
   14a98:	vldr	d7, [pc, #280]	; 14bb8 <fputs@plt+0xb7b4>
   14a9c:	vldr	s12, [r4, #8]
   14aa0:	vldr	s10, [r4, #12]
   14aa4:	vcvt.f64.u32	d4, s8
   14aa8:	mov	r0, r5
   14aac:	mov	r1, #1
   14ab0:	mov	r2, #30
   14ab4:	vcvt.f64.u32	d6, s12
   14ab8:	vcvt.f64.u32	d5, s10
   14abc:	vdiv.f64	d4, d4, d7
   14ac0:	vdiv.f64	d6, d6, d7
   14ac4:	vstr	d4, [sp]
   14ac8:	vdiv.f64	d7, d5, d7
   14acc:	vstr	d6, [sp, #8]
   14ad0:	vstr	d7, [sp, #16]
   14ad4:	bl	9380 <__sprintf_chk@plt>
   14ad8:	mov	r0, r5
   14adc:	add	sp, sp, #36	; 0x24
   14ae0:	pop	{r4, r5, pc}
   14ae4:	vldr	s14, [r4, #4]
   14ae8:	vcvt.f64.u32	d7, s14
   14aec:	vldr	d6, [pc, #196]	; 14bb8 <fputs@plt+0xb7b4>
   14af0:	mov	r1, #1
   14af4:	mov	r2, #30
   14af8:	movw	r3, #58956	; 0xe64c
   14afc:	movt	r3, #1
   14b00:	vdiv.f64	d7, d7, d6
   14b04:	vstr	d7, [sp]
   14b08:	bl	9380 <__sprintf_chk@plt>
   14b0c:	mov	r0, r5
   14b10:	add	sp, sp, #36	; 0x24
   14b14:	pop	{r4, r5, pc}
   14b18:	movw	r3, #58868	; 0xe5f4
   14b1c:	movt	r3, #1
   14b20:	ldm	r3!, {r0, r1}
   14b24:	str	r0, [r5]
   14b28:	mov	r0, r5
   14b2c:	str	r1, [r5, #4]
   14b30:	add	sp, sp, #36	; 0x24
   14b34:	pop	{r4, r5, pc}
   14b38:	vldr	s6, [r4, #4]
   14b3c:	vldr	s8, [r4, #8]
   14b40:	vldr	s12, [r4, #12]
   14b44:	vldr	s10, [r4, #16]
   14b48:	vcvt.f64.u32	d3, s6
   14b4c:	vldr	d7, [pc, #100]	; 14bb8 <fputs@plt+0xb7b4>
   14b50:	mov	r1, #1
   14b54:	mov	r2, #30
   14b58:	movw	r3, #58924	; 0xe62c
   14b5c:	movt	r3, #1
   14b60:	vcvt.f64.u32	d5, s10
   14b64:	vcvt.f64.u32	d4, s8
   14b68:	vcvt.f64.u32	d6, s12
   14b6c:	vdiv.f64	d3, d3, d7
   14b70:	vdiv.f64	d4, d4, d7
   14b74:	vstr	d3, [sp]
   14b78:	vdiv.f64	d6, d6, d7
   14b7c:	vstr	d4, [sp, #8]
   14b80:	vdiv.f64	d7, d5, d7
   14b84:	vstr	d6, [sp, #16]
   14b88:	vstr	d7, [sp, #24]
   14b8c:	bl	9380 <__sprintf_chk@plt>
   14b90:	mov	r0, r5
   14b94:	add	sp, sp, #36	; 0x24
   14b98:	pop	{r4, r5, pc}
   14b9c:	movw	r3, #58876	; 0xe5fc
   14ba0:	vldr	s8, [r4, #4]
   14ba4:	vldr	d7, [pc, #12]	; 14bb8 <fputs@plt+0xb7b4>
   14ba8:	vldr	s12, [r4, #8]
   14bac:	vldr	s10, [r4, #12]
   14bb0:	movt	r3, #1
   14bb4:	b	14aa4 <fputs@plt+0xb6a0>
   14bb8:	andeq	r0, r0, r0
   14bbc:	rscmi	pc, pc, r0, ror #31
   14bc0:	mov	r3, #0
   14bc4:	mov	r2, r3
   14bc8:	strb	r2, [r0, r3]
   14bcc:	add	r3, r3, #1
   14bd0:	cmp	r3, #256	; 0x100
   14bd4:	bne	14bc8 <fputs@plt+0xb7c4>
   14bd8:	bx	lr
   14bdc:	mov	r3, #0
   14be0:	mov	r2, r3
   14be4:	strb	r2, [r0, r3]
   14be8:	add	r3, r3, #1
   14bec:	cmp	r3, #256	; 0x100
   14bf0:	bne	14be4 <fputs@plt+0xb7e0>
   14bf4:	bx	lr
   14bf8:	mov	r3, #0
   14bfc:	mov	r2, r3
   14c00:	strb	r2, [r0, r3]
   14c04:	add	r3, r3, #1
   14c08:	cmp	r3, #256	; 0x100
   14c0c:	bne	14c00 <fputs@plt+0xb7fc>
   14c10:	ldrb	r3, [r1]
   14c14:	cmp	r3, #0
   14c18:	bxeq	lr
   14c1c:	mov	r2, #1
   14c20:	strb	r2, [r0, r3]
   14c24:	ldrb	r3, [r1, #1]!
   14c28:	cmp	r3, #0
   14c2c:	bne	14c20 <fputs@plt+0xb81c>
   14c30:	bx	lr
   14c34:	mov	r3, #0
   14c38:	mov	r2, r3
   14c3c:	strb	r2, [r0, r3]
   14c40:	add	r3, r3, #1
   14c44:	cmp	r3, #256	; 0x100
   14c48:	bne	14c3c <fputs@plt+0xb838>
   14c4c:	ldrb	r3, [r1]
   14c50:	cmp	r3, #0
   14c54:	bxeq	lr
   14c58:	mov	r2, #1
   14c5c:	strb	r2, [r0, r3]
   14c60:	ldrb	r3, [r1, #1]!
   14c64:	cmp	r3, #0
   14c68:	bne	14c5c <fputs@plt+0xb858>
   14c6c:	bx	lr
   14c70:	bx	lr
   14c74:	mov	r3, #0
   14c78:	mov	ip, #1
   14c7c:	ldrb	r2, [r1, r3]
   14c80:	cmp	r2, #0
   14c84:	strbne	ip, [r0, r3]
   14c88:	add	r3, r3, #1
   14c8c:	cmp	r3, #256	; 0x100
   14c90:	bne	14c7c <fputs@plt+0xb878>
   14c94:	bx	lr
   14c98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c9c:	movw	fp, #54116	; 0xd364
   14ca0:	movt	fp, #2
   14ca4:	sub	sp, sp, #28
   14ca8:	ldr	r4, [fp]
   14cac:	str	r0, [sp, #20]
   14cb0:	cmp	r4, #0
   14cb4:	bne	14ee4 <fputs@plt+0xbae0>
   14cb8:	add	r3, fp, #1792	; 0x700
   14cbc:	str	r3, [sp, #12]
   14cc0:	add	ip, fp, #2048	; 0x800
   14cc4:	add	r3, fp, #2304	; 0x900
   14cc8:	str	ip, [sp, #4]
   14ccc:	add	ip, fp, #2560	; 0xa00
   14cd0:	str	r3, [sp, #16]
   14cd4:	add	sl, fp, #1024	; 0x400
   14cd8:	ldr	r3, [sp, #12]
   14cdc:	add	r9, fp, #1280	; 0x500
   14ce0:	str	ip, [sp, #8]
   14ce4:	add	r8, fp, #1536	; 0x600
   14ce8:	ldr	ip, [sp, #4]
   14cec:	add	r3, r3, #4
   14cf0:	str	r3, [sp, #12]
   14cf4:	mov	r7, fp
   14cf8:	ldr	r3, [sp, #16]
   14cfc:	add	ip, ip, #4
   14d00:	str	ip, [sp, #4]
   14d04:	add	sl, sl, #4
   14d08:	ldr	ip, [sp, #8]
   14d0c:	add	r3, r3, #4
   14d10:	str	r3, [sp, #16]
   14d14:	mov	r3, #1
   14d18:	add	ip, ip, #4
   14d1c:	add	r9, r9, #4
   14d20:	add	r8, r8, #4
   14d24:	str	ip, [sp, #8]
   14d28:	mov	r5, r4
   14d2c:	mov	r6, r3
   14d30:	add	fp, fp, #772	; 0x304
   14d34:	str	r3, [r7], #4
   14d38:	b	14e9c <fputs@plt+0xba98>
   14d3c:	bl	92d8 <__ctype_b_loc@plt>
   14d40:	lsl	r3, r4, #1
   14d44:	sub	ip, r4, #48	; 0x30
   14d48:	str	ip, [sp]
   14d4c:	ldr	ip, [sp, #8]
   14d50:	mov	r2, #1
   14d54:	ldr	r1, [r0]
   14d58:	ldrh	r1, [r1, r3]
   14d5c:	and	r1, r1, #1024	; 0x400
   14d60:	uxth	r1, r1
   14d64:	cmp	r1, #0
   14d68:	movne	r1, r6
   14d6c:	strb	r1, [ip, r4]
   14d70:	ldr	r1, [r0]
   14d74:	ldr	ip, [sp]
   14d78:	ldrh	r1, [r1, r3]
   14d7c:	and	r1, r1, #256	; 0x100
   14d80:	uxth	r1, r1
   14d84:	cmp	r1, #0
   14d88:	movne	r1, r6
   14d8c:	strb	r1, [r7, r4]
   14d90:	ldr	r1, [r0]
   14d94:	ldrh	r1, [r1, r3]
   14d98:	and	r1, r1, #512	; 0x200
   14d9c:	uxth	r1, r1
   14da0:	cmp	r1, #0
   14da4:	movne	r1, r6
   14da8:	cmp	ip, #10
   14dac:	ldr	ip, [pc, #316]	; 14ef0 <fputs@plt+0xbaec>
   14db0:	strb	r1, [ip, r4]
   14db4:	add	ip, ip, #256	; 0x100
   14db8:	movcc	r1, r6
   14dbc:	movcs	r1, r5
   14dc0:	strb	r1, [ip, r4]
   14dc4:	ldr	r1, [r0]
   14dc8:	ldr	ip, [sp, #12]
   14dcc:	ldrh	r1, [r1, r3]
   14dd0:	and	r1, r1, #4096	; 0x1000
   14dd4:	uxth	r1, r1
   14dd8:	cmp	r1, #0
   14ddc:	movne	r1, r6
   14de0:	strb	r1, [fp, r4]
   14de4:	ldr	r1, [r0]
   14de8:	ldrh	r1, [r1, r3]
   14dec:	and	r1, r1, #8192	; 0x2000
   14df0:	uxth	r1, r1
   14df4:	cmp	r1, #0
   14df8:	movne	r1, r6
   14dfc:	strb	r1, [sl, r4]
   14e00:	ldr	r1, [r0]
   14e04:	ldrh	r1, [r1, r3]
   14e08:	and	r1, r1, #4
   14e0c:	uxth	r1, r1
   14e10:	cmp	r1, #0
   14e14:	movne	r1, r6
   14e18:	strb	r1, [r9, r4]
   14e1c:	ldr	r1, [r0]
   14e20:	ldrh	r1, [r1, r3]
   14e24:	and	r1, r1, #8
   14e28:	uxth	r1, r1
   14e2c:	cmp	r1, #0
   14e30:	movne	r1, r6
   14e34:	strb	r1, [r8, r4]
   14e38:	ldr	r1, [r0]
   14e3c:	ldrh	r1, [r1, r3]
   14e40:	and	r1, r1, #16384	; 0x4000
   14e44:	uxth	r1, r1
   14e48:	cmp	r1, #0
   14e4c:	movne	r1, r6
   14e50:	strb	r1, [ip, r4]
   14e54:	ldr	r1, [r0]
   14e58:	ldr	ip, [sp, #4]
   14e5c:	ldrh	r1, [r1, r3]
   14e60:	and	r1, r1, #32768	; 0x8000
   14e64:	uxth	r1, r1
   14e68:	cmp	r1, #0
   14e6c:	movne	r1, r6
   14e70:	strb	r1, [ip, r4]
   14e74:	ldr	r1, [r0]
   14e78:	ldrh	r3, [r1, r3]
   14e7c:	tst	r3, #2
   14e80:	bne	14e88 <fputs@plt+0xba84>
   14e84:	mov	r2, #0
   14e88:	ldr	r3, [sp, #16]
   14e8c:	strb	r2, [r3, r4]
   14e90:	add	r4, r4, #1
   14e94:	cmp	r4, #256	; 0x100
   14e98:	beq	14ee4 <fputs@plt+0xbae0>
   14e9c:	bics	r3, r4, #127	; 0x7f
   14ea0:	beq	14d3c <fputs@plt+0xb938>
   14ea4:	ldr	ip, [sp, #8]
   14ea8:	ldr	r3, [pc, #64]	; 14ef0 <fputs@plt+0xbaec>
   14eac:	strb	r5, [r7, r4]
   14eb0:	strb	r5, [ip, r4]
   14eb4:	add	ip, r3, #256	; 0x100
   14eb8:	strb	r5, [r3, r4]
   14ebc:	strb	r5, [ip, r4]
   14ec0:	ldr	r3, [sp, #12]
   14ec4:	ldr	ip, [sp, #4]
   14ec8:	strb	r5, [fp, r4]
   14ecc:	strb	r5, [sl, r4]
   14ed0:	strb	r5, [r9, r4]
   14ed4:	strb	r5, [r8, r4]
   14ed8:	strb	r5, [r3, r4]
   14edc:	strb	r5, [ip, r4]
   14ee0:	b	14e84 <fputs@plt+0xba80>
   14ee4:	ldr	r0, [sp, #20]
   14ee8:	add	sp, sp, #28
   14eec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ef0:	andeq	sp, r2, r8, ror #8
   14ef4:	cmp	r1, #0
   14ef8:	movw	r3, #58968	; 0xe658
   14efc:	movt	r3, #1
   14f00:	mov	ip, #1
   14f04:	str	ip, [r0]
   14f08:	moveq	r1, r3
   14f0c:	str	r1, [r0, #8]
   14f10:	bx	lr
   14f14:	mov	r2, #0
   14f18:	str	r2, [r0]
   14f1c:	bx	lr
   14f20:	mov	r2, #3
   14f24:	str	r1, [r0, #8]
   14f28:	str	r2, [r0]
   14f2c:	bx	lr
   14f30:	mov	r2, #4
   14f34:	str	r1, [r0, #8]
   14f38:	str	r2, [r0]
   14f3c:	bx	lr
   14f40:	mov	r2, #2
   14f44:	strb	r1, [r0, #8]
   14f48:	str	r2, [r0]
   14f4c:	bx	lr
   14f50:	mov	r2, #2
   14f54:	strb	r1, [r0, #8]
   14f58:	str	r2, [r0]
   14f5c:	bx	lr
   14f60:	mov	r2, #5
   14f64:	vstr	d0, [r0, #8]
   14f68:	str	r2, [r0]
   14f6c:	bx	lr
   14f70:	ldr	r0, [r0]
   14f74:	rsbs	r0, r0, #1
   14f78:	movcc	r0, #0
   14f7c:	bx	lr
   14f80:	ldr	r3, [r0]
   14f84:	push	{r4, r5, lr}
   14f88:	sub	r3, r3, #1
   14f8c:	sub	sp, sp, #12
   14f90:	cmp	r3, #4
   14f94:	ldrls	pc, [pc, r3, lsl #2]
   14f98:	b	14fd4 <fputs@plt+0xbbd0>
   14f9c:	strdeq	r4, [r1], -ip
   14fa0:	andeq	r5, r1, r8, lsl r0
   14fa4:	andeq	r5, r1, r4, lsr r0
   14fa8:	ldrdeq	r4, [r1], -ip
   14fac:			; <UNDEFINED> instruction: 0x00014fb0
   14fb0:	ldrd	r4, [r0, #8]
   14fb4:	movw	r3, #45480	; 0xb1a8
   14fb8:	movt	r3, #2
   14fbc:	movw	r2, #58976	; 0xe660
   14fc0:	mov	r1, #1
   14fc4:	movt	r2, #1
   14fc8:	ldr	r0, [r3]
   14fcc:	strd	r4, [sp]
   14fd0:	bl	92fc <__fprintf_chk@plt>
   14fd4:	add	sp, sp, #12
   14fd8:	pop	{r4, r5, pc}
   14fdc:	ldr	r0, [r0, #8]
   14fe0:	bl	1a144 <fputs@plt+0x10d40>
   14fe4:	movw	r3, #45480	; 0xb1a8
   14fe8:	movt	r3, #2
   14fec:	ldr	r1, [r3]
   14ff0:	add	sp, sp, #12
   14ff4:	pop	{r4, r5, lr}
   14ff8:	b	9404 <fputs@plt>
   14ffc:	movw	r3, #45480	; 0xb1a8
   15000:	movt	r3, #2
   15004:	ldr	r0, [r0, #8]
   15008:	ldr	r1, [r3]
   1500c:	add	sp, sp, #12
   15010:	pop	{r4, r5, lr}
   15014:	b	9404 <fputs@plt>
   15018:	movw	r3, #45480	; 0xb1a8
   1501c:	movt	r3, #2
   15020:	ldrb	r0, [r0, #8]
   15024:	ldr	r1, [r3]
   15028:	add	sp, sp, #12
   1502c:	pop	{r4, r5, lr}
   15030:	b	93c8 <_IO_putc@plt>
   15034:	ldr	r0, [r0, #8]
   15038:	bl	1a0bc <fputs@plt+0x10cb8>
   1503c:	movw	r3, #45480	; 0xb1a8
   15040:	movt	r3, #2
   15044:	ldr	r1, [r3]
   15048:	add	sp, sp, #12
   1504c:	pop	{r4, r5, lr}
   15050:	b	9404 <fputs@plt>
   15054:	push	{r4, r5, r6, r7, r8, lr}
   15058:	subs	r4, r0, #0
   1505c:	mov	r6, r1
   15060:	mov	r7, r2
   15064:	mov	r8, r3
   15068:	beq	151a0 <fputs@plt+0xbd9c>
   1506c:	movw	r5, #45480	; 0xb1a8
   15070:	movt	r5, #2
   15074:	ldrb	r0, [r4]
   15078:	cmp	r0, #0
   1507c:	beq	150fc <fputs@plt+0xbcf8>
   15080:	cmp	r0, #37	; 0x25
   15084:	bne	15154 <fputs@plt+0xbd50>
   15088:	ldrb	ip, [r4, #1]
   1508c:	add	r4, r4, #2
   15090:	sub	ip, ip, #37	; 0x25
   15094:	cmp	ip, #14
   15098:	ldrls	pc, [pc, ip, lsl #2]
   1509c:	b	15140 <fputs@plt+0xbd3c>
   150a0:	andeq	r5, r1, r0, lsr r1
   150a4:	andeq	r5, r1, r0, asr #2
   150a8:	andeq	r5, r1, r0, asr #2
   150ac:	andeq	r5, r1, r0, asr #2
   150b0:	andeq	r5, r1, r0, asr #2
   150b4:	andeq	r5, r1, r0, asr #2
   150b8:	andeq	r5, r1, r0, asr #2
   150bc:	andeq	r5, r1, r0, asr #2
   150c0:	andeq	r5, r1, r0, asr #2
   150c4:	andeq	r5, r1, r0, asr #2
   150c8:	andeq	r5, r1, r0, asr #2
   150cc:	andeq	r5, r1, r0, asr #2
   150d0:	andeq	r5, r1, r8, lsl r1
   150d4:	andeq	r5, r1, r0, lsl #2
   150d8:	ldrdeq	r5, [r1], -ip
   150dc:	ldr	r3, [r8]
   150e0:	cmp	r3, #0
   150e4:	beq	15164 <fputs@plt+0xbd60>
   150e8:	mov	r0, r8
   150ec:	bl	14f80 <fputs@plt+0xbb7c>
   150f0:	ldrb	r0, [r4]
   150f4:	cmp	r0, #0
   150f8:	bne	15080 <fputs@plt+0xbc7c>
   150fc:	pop	{r4, r5, r6, r7, r8, pc}
   15100:	ldr	r3, [r7]
   15104:	cmp	r3, #0
   15108:	beq	1518c <fputs@plt+0xbd88>
   1510c:	mov	r0, r7
   15110:	bl	14f80 <fputs@plt+0xbb7c>
   15114:	b	15074 <fputs@plt+0xbc70>
   15118:	ldr	r3, [r6]
   1511c:	cmp	r3, #0
   15120:	beq	15178 <fputs@plt+0xbd74>
   15124:	mov	r0, r6
   15128:	bl	14f80 <fputs@plt+0xbb7c>
   1512c:	b	15074 <fputs@plt+0xbc70>
   15130:	ldr	r1, [r5]
   15134:	mov	r0, #37	; 0x25
   15138:	bl	9314 <fputc@plt>
   1513c:	b	15074 <fputs@plt+0xbc70>
   15140:	movw	r1, #58980	; 0xe664
   15144:	mov	r0, #121	; 0x79
   15148:	movt	r1, #1
   1514c:	bl	14028 <fputs@plt+0xac24>
   15150:	b	15074 <fputs@plt+0xbc70>
   15154:	ldr	r1, [r5]
   15158:	add	r4, r4, #1
   1515c:	bl	93c8 <_IO_putc@plt>
   15160:	b	15074 <fputs@plt+0xbc70>
   15164:	movw	r1, #58980	; 0xe664
   15168:	mov	r0, #117	; 0x75
   1516c:	movt	r1, #1
   15170:	bl	14028 <fputs@plt+0xac24>
   15174:	b	150e8 <fputs@plt+0xbce4>
   15178:	movw	r1, #58980	; 0xe664
   1517c:	mov	r0, #109	; 0x6d
   15180:	movt	r1, #1
   15184:	bl	14028 <fputs@plt+0xac24>
   15188:	b	15124 <fputs@plt+0xbd20>
   1518c:	movw	r1, #58980	; 0xe664
   15190:	mov	r0, #113	; 0x71
   15194:	movt	r1, #1
   15198:	bl	14028 <fputs@plt+0xac24>
   1519c:	b	1510c <fputs@plt+0xbd08>
   151a0:	movw	r1, #58980	; 0xe664
   151a4:	mov	r0, #99	; 0x63
   151a8:	movt	r1, #1
   151ac:	bl	14028 <fputs@plt+0xac24>
   151b0:	b	1506c <fputs@plt+0xbc68>
   151b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   151b8:	movw	ip, #60248	; 0xeb58
   151bc:	sub	sp, sp, #20
   151c0:	movt	ip, #2
   151c4:	movw	r4, #45480	; 0xb1a8
   151c8:	mov	r5, r0
   151cc:	str	r1, [sp, #12]
   151d0:	mov	sl, r2
   151d4:	ldr	r1, [ip]
   151d8:	mov	r6, r3
   151dc:	ldr	fp, [sp, #56]	; 0x38
   151e0:	movt	r4, #2
   151e4:	cmp	r1, #0
   151e8:	ldr	r9, [sp, #60]	; 0x3c
   151ec:	ldr	r8, [sp, #64]	; 0x40
   151f0:	ldr	r7, [sp, #68]	; 0x44
   151f4:	beq	15214 <fputs@plt+0xbe10>
   151f8:	mov	r3, r1
   151fc:	movw	r2, #58992	; 0xe670
   15200:	mov	r1, #1
   15204:	ldr	r0, [r4]
   15208:	movt	r2, #1
   1520c:	bl	92fc <__fprintf_chk@plt>
   15210:	mov	r1, #1
   15214:	mvn	r3, sl
   15218:	cmp	r5, #0
   1521c:	lsr	r3, r3, #31
   15220:	moveq	r3, #0
   15224:	cmp	r3, #0
   15228:	beq	1527c <fputs@plt+0xbe78>
   1522c:	mov	r0, r5
   15230:	movw	r1, #55392	; 0xd860
   15234:	movt	r1, #1
   15238:	bl	93e0 <strcmp@plt>
   1523c:	movw	r3, #57528	; 0xe0b8
   15240:	ldr	r2, [sp, #12]
   15244:	movt	r3, #1
   15248:	cmp	r0, #0
   1524c:	ldr	r0, [r4]
   15250:	moveq	r5, r3
   15254:	cmp	r2, #0
   15258:	mov	r3, r5
   1525c:	beq	15310 <fputs@plt+0xbf0c>
   15260:	str	r2, [sp]
   15264:	mov	r1, #1
   15268:	movw	r2, #58996	; 0xe674
   1526c:	str	sl, [sp, #4]
   15270:	movt	r2, #1
   15274:	bl	92fc <__fprintf_chk@plt>
   15278:	mov	r1, #1
   1527c:	cmp	r6, #0
   15280:	beq	152f4 <fputs@plt+0xbef0>
   15284:	cmp	r6, #2
   15288:	beq	152cc <fputs@plt+0xbec8>
   1528c:	cmp	r1, #0
   15290:	bne	152e4 <fputs@plt+0xbee0>
   15294:	mov	r2, r8
   15298:	mov	r3, r7
   1529c:	mov	r0, fp
   152a0:	mov	r1, r9
   152a4:	bl	15054 <fputs@plt+0xbc50>
   152a8:	ldr	r1, [r4]
   152ac:	mov	r0, #10
   152b0:	bl	9314 <fputc@plt>
   152b4:	ldr	r0, [r4]
   152b8:	bl	920c <fflush@plt>
   152bc:	cmp	r6, #2
   152c0:	beq	1532c <fputs@plt+0xbf28>
   152c4:	add	sp, sp, #20
   152c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   152cc:	movw	r0, #59016	; 0xe688
   152d0:	mov	r1, #1
   152d4:	movt	r0, #1
   152d8:	mov	r2, #12
   152dc:	ldr	r3, [r4]
   152e0:	bl	92a8 <fwrite@plt>
   152e4:	ldr	r1, [r4]
   152e8:	mov	r0, #32
   152ec:	bl	9314 <fputc@plt>
   152f0:	b	15294 <fputs@plt+0xbe90>
   152f4:	movw	r0, #59032	; 0xe698
   152f8:	mov	r1, #1
   152fc:	mov	r2, #8
   15300:	ldr	r3, [r4]
   15304:	movt	r0, #1
   15308:	bl	92a8 <fwrite@plt>
   1530c:	b	152e4 <fputs@plt+0xbee0>
   15310:	mov	r1, #1
   15314:	str	sl, [sp]
   15318:	movw	r2, #59008	; 0xe680
   1531c:	movt	r2, #1
   15320:	bl	92fc <__fprintf_chk@plt>
   15324:	mov	r1, #1
   15328:	b	1527c <fputs@plt+0xbe78>
   1532c:	add	sp, sp, #20
   15330:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15334:	b	154dc <fputs@plt+0xc0d8>
   15338:	push	{r4, r5, r6, lr}
   1533c:	movw	ip, #54056	; 0xd328
   15340:	sub	sp, sp, #16
   15344:	movt	ip, #2
   15348:	movw	r4, #54060	; 0xd32c
   1534c:	movw	lr, #54064	; 0xd330
   15350:	movt	r4, #2
   15354:	movt	lr, #2
   15358:	ldr	r6, [r4]
   1535c:	mov	r4, r0
   15360:	ldr	r5, [lr]
   15364:	ldr	lr, [ip]
   15368:	ldr	ip, [sp, #32]
   1536c:	mov	r0, r6
   15370:	str	r1, [sp]
   15374:	mov	r1, r5
   15378:	str	r2, [sp, #4]
   1537c:	mov	r2, lr
   15380:	str	r3, [sp, #8]
   15384:	mov	r3, r4
   15388:	str	ip, [sp, #12]
   1538c:	bl	151b4 <fputs@plt+0xbdb0>
   15390:	add	sp, sp, #16
   15394:	pop	{r4, r5, r6, pc}
   15398:	push	{lr}		; (str lr, [sp, #-4]!)
   1539c:	sub	sp, sp, #12
   153a0:	mov	lr, r1
   153a4:	mov	ip, r2
   153a8:	mov	r1, r0
   153ac:	str	r3, [sp]
   153b0:	mov	r2, lr
   153b4:	mov	r0, #1
   153b8:	mov	r3, ip
   153bc:	bl	15338 <fputs@plt+0xbf34>
   153c0:	add	sp, sp, #12
   153c4:	pop	{pc}		; (ldr pc, [sp], #4)
   153c8:	push	{lr}		; (str lr, [sp, #-4]!)
   153cc:	sub	sp, sp, #12
   153d0:	mov	lr, r1
   153d4:	mov	ip, r2
   153d8:	mov	r1, r0
   153dc:	str	r3, [sp]
   153e0:	mov	r2, lr
   153e4:	mov	r0, #0
   153e8:	mov	r3, ip
   153ec:	bl	15338 <fputs@plt+0xbf34>
   153f0:	add	sp, sp, #12
   153f4:	pop	{pc}		; (ldr pc, [sp], #4)
   153f8:	push	{lr}		; (str lr, [sp, #-4]!)
   153fc:	sub	sp, sp, #12
   15400:	mov	lr, r1
   15404:	mov	ip, r2
   15408:	mov	r1, r0
   1540c:	str	r3, [sp]
   15410:	mov	r2, lr
   15414:	mov	r0, #2
   15418:	mov	r3, ip
   1541c:	bl	15338 <fputs@plt+0xbf34>
   15420:	add	sp, sp, #12
   15424:	pop	{pc}		; (ldr pc, [sp], #4)
   15428:	push	{r4, lr}
   1542c:	sub	sp, sp, #16
   15430:	mov	r4, r1
   15434:	mov	r1, #0
   15438:	ldr	lr, [sp, #24]
   1543c:	ldr	ip, [sp, #28]
   15440:	str	r2, [sp]
   15444:	mov	r2, r4
   15448:	str	r3, [sp, #4]
   1544c:	mov	r3, #1
   15450:	str	lr, [sp, #8]
   15454:	str	ip, [sp, #12]
   15458:	bl	151b4 <fputs@plt+0xbdb0>
   1545c:	add	sp, sp, #16
   15460:	pop	{r4, pc}
   15464:	push	{r4, lr}
   15468:	sub	sp, sp, #16
   1546c:	mov	r4, r1
   15470:	mov	r1, #0
   15474:	ldr	lr, [sp, #24]
   15478:	ldr	ip, [sp, #28]
   1547c:	str	r2, [sp]
   15480:	mov	r2, r4
   15484:	str	r3, [sp, #4]
   15488:	mov	r3, r1
   1548c:	str	lr, [sp, #8]
   15490:	str	ip, [sp, #12]
   15494:	bl	151b4 <fputs@plt+0xbdb0>
   15498:	add	sp, sp, #16
   1549c:	pop	{r4, pc}
   154a0:	push	{r4, lr}
   154a4:	sub	sp, sp, #16
   154a8:	mov	r4, r1
   154ac:	mov	r1, #0
   154b0:	ldr	lr, [sp, #24]
   154b4:	ldr	ip, [sp, #28]
   154b8:	str	r2, [sp]
   154bc:	mov	r2, r4
   154c0:	str	r3, [sp, #4]
   154c4:	mov	r3, #2
   154c8:	str	lr, [sp, #8]
   154cc:	str	ip, [sp, #12]
   154d0:	bl	151b4 <fputs@plt+0xbdb0>
   154d4:	add	sp, sp, #16
   154d8:	pop	{r4, pc}
   154dc:	push	{r3, lr}
   154e0:	mov	r0, #3
   154e4:	bl	93ec <exit@plt>
   154e8:	bx	lr
   154ec:	push	{r3, r4, r5, lr}
   154f0:	subs	r4, r0, #0
   154f4:	beq	15564 <fputs@plt+0xc160>
   154f8:	ldrb	r3, [r4]
   154fc:	movw	r5, #55144	; 0xd768
   15500:	movt	r5, #2
   15504:	ldrb	r3, [r5, r3]
   15508:	cmp	r3, #0
   1550c:	beq	1552c <fputs@plt+0xc128>
   15510:	add	r3, r4, #1
   15514:	mov	r4, r3
   15518:	add	r3, r3, #1
   1551c:	ldrb	r2, [r4]
   15520:	ldrb	r2, [r5, r2]
   15524:	cmp	r2, #0
   15528:	bne	15514 <fputs@plt+0xc110>
   1552c:	mov	r0, r4
   15530:	mov	r1, #0
   15534:	bl	917c <strchr@plt>
   15538:	cmp	r0, r4
   1553c:	bls	1555c <fputs@plt+0xc158>
   15540:	ldrb	r3, [r0, #-1]
   15544:	ldrb	r3, [r5, r3]
   15548:	cmp	r3, #0
   1554c:	beq	1555c <fputs@plt+0xc158>
   15550:	sub	r0, r0, #1
   15554:	cmp	r0, r4
   15558:	bne	15540 <fputs@plt+0xc13c>
   1555c:	mov	r3, #0
   15560:	strb	r3, [r0]
   15564:	mov	r0, r4
   15568:	pop	{r3, r4, r5, pc}
   1556c:	ldr	r1, [r0, #56]	; 0x38
   15570:	push	{r3, r4, r5, r6, r7, lr}
   15574:	cmp	r1, #0
   15578:	ldr	r3, [pc, #276]	; 15694 <fputs@plt+0xc290>
   1557c:	mov	r6, r0
   15580:	movgt	r4, #0
   15584:	movgt	r5, r4
   15588:	str	r3, [r0]
   1558c:	ldr	r3, [r0, #52]	; 0x34
   15590:	ble	155c0 <fputs@plt+0xc1bc>
   15594:	add	r2, r3, r4
   15598:	add	r5, r5, #1
   1559c:	add	r4, r4, #36	; 0x24
   155a0:	ldr	r0, [r2, #32]
   155a4:	cmp	r0, #0
   155a8:	beq	155b8 <fputs@plt+0xc1b4>
   155ac:	bl	9338 <_ZdaPv@plt>
   155b0:	ldr	r3, [r6, #52]	; 0x34
   155b4:	ldr	r1, [r6, #56]	; 0x38
   155b8:	cmp	r1, r5
   155bc:	bgt	15594 <fputs@plt+0xc190>
   155c0:	cmp	r3, #0
   155c4:	beq	155d0 <fputs@plt+0xc1cc>
   155c8:	mov	r0, r3
   155cc:	bl	9338 <_ZdaPv@plt>
   155d0:	ldr	r0, [r6, #44]	; 0x2c
   155d4:	cmp	r0, #0
   155d8:	beq	155e0 <fputs@plt+0xc1dc>
   155dc:	bl	9338 <_ZdaPv@plt>
   155e0:	ldr	r3, [r6, #8]
   155e4:	cmp	r3, #0
   155e8:	beq	15634 <fputs@plt+0xc230>
   155ec:	mov	r5, #0
   155f0:	movw	r7, #2012	; 0x7dc
   155f4:	ldr	r0, [r3, r5]
   155f8:	cmp	r0, #0
   155fc:	beq	15618 <fputs@plt+0xc214>
   15600:	ldr	r4, [r0, #12]
   15604:	bl	1ad94 <_ZdlPv@@Base>
   15608:	cmp	r4, #0
   1560c:	mov	r0, r4
   15610:	bne	15600 <fputs@plt+0xc1fc>
   15614:	ldr	r3, [r6, #8]
   15618:	add	r5, r5, #4
   1561c:	cmp	r5, r7
   15620:	bne	155f4 <fputs@plt+0xc1f0>
   15624:	cmp	r3, #0
   15628:	beq	15634 <fputs@plt+0xc230>
   1562c:	mov	r0, r3
   15630:	bl	9338 <_ZdaPv@plt>
   15634:	ldr	r0, [r6, #20]
   15638:	cmp	r0, #0
   1563c:	beq	15644 <fputs@plt+0xc240>
   15640:	bl	9338 <_ZdaPv@plt>
   15644:	ldr	r0, [r6, #24]
   15648:	cmp	r0, #0
   1564c:	beq	15654 <fputs@plt+0xc250>
   15650:	bl	9338 <_ZdaPv@plt>
   15654:	ldr	r4, [r6, #64]	; 0x40
   15658:	cmp	r4, #0
   1565c:	beq	1568c <fputs@plt+0xc288>
   15660:	ldr	r0, [r4, #8]
   15664:	ldr	r3, [r4]
   15668:	cmp	r0, #0
   1566c:	str	r3, [r6, #64]	; 0x40
   15670:	beq	15678 <fputs@plt+0xc274>
   15674:	bl	9338 <_ZdaPv@plt>
   15678:	mov	r0, r4
   1567c:	bl	1ad94 <_ZdlPv@@Base>
   15680:	ldr	r4, [r6, #64]	; 0x40
   15684:	cmp	r4, #0
   15688:	bne	15660 <fputs@plt+0xc25c>
   1568c:	mov	r0, r6
   15690:	pop	{r3, r4, r5, r6, r7, pc}
   15694:			; <UNDEFINED> instruction: 0x0001e6b0
   15698:	push	{r4, lr}
   1569c:	mov	r4, r0
   156a0:	bl	1556c <fputs@plt+0xc168>
   156a4:	mov	r0, r4
   156a8:	bl	1ad94 <_ZdlPv@@Base>
   156ac:	mov	r0, r4
   156b0:	pop	{r4, pc}
   156b4:	cmp	r1, #0
   156b8:	cmpge	r2, #0
   156bc:	push	{r3, r4, r5, r6, r7, lr}
   156c0:	mov	r4, r1
   156c4:	mov	r5, r2
   156c8:	mov	r6, r0
   156cc:	ble	1571c <fputs@plt+0xc318>
   156d0:	cmp	r4, #0
   156d4:	beq	15714 <fputs@plt+0xc310>
   156d8:	add	r7, r5, r5, lsr #31
   156dc:	cmp	r6, #0
   156e0:	asr	r7, r7, #1
   156e4:	blt	15764 <fputs@plt+0xc360>
   156e8:	movw	r0, #65535	; 0xffff
   156ec:	movt	r0, #32767	; 0x7fff
   156f0:	rsb	r0, r7, r0
   156f4:	mov	r1, r4
   156f8:	bl	935c <__aeabi_idiv@plt>
   156fc:	cmp	r6, r0
   15700:	bgt	15730 <fputs@plt+0xc32c>
   15704:	mla	r0, r4, r6, r7
   15708:	mov	r1, r5
   1570c:	bl	935c <__aeabi_idiv@plt>
   15710:	pop	{r3, r4, r5, r6, r7, pc}
   15714:	mov	r0, r4
   15718:	pop	{r3, r4, r5, r6, r7, pc}
   1571c:	movw	r1, #59168	; 0xe720
   15720:	mov	r0, #236	; 0xec
   15724:	movt	r1, #1
   15728:	bl	14028 <fputs@plt+0xac24>
   1572c:	b	156d0 <fputs@plt+0xc2cc>
   15730:	vmov	s11, r6
   15734:	vcvt.f64.s32	d6, s11
   15738:	vmov	s11, r4
   1573c:	vcvt.f64.s32	d7, s11
   15740:	vmov	s11, r5
   15744:	vmul.f64	d7, d6, d7
   15748:	vcvt.f64.s32	d6, s11
   1574c:	vdiv.f64	d7, d7, d6
   15750:	vmov.f64	d6, #96	; 0x3f000000  0.5
   15754:	vadd.f64	d7, d7, d6
   15758:	vcvt.s32.f64	s13, d7
   1575c:	vmov	r0, s13
   15760:	pop	{r3, r4, r5, r6, r7, pc}
   15764:	rsb	r0, r7, #-2147483648	; 0x80000000
   15768:	mov	r1, r4
   1576c:	bl	926c <__aeabi_uidiv@plt>
   15770:	rsb	r3, r6, #0
   15774:	cmp	r3, r0
   15778:	bls	157b0 <fputs@plt+0xc3ac>
   1577c:	vmov	s15, r6
   15780:	vmov	s11, r4
   15784:	vcvt.f64.s32	d6, s15
   15788:	vcvt.f64.s32	d7, s11
   1578c:	vmov	s11, r5
   15790:	vmul.f64	d7, d6, d7
   15794:	vcvt.f64.s32	d6, s11
   15798:	vdiv.f64	d7, d7, d6
   1579c:	vmov.f64	d6, #96	; 0x3f000000  0.5
   157a0:	vsub.f64	d7, d7, d6
   157a4:	vcvt.s32.f64	s13, d7
   157a8:	vmov	r0, s13
   157ac:	pop	{r3, r4, r5, r6, r7, pc}
   157b0:	mul	r0, r4, r6
   157b4:	mov	r1, r5
   157b8:	rsb	r0, r7, r0
   157bc:	bl	935c <__aeabi_idiv@plt>
   157c0:	pop	{r3, r4, r5, r6, r7, pc}
   157c4:	cmp	r1, #0
   157c8:	cmpge	r2, #0
   157cc:	push	{r3, r4, r5, r6, r7, lr}
   157d0:	mov	r4, r1
   157d4:	mov	r5, r2
   157d8:	mov	r6, r0
   157dc:	mov	r7, r3
   157e0:	ble	15840 <fputs@plt+0xc43c>
   157e4:	cmp	r3, #0
   157e8:	ble	15840 <fputs@plt+0xc43c>
   157ec:	cmp	r4, #0
   157f0:	beq	15858 <fputs@plt+0xc454>
   157f4:	cmp	r6, #0
   157f8:	blt	15860 <fputs@plt+0xc45c>
   157fc:	vmov	s7, r6
   15800:	vldr	d7, [pc, #160]	; 158a8 <fputs@plt+0xc4a4>
   15804:	vmov	s9, r4
   15808:	vcvt.f64.s32	d5, s7
   1580c:	vmov	s7, r7
   15810:	vcvt.f64.s32	d6, s9
   15814:	vmul.f64	d5, d5, d6
   15818:	vmov	s13, r5
   1581c:	vcvt.f64.s32	d4, s13
   15820:	vcvt.f64.s32	d6, s7
   15824:	vdiv.f64	d5, d5, d4
   15828:	vdiv.f64	d6, d6, d7
   1582c:	vmov.f64	d7, #96	; 0x3f000000  0.5
   15830:	vmla.f64	d7, d5, d6
   15834:	vcvt.s32.f64	s9, d7
   15838:	vmov	r0, s9
   1583c:	pop	{r3, r4, r5, r6, r7, pc}
   15840:	movw	r1, #59168	; 0xe720
   15844:	mov	r0, #254	; 0xfe
   15848:	movt	r1, #1
   1584c:	bl	14028 <fputs@plt+0xac24>
   15850:	cmp	r4, #0
   15854:	bne	157f4 <fputs@plt+0xc3f0>
   15858:	mov	r0, r4
   1585c:	pop	{r3, r4, r5, r6, r7, pc}
   15860:	vmov	s13, r6
   15864:	vldr	d7, [pc, #60]	; 158a8 <fputs@plt+0xc4a4>
   15868:	vmov	s7, r4
   1586c:	vcvt.f64.s32	d5, s13
   15870:	vcvt.f64.s32	d6, s7
   15874:	vmov	s7, r7
   15878:	vmul.f64	d5, d5, d6
   1587c:	vmov	s13, r5
   15880:	vcvt.f64.s32	d4, s13
   15884:	vcvt.f64.s32	d6, s7
   15888:	vdiv.f64	d5, d5, d4
   1588c:	vdiv.f64	d6, d6, d7
   15890:	vmov.f64	d7, #96	; 0x3f000000  0.5
   15894:	vnmls.f64	d7, d5, d6
   15898:	vcvt.s32.f64	s9, d7
   1589c:	vmov	r0, s9
   158a0:	pop	{r3, r4, r5, r6, r7, pc}
   158a4:	nop	{0}
   158a8:	andeq	r0, r0, r0
   158ac:	addmi	r4, pc, r0
   158b0:	push	{r4, lr}
   158b4:	sub	sp, sp, #8
   158b8:	ldr	lr, [r0, #4]
   158bc:	mov	r4, r1
   158c0:	ldr	ip, [sp, #16]
   158c4:	ldr	r1, [r0, #8]
   158c8:	mov	r0, r2
   158cc:	str	r3, [sp]
   158d0:	mov	r2, r4
   158d4:	mov	r3, r0
   158d8:	str	ip, [sp, #4]
   158dc:	mov	r0, lr
   158e0:	bl	15428 <fputs@plt+0xc024>
   158e4:	add	sp, sp, #8
   158e8:	pop	{r4, pc}
   158ec:	mov	ip, #1
   158f0:	str	r1, [r0]
   158f4:	str	r2, [r0, #4]
   158f8:	mov	r1, #0
   158fc:	str	ip, [r0, #16]
   15900:	str	r1, [r0, #8]
   15904:	str	r1, [r0, #12]
   15908:	str	r1, [r0, #20]
   1590c:	str	r1, [r0, #24]
   15910:	bx	lr
   15914:	push	{r4, lr}
   15918:	mov	r4, r0
   1591c:	ldr	r0, [r0, #24]
   15920:	cmp	r0, #0
   15924:	beq	1592c <fputs@plt+0xc528>
   15928:	bl	9338 <_ZdaPv@plt>
   1592c:	ldr	r0, [r4, #4]
   15930:	cmp	r0, #0
   15934:	beq	1593c <fputs@plt+0xc538>
   15938:	bl	9338 <_ZdaPv@plt>
   1593c:	ldr	r0, [r4]
   15940:	cmp	r0, #0
   15944:	beq	1594c <fputs@plt+0xc548>
   15948:	bl	9140 <fclose@plt>
   1594c:	mov	r0, r4
   15950:	pop	{r4, pc}
   15954:	movw	r1, #45416	; 0xb168
   15958:	movt	r1, #2
   1595c:	ldr	r3, [r0]
   15960:	ldr	r2, [r1]
   15964:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15968:	cmp	r3, #0
   1596c:	sub	sp, sp, #44	; 0x2c
   15970:	mov	r4, r0
   15974:	str	r1, [sp, #8]
   15978:	str	r2, [sp, #36]	; 0x24
   1597c:	beq	15ae8 <fputs@plt+0xc6e4>
   15980:	ldr	r2, [r0, #24]
   15984:	cmp	r2, #0
   15988:	beq	15b10 <fputs@plt+0xc70c>
   1598c:	mov	sl, #0
   15990:	movw	r9, #55144	; 0xd768
   15994:	movw	r5, #45100	; 0xb02c
   15998:	movw	r2, #56944	; 0xde70
   1599c:	mov	r6, sl
   159a0:	movt	r2, #2
   159a4:	movt	r9, #2
   159a8:	movt	r5, #2
   159ac:	str	r2, [sp, #12]
   159b0:	b	159e4 <fputs@plt+0xc5e0>
   159b4:	cmp	r0, #0
   159b8:	blt	15a5c <fputs@plt+0xc658>
   159bc:	ldrb	r2, [r5, r0]
   159c0:	cmp	r2, #0
   159c4:	beq	15a5c <fputs@plt+0xc658>
   159c8:	mov	r1, r0
   159cc:	add	r0, sp, #16
   159d0:	bl	14f20 <fputs@plt+0xbb1c>
   159d4:	ldr	r3, [r4, #20]
   159d8:	cmp	r3, #0
   159dc:	beq	15ac0 <fputs@plt+0xc6bc>
   159e0:	ldr	r3, [r4]
   159e4:	mov	r0, r3
   159e8:	bl	9170 <_IO_getc@plt>
   159ec:	cmn	r0, #1
   159f0:	mov	r8, r0
   159f4:	bne	159b4 <fputs@plt+0xc5b0>
   159f8:	cmp	sl, #0
   159fc:	beq	15ae8 <fputs@plt+0xc6e4>
   15a00:	ldr	r3, [r4, #24]
   15a04:	strb	r6, [r3, sl]
   15a08:	ldr	r2, [r4, #24]
   15a0c:	ldr	r3, [r4, #8]
   15a10:	add	r3, r3, #1
   15a14:	str	r3, [r4, #8]
   15a18:	ldrb	r3, [r2]
   15a1c:	ldrb	r1, [r9, r3]
   15a20:	cmp	r1, #0
   15a24:	beq	15a38 <fputs@plt+0xc634>
   15a28:	ldrb	r3, [r2, #1]!
   15a2c:	ldrb	r1, [r9, r3]
   15a30:	cmp	r1, #0
   15a34:	bne	15a28 <fputs@plt+0xc624>
   15a38:	cmp	r3, #0
   15a3c:	beq	15a54 <fputs@plt+0xc650>
   15a40:	ldr	r2, [r4, #16]
   15a44:	cmp	r2, #0
   15a48:	beq	15b08 <fputs@plt+0xc704>
   15a4c:	cmp	r3, #35	; 0x23
   15a50:	bne	15b08 <fputs@plt+0xc704>
   15a54:	mov	sl, #0
   15a58:	b	159e0 <fputs@plt+0xc5dc>
   15a5c:	ldr	r0, [r4, #12]
   15a60:	add	r7, sl, #1
   15a64:	cmp	r7, r0
   15a68:	bge	15a84 <fputs@plt+0xc680>
   15a6c:	ldr	r2, [r4, #24]
   15a70:	cmp	r8, #10
   15a74:	strb	r8, [r2, sl]
   15a78:	mov	sl, r7
   15a7c:	bne	159e0 <fputs@plt+0xc5dc>
   15a80:	b	15a00 <fputs@plt+0xc5fc>
   15a84:	lsl	r0, r0, #1
   15a88:	ldr	fp, [r4, #24]
   15a8c:	bl	92b4 <_Znaj@plt>
   15a90:	ldr	r2, [r4, #12]
   15a94:	mov	r1, fp
   15a98:	str	r0, [r4, #24]
   15a9c:	bl	923c <memcpy@plt>
   15aa0:	cmp	fp, #0
   15aa4:	beq	15ab0 <fputs@plt+0xc6ac>
   15aa8:	mov	r0, fp
   15aac:	bl	9338 <_ZdaPv@plt>
   15ab0:	ldr	r2, [r4, #12]
   15ab4:	lsl	r2, r2, #1
   15ab8:	str	r2, [r4, #12]
   15abc:	b	15a6c <fputs@plt+0xc668>
   15ac0:	ldr	r3, [sp, #12]
   15ac4:	movw	r1, #59180	; 0xe72c
   15ac8:	mov	r0, r4
   15acc:	movt	r1, #1
   15ad0:	add	r2, sp, #16
   15ad4:	str	r3, [sp]
   15ad8:	movw	r3, #56944	; 0xde70
   15adc:	movt	r3, #2
   15ae0:	bl	158b0 <fputs@plt+0xc4ac>
   15ae4:	b	159e0 <fputs@plt+0xc5dc>
   15ae8:	mov	r0, #0
   15aec:	ldr	r1, [sp, #8]
   15af0:	ldr	r2, [sp, #36]	; 0x24
   15af4:	ldr	r3, [r1]
   15af8:	cmp	r2, r3
   15afc:	bne	15b2c <fputs@plt+0xc728>
   15b00:	add	sp, sp, #44	; 0x2c
   15b04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15b08:	mov	r0, #1
   15b0c:	b	15aec <fputs@plt+0xc6e8>
   15b10:	mov	r0, #128	; 0x80
   15b14:	bl	92b4 <_Znaj@plt>
   15b18:	mov	r2, #128	; 0x80
   15b1c:	ldr	r3, [r4]
   15b20:	str	r2, [r4, #12]
   15b24:	str	r0, [r4, #24]
   15b28:	b	1598c <fputs@plt+0xc588>
   15b2c:	bl	92f0 <__stack_chk_fail@plt>
   15b30:	ldr	ip, [r0, #20]
   15b34:	push	{r4}		; (str r4, [sp, #-4]!)
   15b38:	cmp	ip, #0
   15b3c:	beq	15b48 <fputs@plt+0xc744>
   15b40:	pop	{r4}		; (ldr r4, [sp], #4)
   15b44:	bx	lr
   15b48:	pop	{r4}		; (ldr r4, [sp], #4)
   15b4c:	b	158b0 <fputs@plt+0xc4ac>
   15b50:	push	{r4, r5, lr}
   15b54:	movw	r5, #45416	; 0xb168
   15b58:	movt	r5, #2
   15b5c:	sub	sp, sp, #20
   15b60:	ldr	r3, [r5]
   15b64:	str	r3, [sp, #12]
   15b68:	bl	1ad3c <fputs@plt+0x11938>
   15b6c:	subs	r4, r0, #0
   15b70:	beq	15cb4 <fputs@plt+0xc8b0>
   15b74:	ldrb	r3, [r4]
   15b78:	cmp	r3, #99	; 0x63
   15b7c:	beq	15bb8 <fputs@plt+0xc7b4>
   15b80:	mov	r0, r4
   15b84:	bl	1ca88 <_ZdlPv@@Base+0x1cf4>
   15b88:	cmp	r0, #0
   15b8c:	beq	15c5c <fputs@plt+0xc858>
   15b90:	add	r0, r4, #1
   15b94:	add	r1, sp, #4
   15b98:	mov	r2, #16
   15b9c:	bl	9254 <strtol@plt>
   15ba0:	ldr	r2, [sp, #12]
   15ba4:	ldr	r3, [r5]
   15ba8:	cmp	r2, r3
   15bac:	bne	15cbc <fputs@plt+0xc8b8>
   15bb0:	add	sp, sp, #20
   15bb4:	pop	{r4, r5, pc}
   15bb8:	ldrb	r3, [r4, #1]
   15bbc:	cmp	r3, #104	; 0x68
   15bc0:	bne	15b80 <fputs@plt+0xc77c>
   15bc4:	ldrb	r3, [r4, #2]
   15bc8:	cmp	r3, #97	; 0x61
   15bcc:	bne	15b80 <fputs@plt+0xc77c>
   15bd0:	ldrb	r3, [r4, #3]
   15bd4:	cmp	r3, #114	; 0x72
   15bd8:	bne	15b80 <fputs@plt+0xc77c>
   15bdc:	ldrb	r0, [r4, #4]
   15be0:	sub	r0, r0, #48	; 0x30
   15be4:	uxtb	r3, r0
   15be8:	cmp	r3, #9
   15bec:	bhi	15b80 <fputs@plt+0xc77c>
   15bf0:	ldrb	r3, [r4, #5]
   15bf4:	cmp	r3, #0
   15bf8:	beq	15ba0 <fputs@plt+0xc79c>
   15bfc:	cmp	r0, #0
   15c00:	beq	15b80 <fputs@plt+0xc77c>
   15c04:	sub	r3, r3, #48	; 0x30
   15c08:	uxtb	r2, r3
   15c0c:	cmp	r2, #9
   15c10:	bhi	15b80 <fputs@plt+0xc77c>
   15c14:	add	r0, r0, r0, lsl #2
   15c18:	ldrb	r2, [r4, #6]
   15c1c:	add	r3, r3, r0, lsl #1
   15c20:	cmp	r2, #0
   15c24:	moveq	r0, r3
   15c28:	beq	15ba0 <fputs@plt+0xc79c>
   15c2c:	sub	r2, r2, #48	; 0x30
   15c30:	uxtb	r1, r2
   15c34:	cmp	r1, #9
   15c38:	bhi	15b80 <fputs@plt+0xc77c>
   15c3c:	ldrb	r1, [r4, #7]
   15c40:	cmp	r1, #0
   15c44:	bne	15b80 <fputs@plt+0xc77c>
   15c48:	mov	r0, #10
   15c4c:	mla	r0, r0, r3, r2
   15c50:	cmp	r0, #127	; 0x7f
   15c54:	ble	15ba0 <fputs@plt+0xc79c>
   15c58:	b	15b80 <fputs@plt+0xc77c>
   15c5c:	strb	r0, [sp, #9]
   15c60:	mov	r3, #92	; 0x5c
   15c64:	strb	r0, [sp, #10]
   15c68:	strb	r3, [sp, #8]
   15c6c:	ldrb	r3, [r4, #1]
   15c70:	cmp	r3, #0
   15c74:	ldrbeq	r3, [r4]
   15c78:	addeq	r4, sp, #8
   15c7c:	mov	r0, r4
   15c80:	strbeq	r3, [sp, #9]
   15c84:	bl	19f60 <fputs@plt+0x10b5c>
   15c88:	subs	r4, r0, #0
   15c8c:	beq	15cb4 <fputs@plt+0xc8b0>
   15c90:	mov	r1, #95	; 0x5f
   15c94:	bl	917c <strchr@plt>
   15c98:	cmp	r0, #0
   15c9c:	bne	15cb4 <fputs@plt+0xc8b0>
   15ca0:	mov	r0, r4
   15ca4:	add	r1, sp, #4
   15ca8:	mov	r2, #16
   15cac:	bl	9254 <strtol@plt>
   15cb0:	b	15ba0 <fputs@plt+0xc79c>
   15cb4:	mvn	r0, #0
   15cb8:	b	15ba0 <fputs@plt+0xc79c>
   15cbc:	bl	92f0 <__stack_chk_fail@plt>
   15cc0:	ldr	r3, [pc, #108]	; 15d34 <fputs@plt+0xc930>
   15cc4:	push	{r4, r5, r6, lr}
   15cc8:	mov	r4, r0
   15ccc:	mov	r5, #0
   15cd0:	mov	r0, r1
   15cd4:	stm	r4, {r3, r5}
   15cd8:	mov	r6, r1
   15cdc:	str	r5, [r4, #8]
   15ce0:	str	r5, [r4, #12]
   15ce4:	str	r5, [r4, #16]
   15ce8:	str	r5, [r4, #44]	; 0x2c
   15cec:	str	r5, [r4, #48]	; 0x30
   15cf0:	str	r5, [r4, #52]	; 0x34
   15cf4:	str	r5, [r4, #56]	; 0x38
   15cf8:	str	r5, [r4, #60]	; 0x3c
   15cfc:	str	r5, [r4, #64]	; 0x40
   15d00:	bl	9218 <strlen@plt>
   15d04:	add	r0, r0, #1
   15d08:	bl	92b4 <_Znaj@plt>
   15d0c:	mov	r1, r6
   15d10:	str	r0, [r4, #20]
   15d14:	bl	9260 <strcpy@plt>
   15d18:	mov	r2, #0
   15d1c:	mov	r3, #0
   15d20:	str	r5, [r4, #24]
   15d24:	str	r5, [r4, #40]	; 0x28
   15d28:	mov	r0, r4
   15d2c:	strd	r2, [r4, #32]
   15d30:	pop	{r4, r5, r6, pc}
   15d34:			; <UNDEFINED> instruction: 0x0001e6b0
   15d38:	sub	r1, r1, #80	; 0x50
   15d3c:	push	{r3, lr}
   15d40:	mov	r3, r0
   15d44:	cmp	r1, #32
   15d48:	ldrls	pc, [pc, r1, lsl #2]
   15d4c:	b	15e04 <fputs@plt+0xca00>
   15d50:	andeq	r5, r1, ip, ror #27
   15d54:	andeq	r5, r1, r4, lsl #28
   15d58:	andeq	r5, r1, r4, lsl #28
   15d5c:	andeq	r5, r1, r4, lsl #28
   15d60:	andeq	r5, r1, r4, lsl #28
   15d64:	andeq	r5, r1, r4, lsl #28
   15d68:	andeq	r5, r1, r4, lsl #28
   15d6c:	andeq	r5, r1, r4, lsl #28
   15d70:	andeq	r5, r1, r4, lsl #28
   15d74:	andeq	r5, r1, r4, lsl #28
   15d78:	andeq	r5, r1, r4, lsl #28
   15d7c:	andeq	r5, r1, r4, lsl #28
   15d80:	andeq	r5, r1, r4, lsl #28
   15d84:	andeq	r5, r1, r4, lsl #28
   15d88:	andeq	r5, r1, r4, lsl #28
   15d8c:	andeq	r5, r1, r4, lsl #28
   15d90:	andeq	r5, r1, r4, lsl #28
   15d94:	andeq	r5, r1, r4, lsl #28
   15d98:	andeq	r5, r1, r4, lsl #28
   15d9c:	strdeq	r5, [r1], -r4
   15da0:	andeq	r5, r1, r4, lsl #28
   15da4:	andeq	r5, r1, r4, lsl #28
   15da8:	andeq	r5, r1, r4, lsl #28
   15dac:	andeq	r5, r1, r4, lsl #28
   15db0:	andeq	r5, r1, r4, lsl #28
   15db4:	ldrdeq	r5, [r1], -r4
   15db8:	andeq	r5, r1, r4, lsl #28
   15dbc:	andeq	r5, r1, r4, lsl #28
   15dc0:	andeq	r5, r1, r4, lsl #28
   15dc4:	andeq	r5, r1, r4, lsl #28
   15dc8:	andeq	r5, r1, r4, lsl #28
   15dcc:	andeq	r5, r1, r4, lsl #28
   15dd0:	strdeq	r5, [r1], -ip
   15dd4:	vmov.f64	d7, #112	; 0x3f800000  1.0
   15dd8:	vldr	d6, [r3]
   15ddc:	mov	r0, #1
   15de0:	vdiv.f64	d7, d6, d7
   15de4:	vstr	d7, [r3]
   15de8:	pop	{r3, pc}
   15dec:	vmov.f64	d7, #24	; 0x40c00000  6.0
   15df0:	b	15dd8 <fputs@plt+0xc9d4>
   15df4:	vldr	d7, [pc, #36]	; 15e20 <fputs@plt+0xca1c>
   15df8:	b	15dd8 <fputs@plt+0xc9d4>
   15dfc:	vldr	d7, [pc, #36]	; 15e28 <fputs@plt+0xca24>
   15e00:	b	15dd8 <fputs@plt+0xc9d4>
   15e04:	movw	r0, #289	; 0x121
   15e08:	movw	r1, #59168	; 0xe720
   15e0c:	movt	r1, #1
   15e10:	bl	14028 <fputs@plt+0xac24>
   15e14:	mov	r0, #0
   15e18:	pop	{r3, pc}
   15e1c:	nop	{0}
   15e20:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
   15e24:	andmi	r5, r4, fp, ror #3
   15e28:	andeq	r0, r0, r0
   15e2c:	subsmi	r0, r2, r0
   15e30:	push	{r4, r5, r6, lr}
   15e34:	mov	r6, r1
   15e38:	ldr	r4, [r1]
   15e3c:	mov	r5, r0
   15e40:	cmp	r4, #0
   15e44:	blt	15ea0 <fputs@plt+0xca9c>
   15e48:	ldr	r3, [r5, #48]	; 0x30
   15e4c:	cmp	r4, r3
   15e50:	bge	15e6c <fputs@plt+0xca68>
   15e54:	ldr	r3, [r5, #44]	; 0x2c
   15e58:	ldr	r3, [r3, r4, lsl #2]
   15e5c:	cmp	r3, #0
   15e60:	blt	15e6c <fputs@plt+0xca68>
   15e64:	mov	r0, #1
   15e68:	pop	{r4, r5, r6, pc}
   15e6c:	movw	r3, #57000	; 0xdea8
   15e70:	movt	r3, #2
   15e74:	ldr	r0, [r3]
   15e78:	cmp	r0, #0
   15e7c:	popeq	{r4, r5, r6, pc}
   15e80:	mov	r0, r6
   15e84:	bl	15b50 <fputs@plt+0xc74c>
   15e88:	cmp	r0, #0
   15e8c:	bge	15e64 <fputs@plt+0xca60>
   15e90:	ldr	r0, [r6, #4]
   15e94:	mvn	r0, r0
   15e98:	lsr	r0, r0, #31
   15e9c:	pop	{r4, r5, r6, pc}
   15ea0:	movw	r1, #59168	; 0xe720
   15ea4:	mov	r0, #308	; 0x134
   15ea8:	movt	r1, #1
   15eac:	bl	14028 <fputs@plt+0xac24>
   15eb0:	b	15e48 <fputs@plt+0xca44>
   15eb4:	ldr	r0, [r0, #16]
   15eb8:	bx	lr
   15ebc:	cmp	r2, #532676608	; 0x1fc00000
   15ec0:	push	{r3, r4, r5, lr}
   15ec4:	mov	r4, r0
   15ec8:	str	r3, [r0]
   15ecc:	mov	r5, r2
   15ed0:	str	r1, [r0, #4]
   15ed4:	lslls	r0, r2, #2
   15ed8:	mvnhi	r0, #0
   15edc:	bl	92b4 <_Znaj@plt>
   15ee0:	cmp	r5, #0
   15ee4:	str	r0, [r4, #8]
   15ee8:	ble	15f04 <fputs@plt+0xcb00>
   15eec:	add	r2, r0, r5, lsl #2
   15ef0:	mov	r3, r0
   15ef4:	mvn	r1, #0
   15ef8:	str	r1, [r3], #4
   15efc:	cmp	r3, r2
   15f00:	bne	15ef8 <fputs@plt+0xcaf4>
   15f04:	mov	r0, r4
   15f08:	pop	{r3, r4, r5, pc}
   15f0c:	push	{r4, lr}
   15f10:	mov	r4, r0
   15f14:	ldr	r0, [r0, #8]
   15f18:	cmp	r0, #0
   15f1c:	beq	15f24 <fputs@plt+0xcb20>
   15f20:	bl	9338 <_ZdaPv@plt>
   15f24:	mov	r0, r4
   15f28:	pop	{r4, pc}
   15f2c:	push	{r4, r5, lr}
   15f30:	mov	r5, r0
   15f34:	ldr	r4, [r1]
   15f38:	sub	sp, sp, #12
   15f3c:	cmp	r4, #0
   15f40:	blt	15fc4 <fputs@plt+0xcbc0>
   15f44:	ldr	r3, [r5, #48]	; 0x30
   15f48:	cmp	r4, r3
   15f4c:	bge	15f60 <fputs@plt+0xcb5c>
   15f50:	ldr	r3, [r5, #44]	; 0x2c
   15f54:	ldr	r3, [r3, r4, lsl #2]
   15f58:	cmp	r3, #0
   15f5c:	bge	15f80 <fputs@plt+0xcb7c>
   15f60:	movw	r3, #57000	; 0xdea8
   15f64:	movt	r3, #2
   15f68:	ldr	r3, [r3]
   15f6c:	cmp	r3, #0
   15f70:	movne	r0, #0
   15f74:	beq	15ffc <fputs@plt+0xcbf8>
   15f78:	add	sp, sp, #12
   15f7c:	pop	{r4, r5, pc}
   15f80:	add	r0, r3, r3, lsl #3
   15f84:	ldr	r1, [r5, #52]	; 0x34
   15f88:	ldr	r3, [r5, #40]	; 0x28
   15f8c:	add	r1, r1, r0, lsl #2
   15f90:	cmp	r3, #0
   15f94:	ldr	r0, [r1, #12]
   15f98:	bne	15fe0 <fputs@plt+0xcbdc>
   15f9c:	movw	r3, #57040	; 0xded0
   15fa0:	movt	r3, #2
   15fa4:	ldr	r3, [r3]
   15fa8:	cmp	r2, r3
   15fac:	beq	15f78 <fputs@plt+0xcb74>
   15fb0:	mov	r1, r2
   15fb4:	mov	r2, r3
   15fb8:	add	sp, sp, #12
   15fbc:	pop	{r4, r5, lr}
   15fc0:	b	156b4 <fputs@plt+0xc2b0>
   15fc4:	movw	r1, #59168	; 0xe720
   15fc8:	movw	r0, #402	; 0x192
   15fcc:	movt	r1, #1
   15fd0:	str	r2, [sp, #4]
   15fd4:	bl	14028 <fputs@plt+0xac24>
   15fd8:	ldr	r2, [sp, #4]
   15fdc:	b	15f44 <fputs@plt+0xcb40>
   15fe0:	movw	ip, #57040	; 0xded0
   15fe4:	movt	ip, #2
   15fe8:	mov	r1, r2
   15fec:	ldr	r2, [ip]
   15ff0:	add	sp, sp, #12
   15ff4:	pop	{r4, r5, lr}
   15ff8:	b	157c4 <fputs@plt+0xc3c0>
   15ffc:	bl	90f8 <abort@plt>
   16000:	push	{r4, lr}
   16004:	sub	sp, sp, #8
   16008:	mov	r4, r0
   1600c:	str	r3, [sp, #4]
   16010:	bl	15f2c <fputs@plt+0xcb28>
   16014:	ldr	r3, [sp, #4]
   16018:	vldr	d4, [r4, #32]
   1601c:	vldr	d7, [pc, #68]	; 16068 <fputs@plt+0xcc64>
   16020:	vmov	s11, r3
   16024:	vcvt.f64.s32	d0, s11
   16028:	vldr	d5, [pc, #64]	; 16070 <fputs@plt+0xcc6c>
   1602c:	vadd.f64	d0, d0, d4
   16030:	vmul.f64	d0, d0, d5
   16034:	str	r0, [sp, #4]
   16038:	vdiv.f64	d0, d0, d7
   1603c:	bl	9374 <tan@plt>
   16040:	ldr	r0, [sp, #4]
   16044:	vmov	s11, r0
   16048:	vmov.f64	d7, #96	; 0x3f000000  0.5
   1604c:	vcvt.f64.s32	d6, s11
   16050:	vmla.f64	d7, d6, d0
   16054:	vcvt.s32.f64	s13, d7
   16058:	vmov	r0, s13
   1605c:	add	sp, sp, #8
   16060:	pop	{r4, pc}
   16064:	nop	{0}
   16068:	andeq	r0, r0, r0
   1606c:	rsbmi	r8, r6, r0
   16070:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   16074:	strdmi	r2, [r9], -fp
   16078:	push	{r4, r5, lr}
   1607c:	mov	r5, r0
   16080:	ldr	r4, [r1]
   16084:	sub	sp, sp, #12
   16088:	cmp	r4, #0
   1608c:	blt	16110 <fputs@plt+0xcd0c>
   16090:	ldr	r3, [r5, #48]	; 0x30
   16094:	cmp	r4, r3
   16098:	bge	160ac <fputs@plt+0xcca8>
   1609c:	ldr	r3, [r5, #44]	; 0x2c
   160a0:	ldr	r3, [r3, r4, lsl #2]
   160a4:	cmp	r3, #0
   160a8:	bge	160cc <fputs@plt+0xccc8>
   160ac:	movw	r3, #57000	; 0xdea8
   160b0:	movt	r3, #2
   160b4:	ldr	r3, [r3]
   160b8:	cmp	r3, #0
   160bc:	movne	r0, #0
   160c0:	beq	16148 <fputs@plt+0xcd44>
   160c4:	add	sp, sp, #12
   160c8:	pop	{r4, r5, pc}
   160cc:	add	r0, r3, r3, lsl #3
   160d0:	ldr	r1, [r5, #52]	; 0x34
   160d4:	ldr	r3, [r5, #40]	; 0x28
   160d8:	add	r1, r1, r0, lsl #2
   160dc:	cmp	r3, #0
   160e0:	ldr	r0, [r1, #16]
   160e4:	bne	1612c <fputs@plt+0xcd28>
   160e8:	movw	r3, #57040	; 0xded0
   160ec:	movt	r3, #2
   160f0:	ldr	r3, [r3]
   160f4:	cmp	r2, r3
   160f8:	beq	160c4 <fputs@plt+0xccc0>
   160fc:	mov	r1, r2
   16100:	mov	r2, r3
   16104:	add	sp, sp, #12
   16108:	pop	{r4, r5, lr}
   1610c:	b	156b4 <fputs@plt+0xc2b0>
   16110:	movw	r1, #59168	; 0xe720
   16114:	movw	r0, #417	; 0x1a1
   16118:	movt	r1, #1
   1611c:	str	r2, [sp, #4]
   16120:	bl	14028 <fputs@plt+0xac24>
   16124:	ldr	r2, [sp, #4]
   16128:	b	16090 <fputs@plt+0xcc8c>
   1612c:	movw	ip, #57040	; 0xded0
   16130:	movt	ip, #2
   16134:	mov	r1, r2
   16138:	ldr	r2, [ip]
   1613c:	add	sp, sp, #12
   16140:	pop	{r4, r5, lr}
   16144:	b	157c4 <fputs@plt+0xc3c0>
   16148:	bl	90f8 <abort@plt>
   1614c:	push	{r4, r5, lr}
   16150:	mov	r5, r0
   16154:	ldr	r4, [r1]
   16158:	sub	sp, sp, #12
   1615c:	cmp	r4, #0
   16160:	blt	161e4 <fputs@plt+0xcde0>
   16164:	ldr	r3, [r5, #48]	; 0x30
   16168:	cmp	r4, r3
   1616c:	bge	16180 <fputs@plt+0xcd7c>
   16170:	ldr	r3, [r5, #44]	; 0x2c
   16174:	ldr	r3, [r3, r4, lsl #2]
   16178:	cmp	r3, #0
   1617c:	bge	161a0 <fputs@plt+0xcd9c>
   16180:	movw	r3, #57000	; 0xdea8
   16184:	movt	r3, #2
   16188:	ldr	r3, [r3]
   1618c:	cmp	r3, #0
   16190:	movne	r0, #0
   16194:	beq	1621c <fputs@plt+0xce18>
   16198:	add	sp, sp, #12
   1619c:	pop	{r4, r5, pc}
   161a0:	add	r0, r3, r3, lsl #3
   161a4:	ldr	r1, [r5, #52]	; 0x34
   161a8:	ldr	r3, [r5, #40]	; 0x28
   161ac:	add	r1, r1, r0, lsl #2
   161b0:	cmp	r3, #0
   161b4:	ldr	r0, [r1, #24]
   161b8:	bne	16200 <fputs@plt+0xcdfc>
   161bc:	movw	r3, #57040	; 0xded0
   161c0:	movt	r3, #2
   161c4:	ldr	r3, [r3]
   161c8:	cmp	r2, r3
   161cc:	beq	16198 <fputs@plt+0xcd94>
   161d0:	mov	r1, r2
   161d4:	mov	r2, r3
   161d8:	add	sp, sp, #12
   161dc:	pop	{r4, r5, lr}
   161e0:	b	156b4 <fputs@plt+0xc2b0>
   161e4:	movw	r1, #59168	; 0xe720
   161e8:	mov	r0, #432	; 0x1b0
   161ec:	movt	r1, #1
   161f0:	str	r2, [sp, #4]
   161f4:	bl	14028 <fputs@plt+0xac24>
   161f8:	ldr	r2, [sp, #4]
   161fc:	b	16164 <fputs@plt+0xcd60>
   16200:	movw	ip, #57040	; 0xded0
   16204:	movt	ip, #2
   16208:	mov	r1, r2
   1620c:	ldr	r2, [ip]
   16210:	add	sp, sp, #12
   16214:	pop	{r4, r5, lr}
   16218:	b	157c4 <fputs@plt+0xc3c0>
   1621c:	bl	90f8 <abort@plt>
   16220:	push	{r4, r5, lr}
   16224:	mov	r5, r0
   16228:	ldr	r4, [r1]
   1622c:	sub	sp, sp, #12
   16230:	cmp	r4, #0
   16234:	blt	162b8 <fputs@plt+0xceb4>
   16238:	ldr	r3, [r5, #48]	; 0x30
   1623c:	cmp	r4, r3
   16240:	bge	16254 <fputs@plt+0xce50>
   16244:	ldr	r3, [r5, #44]	; 0x2c
   16248:	ldr	r3, [r3, r4, lsl #2]
   1624c:	cmp	r3, #0
   16250:	bge	16274 <fputs@plt+0xce70>
   16254:	movw	r3, #57000	; 0xdea8
   16258:	movt	r3, #2
   1625c:	ldr	r3, [r3]
   16260:	cmp	r3, #0
   16264:	movne	r0, #0
   16268:	beq	162f0 <fputs@plt+0xceec>
   1626c:	add	sp, sp, #12
   16270:	pop	{r4, r5, pc}
   16274:	add	r0, r3, r3, lsl #3
   16278:	ldr	r1, [r5, #52]	; 0x34
   1627c:	ldr	r3, [r5, #40]	; 0x28
   16280:	add	r1, r1, r0, lsl #2
   16284:	cmp	r3, #0
   16288:	ldr	r0, [r1, #20]
   1628c:	bne	162d4 <fputs@plt+0xced0>
   16290:	movw	r3, #57040	; 0xded0
   16294:	movt	r3, #2
   16298:	ldr	r3, [r3]
   1629c:	cmp	r2, r3
   162a0:	beq	1626c <fputs@plt+0xce68>
   162a4:	mov	r1, r2
   162a8:	mov	r2, r3
   162ac:	add	sp, sp, #12
   162b0:	pop	{r4, r5, lr}
   162b4:	b	156b4 <fputs@plt+0xc2b0>
   162b8:	movw	r1, #59168	; 0xe720
   162bc:	movw	r0, #447	; 0x1bf
   162c0:	movt	r1, #1
   162c4:	str	r2, [sp, #4]
   162c8:	bl	14028 <fputs@plt+0xac24>
   162cc:	ldr	r2, [sp, #4]
   162d0:	b	16238 <fputs@plt+0xce34>
   162d4:	movw	ip, #57040	; 0xded0
   162d8:	movt	ip, #2
   162dc:	mov	r1, r2
   162e0:	ldr	r2, [ip]
   162e4:	add	sp, sp, #12
   162e8:	pop	{r4, r5, lr}
   162ec:	b	157c4 <fputs@plt+0xc3c0>
   162f0:	bl	90f8 <abort@plt>
   162f4:	push	{r4, r5, lr}
   162f8:	mov	r5, r0
   162fc:	ldr	r4, [r1]
   16300:	sub	sp, sp, #12
   16304:	cmp	r4, #0
   16308:	blt	1638c <fputs@plt+0xcf88>
   1630c:	ldr	r3, [r5, #48]	; 0x30
   16310:	cmp	r4, r3
   16314:	bge	16328 <fputs@plt+0xcf24>
   16318:	ldr	r3, [r5, #44]	; 0x2c
   1631c:	ldr	r3, [r3, r4, lsl #2]
   16320:	cmp	r3, #0
   16324:	bge	16348 <fputs@plt+0xcf44>
   16328:	movw	r3, #57000	; 0xdea8
   1632c:	movt	r3, #2
   16330:	ldr	r3, [r3]
   16334:	cmp	r3, #0
   16338:	movne	r0, #0
   1633c:	beq	163c4 <fputs@plt+0xcfc0>
   16340:	add	sp, sp, #12
   16344:	pop	{r4, r5, pc}
   16348:	add	r0, r3, r3, lsl #3
   1634c:	ldr	r1, [r5, #52]	; 0x34
   16350:	ldr	r3, [r5, #40]	; 0x28
   16354:	add	r1, r1, r0, lsl #2
   16358:	cmp	r3, #0
   1635c:	ldr	r0, [r1, #28]
   16360:	bne	163a8 <fputs@plt+0xcfa4>
   16364:	movw	r3, #57040	; 0xded0
   16368:	movt	r3, #2
   1636c:	ldr	r3, [r3]
   16370:	cmp	r2, r3
   16374:	beq	16340 <fputs@plt+0xcf3c>
   16378:	mov	r1, r2
   1637c:	mov	r2, r3
   16380:	add	sp, sp, #12
   16384:	pop	{r4, r5, lr}
   16388:	b	156b4 <fputs@plt+0xc2b0>
   1638c:	movw	r1, #59168	; 0xe720
   16390:	movw	r0, #462	; 0x1ce
   16394:	movt	r1, #1
   16398:	str	r2, [sp, #4]
   1639c:	bl	14028 <fputs@plt+0xac24>
   163a0:	ldr	r2, [sp, #4]
   163a4:	b	1630c <fputs@plt+0xcf08>
   163a8:	movw	ip, #57040	; 0xded0
   163ac:	movt	ip, #2
   163b0:	mov	r1, r2
   163b4:	ldr	r2, [ip]
   163b8:	add	sp, sp, #12
   163bc:	pop	{r4, r5, lr}
   163c0:	b	157c4 <fputs@plt+0xc3c0>
   163c4:	bl	90f8 <abort@plt>
   163c8:	push	{r3, r4, r5, lr}
   163cc:	subs	r4, r1, #0
   163d0:	mov	r5, r0
   163d4:	blt	163ec <fputs@plt+0xcfe8>
   163d8:	cmp	r4, #1000	; 0x3e8
   163dc:	moveq	r3, #0
   163e0:	streq	r3, [r0, #40]	; 0x28
   163e4:	strne	r4, [r5, #40]	; 0x28
   163e8:	pop	{r3, r4, r5, pc}
   163ec:	movw	r1, #59168	; 0xe720
   163f0:	mov	r0, #476	; 0x1dc
   163f4:	movt	r1, #1
   163f8:	bl	14028 <fputs@plt+0xac24>
   163fc:	str	r4, [r5, #40]	; 0x28
   16400:	pop	{r3, r4, r5, pc}
   16404:	ldr	r0, [r0, #40]	; 0x28
   16408:	bx	lr
   1640c:	ldr	r3, [r0, #40]	; 0x28
   16410:	ldr	r0, [r0, #12]
   16414:	cmp	r3, #0
   16418:	bne	16434 <fputs@plt+0xd030>
   1641c:	movw	r3, #57040	; 0xded0
   16420:	movt	r3, #2
   16424:	ldr	r2, [r3]
   16428:	cmp	r1, r2
   1642c:	bxeq	lr
   16430:	b	156b4 <fputs@plt+0xc2b0>
   16434:	movw	r2, #57040	; 0xded0
   16438:	movt	r2, #2
   1643c:	ldr	r2, [r2]
   16440:	b	157c4 <fputs@plt+0xc3c0>
   16444:	push	{r4}		; (str r4, [sp, #-4]!)
   16448:	ldr	r4, [sp, #4]
   1644c:	stm	r0, {r1, r2, r3, r4}
   16450:	pop	{r4}		; (ldr r4, [sp], #4)
   16454:	bx	lr
   16458:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1645c:	mov	r4, r0
   16460:	ldr	r5, [r0, #8]
   16464:	mov	r8, r1
   16468:	mov	r9, r2
   1646c:	mov	r7, r3
   16470:	cmp	r5, #0
   16474:	beq	164d0 <fputs@plt+0xd0cc>
   16478:	ldr	lr, [r8]
   1647c:	movw	r3, #20065	; 0x4e61
   16480:	ldr	r2, [r9]
   16484:	movt	r3, #33354	; 0x824a
   16488:	mov	r0, #16
   1648c:	add	lr, r2, lr, lsl #10
   16490:	smull	r2, r3, r3, lr
   16494:	asr	r2, lr, #31
   16498:	add	r3, r3, lr
   1649c:	rsb	r3, r2, r3, asr #8
   164a0:	rsb	r4, r3, r3, lsl #6
   164a4:	rsb	r3, r3, r4, lsl #3
   164a8:	rsb	lr, r3, lr
   164ac:	eor	r4, lr, lr, asr #31
   164b0:	sub	r4, r4, lr, asr #31
   164b4:	bl	1ad44 <_Znwj@@Base>
   164b8:	ldr	r3, [r5, r4, lsl #2]
   164bc:	stm	r0, {r8, r9}
   164c0:	str	r3, [r0, #12]
   164c4:	str	r7, [r0, #8]
   164c8:	str	r0, [r5, r4, lsl #2]
   164cc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   164d0:	movw	r0, #2012	; 0x7dc
   164d4:	mov	r6, r5
   164d8:	bl	92b4 <_Znaj@plt>
   164dc:	mov	ip, r5
   164e0:	movw	r5, #2012	; 0x7dc
   164e4:	mov	lr, r0
   164e8:	str	r0, [r4, #8]
   164ec:	b	164f4 <fputs@plt+0xd0f0>
   164f0:	ldr	lr, [r4, #8]
   164f4:	str	r6, [lr, ip]
   164f8:	add	ip, ip, #4
   164fc:	cmp	ip, r5
   16500:	bne	164f0 <fputs@plt+0xd0ec>
   16504:	ldr	r5, [r4, #8]
   16508:	b	16478 <fputs@plt+0xd074>
   1650c:	ldr	ip, [r0, #8]
   16510:	push	{r4, r5, r6}
   16514:	cmp	ip, #0
   16518:	beq	165b8 <fputs@plt+0xd1b4>
   1651c:	ldr	r6, [r1]
   16520:	movw	r5, #20065	; 0x4e61
   16524:	ldr	r4, [r2]
   16528:	movt	r5, #33354	; 0x824a
   1652c:	add	r4, r4, r6, lsl #10
   16530:	smull	r6, r5, r5, r4
   16534:	asr	r6, r4, #31
   16538:	add	r5, r5, r4
   1653c:	rsb	r5, r6, r5, asr #8
   16540:	rsb	r6, r5, r5, lsl #6
   16544:	rsb	r5, r5, r6, lsl #3
   16548:	rsb	r4, r5, r4
   1654c:	cmp	r4, #0
   16550:	rsblt	r4, r4, #0
   16554:	ldr	ip, [ip, r4, lsl #2]
   16558:	cmp	ip, #0
   1655c:	bne	16570 <fputs@plt+0xd16c>
   16560:	b	165b8 <fputs@plt+0xd1b4>
   16564:	ldr	ip, [ip, #12]
   16568:	cmp	ip, #0
   1656c:	beq	165b8 <fputs@plt+0xd1b4>
   16570:	ldr	r4, [ip]
   16574:	cmp	r4, r1
   16578:	bne	16564 <fputs@plt+0xd160>
   1657c:	ldr	r4, [ip, #4]
   16580:	cmp	r4, r2
   16584:	bne	16564 <fputs@plt+0xd160>
   16588:	ldr	r2, [r0, #40]	; 0x28
   1658c:	ldr	r0, [ip, #8]
   16590:	cmp	r2, #0
   16594:	bne	165c4 <fputs@plt+0xd1c0>
   16598:	movw	r2, #57040	; 0xded0
   1659c:	movt	r2, #2
   165a0:	ldr	r2, [r2]
   165a4:	cmp	r3, r2
   165a8:	beq	165bc <fputs@plt+0xd1b8>
   165ac:	mov	r1, r3
   165b0:	pop	{r4, r5, r6}
   165b4:	b	156b4 <fputs@plt+0xc2b0>
   165b8:	mov	r0, ip
   165bc:	pop	{r4, r5, r6}
   165c0:	bx	lr
   165c4:	movw	ip, #57040	; 0xded0
   165c8:	movt	ip, #2
   165cc:	mov	r1, r3
   165d0:	mov	r3, r2
   165d4:	pop	{r4, r5, r6}
   165d8:	ldr	r2, [ip]
   165dc:	b	157c4 <fputs@plt+0xc3c0>
   165e0:	ldr	r0, [r0, #4]
   165e4:	and	r0, r1, r0
   165e8:	bx	lr
   165ec:	push	{r3, r4, r5, lr}
   165f0:	mov	r5, r0
   165f4:	ldr	r4, [r1]
   165f8:	cmp	r4, #0
   165fc:	blt	16648 <fputs@plt+0xd244>
   16600:	ldr	r3, [r5, #48]	; 0x30
   16604:	cmp	r4, r3
   16608:	bge	1662c <fputs@plt+0xd228>
   1660c:	ldr	r3, [r5, #44]	; 0x2c
   16610:	ldr	r3, [r3, r4, lsl #2]
   16614:	cmp	r3, #0
   16618:	blt	1662c <fputs@plt+0xd228>
   1661c:	ldr	r2, [r5, #52]	; 0x34
   16620:	add	r3, r3, r3, lsl #3
   16624:	ldrb	r0, [r2, r3, lsl #2]
   16628:	pop	{r3, r4, r5, pc}
   1662c:	movw	r3, #57000	; 0xdea8
   16630:	movt	r3, #2
   16634:	ldr	r3, [r3]
   16638:	cmp	r3, #0
   1663c:	beq	1665c <fputs@plt+0xd258>
   16640:	mov	r0, #0
   16644:	pop	{r3, r4, r5, pc}
   16648:	movw	r1, #59168	; 0xe720
   1664c:	movw	r0, #535	; 0x217
   16650:	movt	r1, #1
   16654:	bl	14028 <fputs@plt+0xac24>
   16658:	b	16600 <fputs@plt+0xd1fc>
   1665c:	bl	90f8 <abort@plt>
   16660:	push	{r4, r5, r6, lr}
   16664:	mov	r5, r1
   16668:	ldr	r4, [r1]
   1666c:	mov	r6, r0
   16670:	cmp	r4, #0
   16674:	blt	166dc <fputs@plt+0xd2d8>
   16678:	ldr	r3, [r6, #48]	; 0x30
   1667c:	cmp	r4, r3
   16680:	bge	166a8 <fputs@plt+0xd2a4>
   16684:	ldr	r3, [r6, #44]	; 0x2c
   16688:	ldr	r3, [r3, r4, lsl #2]
   1668c:	cmp	r3, #0
   16690:	blt	166a8 <fputs@plt+0xd2a4>
   16694:	ldr	r2, [r6, #52]	; 0x34
   16698:	add	r3, r3, r3, lsl #3
   1669c:	add	r3, r2, r3, lsl #2
   166a0:	ldr	r0, [r3, #4]
   166a4:	pop	{r4, r5, r6, pc}
   166a8:	movw	r3, #57000	; 0xdea8
   166ac:	movt	r3, #2
   166b0:	ldr	r3, [r3]
   166b4:	cmp	r3, #0
   166b8:	beq	166f0 <fputs@plt+0xd2ec>
   166bc:	mov	r0, r5
   166c0:	bl	15b50 <fputs@plt+0xc74c>
   166c4:	cmp	r0, #0
   166c8:	popge	{r4, r5, r6, pc}
   166cc:	ldr	r0, [r5, #4]
   166d0:	cmp	r0, #0
   166d4:	blt	166f0 <fputs@plt+0xd2ec>
   166d8:	pop	{r4, r5, r6, pc}
   166dc:	movw	r1, #59168	; 0xe720
   166e0:	movw	r0, #550	; 0x226
   166e4:	movt	r1, #1
   166e8:	bl	14028 <fputs@plt+0xac24>
   166ec:	b	16678 <fputs@plt+0xd274>
   166f0:	bl	90f8 <abort@plt>
   166f4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   166f8:	mov	r8, r1
   166fc:	ldr	r5, [r1]
   16700:	mov	r4, r0
   16704:	mov	r7, r2
   16708:	cmp	r5, #0
   1670c:	blt	168fc <fputs@plt+0xd4f8>
   16710:	ldr	r6, [r4, #40]	; 0x28
   16714:	cmp	r6, #0
   16718:	moveq	r6, r7
   1671c:	beq	16754 <fputs@plt+0xd350>
   16720:	movw	r0, #65035	; 0xfe0b
   16724:	mov	r1, r6
   16728:	movt	r0, #32767	; 0x7fff
   1672c:	bl	935c <__aeabi_idiv@plt>
   16730:	cmp	r7, r0
   16734:	bgt	168b8 <fputs@plt+0xd4b4>
   16738:	mul	r6, r7, r6
   1673c:	movw	r2, #19923	; 0x4dd3
   16740:	movt	r2, #4194	; 0x1062
   16744:	add	r3, r6, #500	; 0x1f4
   16748:	smull	r1, r6, r2, r3
   1674c:	asr	r3, r3, #31
   16750:	rsb	r6, r3, r6, asr #6
   16754:	ldr	r3, [r4, #48]	; 0x30
   16758:	cmp	r5, r3
   1675c:	bge	1683c <fputs@plt+0xd438>
   16760:	ldr	r3, [r4, #44]	; 0x2c
   16764:	ldr	r9, [r3, r5, lsl #2]
   16768:	cmp	r9, #0
   1676c:	blt	1683c <fputs@plt+0xd438>
   16770:	movw	r8, #57040	; 0xded0
   16774:	movt	r8, #2
   16778:	ldr	r3, [r8]
   1677c:	cmp	r6, r3
   16780:	beq	168e8 <fputs@plt+0xd4e4>
   16784:	movw	r3, #57008	; 0xdeb0
   16788:	movt	r3, #2
   1678c:	ldr	r3, [r3]
   16790:	cmp	r3, #0
   16794:	bne	168e8 <fputs@plt+0xd4e4>
   16798:	ldr	r5, [r4, #64]	; 0x40
   1679c:	cmp	r5, #0
   167a0:	beq	16938 <fputs@plt+0xd534>
   167a4:	ldr	r3, [r5, #4]
   167a8:	cmp	r3, r6
   167ac:	bne	167c4 <fputs@plt+0xd3c0>
   167b0:	b	167f4 <fputs@plt+0xd3f0>
   167b4:	ldr	r3, [ip, #4]
   167b8:	cmp	r3, r6
   167bc:	beq	16910 <fputs@plt+0xd50c>
   167c0:	mov	r5, ip
   167c4:	ldr	ip, [r5]
   167c8:	cmp	ip, #0
   167cc:	bne	167b4 <fputs@plt+0xd3b0>
   167d0:	mov	r0, #12
   167d4:	bl	1ad44 <_Znwj@@Base>
   167d8:	mov	r1, r6
   167dc:	ldr	r2, [r4, #60]	; 0x3c
   167e0:	ldr	r3, [r4, #64]	; 0x40
   167e4:	mov	sl, r0
   167e8:	bl	15ebc <fputs@plt+0xcab8>
   167ec:	mov	r5, sl
   167f0:	str	sl, [r4, #64]	; 0x40
   167f4:	ldr	r5, [r5, #8]
   167f8:	ldr	r0, [r5, r9, lsl #2]
   167fc:	cmp	r0, #0
   16800:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   16804:	ldr	r1, [r4, #52]	; 0x34
   16808:	add	r2, r9, r9, lsl #3
   1680c:	ldr	r3, [r4, #40]	; 0x28
   16810:	add	r2, r1, r2, lsl #2
   16814:	cmp	r3, #0
   16818:	ldr	r0, [r2, #8]
   1681c:	bne	16960 <fputs@plt+0xd55c>
   16820:	ldr	r2, [r8]
   16824:	cmp	r7, r2
   16828:	beq	16834 <fputs@plt+0xd430>
   1682c:	mov	r1, r7
   16830:	bl	156b4 <fputs@plt+0xc2b0>
   16834:	str	r0, [r5, r9, lsl #2]
   16838:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1683c:	movw	r3, #57000	; 0xdea8
   16840:	movt	r3, #2
   16844:	ldr	r3, [r3]
   16848:	cmp	r3, #0
   1684c:	beq	16970 <fputs@plt+0xd56c>
   16850:	mov	r1, r8
   16854:	mov	r0, r4
   16858:	bl	16660 <fputs@plt+0xd25c>
   1685c:	bl	938c <wcwidth@plt>
   16860:	movw	r3, #57040	; 0xded0
   16864:	movt	r3, #2
   16868:	ldr	r2, [r3]
   1686c:	cmp	r0, #1
   16870:	addgt	r0, r0, r0, lsl #1
   16874:	movle	r0, #24
   16878:	lslgt	r0, r0, #3
   1687c:	cmp	r6, r2
   16880:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   16884:	movw	r3, #57008	; 0xdeb0
   16888:	movt	r3, #2
   1688c:	ldr	r3, [r3]
   16890:	cmp	r3, #0
   16894:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   16898:	ldr	r3, [r4, #40]	; 0x28
   1689c:	cmp	r3, #0
   168a0:	bne	1692c <fputs@plt+0xd528>
   168a4:	cmp	r7, r2
   168a8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   168ac:	mov	r1, r7
   168b0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   168b4:	b	156b4 <fputs@plt+0xc2b0>
   168b8:	vmov	s9, r6
   168bc:	vldr	d6, [pc, #196]	; 16988 <fputs@plt+0xd584>
   168c0:	vcvt.f64.s32	d7, s9
   168c4:	vmov	s9, r7
   168c8:	vcvt.f64.s32	d5, s9
   168cc:	vmul.f64	d7, d5, d7
   168d0:	vdiv.f64	d7, d7, d6
   168d4:	vmov.f64	d6, #96	; 0x3f000000  0.5
   168d8:	vadd.f64	d7, d7, d6
   168dc:	vcvt.s32.f64	s11, d7
   168e0:	vmov	r6, s11
   168e4:	b	16754 <fputs@plt+0xd350>
   168e8:	ldr	r3, [r4, #52]	; 0x34
   168ec:	add	r9, r9, r9, lsl #3
   168f0:	add	r9, r3, r9, lsl #2
   168f4:	ldr	r0, [r9, #8]
   168f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   168fc:	movw	r1, #59168	; 0xe720
   16900:	movw	r0, #346	; 0x15a
   16904:	movt	r1, #1
   16908:	bl	14028 <fputs@plt+0xac24>
   1690c:	b	16710 <fputs@plt+0xd30c>
   16910:	ldr	r3, [ip]
   16914:	str	r3, [r5]
   16918:	mov	r5, ip
   1691c:	ldr	r3, [r4, #64]	; 0x40
   16920:	str	r3, [ip]
   16924:	str	ip, [r4, #64]	; 0x40
   16928:	b	167f4 <fputs@plt+0xd3f0>
   1692c:	mov	r1, r7
   16930:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   16934:	b	157c4 <fputs@plt+0xc3c0>
   16938:	mov	r0, #12
   1693c:	bl	1ad44 <_Znwj@@Base>
   16940:	mov	r1, r6
   16944:	mov	r3, r5
   16948:	ldr	r2, [r4, #60]	; 0x3c
   1694c:	mov	sl, r0
   16950:	bl	15ebc <fputs@plt+0xcab8>
   16954:	str	sl, [r4, #64]	; 0x40
   16958:	mov	r5, sl
   1695c:	b	167f4 <fputs@plt+0xd3f0>
   16960:	mov	r1, r7
   16964:	ldr	r2, [r8]
   16968:	bl	157c4 <fputs@plt+0xc3c0>
   1696c:	b	16834 <fputs@plt+0xd430>
   16970:	bl	90f8 <abort@plt>
   16974:	mov	r0, sl
   16978:	bl	1ad94 <_ZdlPv@@Base>
   1697c:	bl	91ac <__cxa_end_cleanup@plt>
   16980:	b	16974 <fputs@plt+0xd570>
   16984:	nop	{0}
   16988:	andeq	r0, r0, r0
   1698c:	addmi	r4, pc, r0
   16990:	ldr	r0, [r0, #20]
   16994:	bx	lr
   16998:	ldr	r0, [r0, #24]
   1699c:	bx	lr
   169a0:	push	{r3, r4, r5, lr}
   169a4:	mov	r5, r0
   169a8:	ldr	r4, [r1]
   169ac:	cmp	r4, #0
   169b0:	blt	16a00 <fputs@plt+0xd5fc>
   169b4:	ldr	r3, [r5, #48]	; 0x30
   169b8:	cmp	r4, r3
   169bc:	bge	169e4 <fputs@plt+0xd5e0>
   169c0:	ldr	r3, [r5, #44]	; 0x2c
   169c4:	ldr	r3, [r3, r4, lsl #2]
   169c8:	cmp	r3, #0
   169cc:	blt	169e4 <fputs@plt+0xd5e0>
   169d0:	ldr	r2, [r5, #52]	; 0x34
   169d4:	add	r3, r3, r3, lsl #3
   169d8:	add	r3, r2, r3, lsl #2
   169dc:	ldr	r0, [r3, #32]
   169e0:	pop	{r3, r4, r5, pc}
   169e4:	movw	r3, #57000	; 0xdea8
   169e8:	movt	r3, #2
   169ec:	ldr	r3, [r3]
   169f0:	cmp	r3, #0
   169f4:	beq	16a14 <fputs@plt+0xd610>
   169f8:	mov	r0, #0
   169fc:	pop	{r3, r4, r5, pc}
   16a00:	movw	r1, #59168	; 0xe720
   16a04:	movw	r0, #583	; 0x247
   16a08:	movt	r1, #1
   16a0c:	bl	14028 <fputs@plt+0xac24>
   16a10:	b	169b4 <fputs@plt+0xd5b0>
   16a14:	bl	90f8 <abort@plt>
   16a18:	movw	r3, #56996	; 0xdea4
   16a1c:	movt	r3, #2
   16a20:	ldr	r0, [r3]
   16a24:	bx	lr
   16a28:	push	{r3, r4, r5, r6, r7, lr}
   16a2c:	mov	r5, r0
   16a30:	ldr	r4, [r0, #48]	; 0x30
   16a34:	cmp	r4, #0
   16a38:	bne	16a88 <fputs@plt+0xd684>
   16a3c:	cmp	r1, #127	; 0x7f
   16a40:	bgt	16b04 <fputs@plt+0xd700>
   16a44:	mov	r0, #512	; 0x200
   16a48:	mov	r3, #128	; 0x80
   16a4c:	str	r3, [r5, #48]	; 0x30
   16a50:	bl	92b4 <_Znaj@plt>
   16a54:	ldr	r3, [r5, #48]	; 0x30
   16a58:	cmp	r3, #0
   16a5c:	str	r0, [r5, #44]	; 0x2c
   16a60:	pople	{r3, r4, r5, r6, r7, pc}
   16a64:	sub	r0, r0, #4
   16a68:	mov	r3, #0
   16a6c:	mvn	r1, #0
   16a70:	str	r1, [r0, #4]!
   16a74:	add	r3, r3, #1
   16a78:	ldr	r2, [r5, #48]	; 0x30
   16a7c:	cmp	r2, r3
   16a80:	bgt	16a70 <fputs@plt+0xd66c>
   16a84:	pop	{r3, r4, r5, r6, r7, pc}
   16a88:	lsl	r3, r4, #1
   16a8c:	ldr	r6, [r0, #44]	; 0x2c
   16a90:	cmp	r1, r3
   16a94:	lsl	r7, r4, #2
   16a98:	addge	r3, r1, #10
   16a9c:	str	r3, [r0, #48]	; 0x30
   16aa0:	cmp	r3, #532676608	; 0x1fc00000
   16aa4:	lslls	r0, r3, #2
   16aa8:	mvnhi	r0, #0
   16aac:	bl	92b4 <_Znaj@plt>
   16ab0:	mov	r1, r6
   16ab4:	mov	r2, r7
   16ab8:	str	r0, [r5, #44]	; 0x2c
   16abc:	bl	923c <memcpy@plt>
   16ac0:	ldr	r3, [r5, #48]	; 0x30
   16ac4:	cmp	r4, r3
   16ac8:	bge	16af0 <fputs@plt+0xd6ec>
   16acc:	ldr	r3, [r5, #44]	; 0x2c
   16ad0:	sub	r7, r7, #4
   16ad4:	mvn	ip, #0
   16ad8:	add	r3, r3, r7
   16adc:	str	ip, [r3, #4]!
   16ae0:	add	r4, r4, #1
   16ae4:	ldr	r2, [r5, #48]	; 0x30
   16ae8:	cmp	r2, r4
   16aec:	bgt	16adc <fputs@plt+0xd6d8>
   16af0:	cmp	r6, #0
   16af4:	popeq	{r3, r4, r5, r6, r7, pc}
   16af8:	mov	r0, r6
   16afc:	pop	{r3, r4, r5, r6, r7, lr}
   16b00:	b	9338 <_ZdaPv@plt>
   16b04:	add	r1, r1, #10
   16b08:	str	r1, [r0, #48]	; 0x30
   16b0c:	cmp	r1, #532676608	; 0x1fc00000
   16b10:	lslls	r0, r1, #2
   16b14:	mvnhi	r0, #0
   16b18:	b	16a50 <fputs@plt+0xd64c>
   16b1c:	push	{r4, r5, r6, lr}
   16b20:	mov	r4, r0
   16b24:	ldr	r6, [r0, #52]	; 0x34
   16b28:	cmp	r6, #0
   16b2c:	beq	16b70 <fputs@plt+0xd76c>
   16b30:	ldr	r5, [r0, #60]	; 0x3c
   16b34:	lsl	r0, r5, #1
   16b38:	str	r0, [r4, #60]	; 0x3c
   16b3c:	cmp	r0, #59244544	; 0x3880000
   16b40:	addls	r0, r0, r5, lsl #4
   16b44:	mvnhi	r0, #0
   16b48:	lslls	r0, r0, #2
   16b4c:	bl	92b4 <_Znaj@plt>
   16b50:	add	r2, r5, r5, lsl #3
   16b54:	mov	r1, r6
   16b58:	lsl	r2, r2, #2
   16b5c:	str	r0, [r4, #52]	; 0x34
   16b60:	bl	923c <memcpy@plt>
   16b64:	mov	r0, r6
   16b68:	pop	{r4, r5, r6, lr}
   16b6c:	b	9338 <_ZdaPv@plt>
   16b70:	mov	r3, #16
   16b74:	mov	r0, #576	; 0x240
   16b78:	str	r3, [r4, #60]	; 0x3c
   16b7c:	bl	92b4 <_Znaj@plt>
   16b80:	str	r0, [r4, #52]	; 0x34
   16b84:	pop	{r4, r5, r6, pc}
   16b88:	push	{r3, r4, r5, r6, r7, lr}
   16b8c:	mov	r4, r0
   16b90:	ldr	r0, [r0, #48]	; 0x30
   16b94:	subs	r3, r0, #1
   16b98:	bmi	16bcc <fputs@plt+0xd7c8>
   16b9c:	ldr	r2, [r4, #44]	; 0x2c
   16ba0:	lsl	ip, r3, #2
   16ba4:	ldr	r1, [r2, r3, lsl #2]
   16ba8:	cmp	r1, #0
   16bac:	bge	16bcc <fputs@plt+0xd7c8>
   16bb0:	add	r2, r2, ip
   16bb4:	b	16bc4 <fputs@plt+0xd7c0>
   16bb8:	ldr	r1, [r2, #-4]!
   16bbc:	cmp	r1, #0
   16bc0:	bge	16bcc <fputs@plt+0xd7c8>
   16bc4:	subs	r3, r3, #1
   16bc8:	bcs	16bb8 <fputs@plt+0xd7b4>
   16bcc:	add	r5, r3, #1
   16bd0:	cmp	r0, r5
   16bd4:	ble	16c18 <fputs@plt+0xd814>
   16bd8:	cmp	r5, #532676608	; 0x1fc00000
   16bdc:	ldr	r6, [r4, #44]	; 0x2c
   16be0:	lslls	r0, r5, #2
   16be4:	lslhi	r7, r5, #2
   16be8:	mvnhi	r0, #0
   16bec:	movls	r7, r0
   16bf0:	bl	92b4 <_Znaj@plt>
   16bf4:	mov	r2, r7
   16bf8:	mov	r1, r6
   16bfc:	str	r0, [r4, #44]	; 0x2c
   16c00:	bl	923c <memcpy@plt>
   16c04:	cmp	r6, #0
   16c08:	beq	16c14 <fputs@plt+0xd810>
   16c0c:	mov	r0, r6
   16c10:	bl	9338 <_ZdaPv@plt>
   16c14:	str	r5, [r4, #48]	; 0x30
   16c18:	ldr	r3, [r4, #56]	; 0x38
   16c1c:	ldr	r2, [r4, #60]	; 0x3c
   16c20:	cmp	r3, r2
   16c24:	popge	{r3, r4, r5, r6, r7, pc}
   16c28:	cmp	r3, #59244544	; 0x3880000
   16c2c:	ldr	r5, [r4, #52]	; 0x34
   16c30:	addls	r3, r3, r3, lsl #3
   16c34:	mvnhi	r0, #0
   16c38:	lslls	r0, r3, #2
   16c3c:	bl	92b4 <_Znaj@plt>
   16c40:	ldr	r3, [r4, #56]	; 0x38
   16c44:	mov	r1, r5
   16c48:	add	r2, r3, r3, lsl #3
   16c4c:	lsl	r2, r2, #2
   16c50:	str	r0, [r4, #52]	; 0x34
   16c54:	bl	923c <memcpy@plt>
   16c58:	cmp	r5, #0
   16c5c:	beq	16c68 <fputs@plt+0xd864>
   16c60:	mov	r0, r5
   16c64:	bl	9338 <_ZdaPv@plt>
   16c68:	ldr	r3, [r4, #56]	; 0x38
   16c6c:	str	r3, [r4, #60]	; 0x3c
   16c70:	pop	{r3, r4, r5, r6, r7, pc}
   16c74:	push	{r3, r4, r5, r6, r7, lr}
   16c78:	mov	r5, r0
   16c7c:	ldr	r6, [r1]
   16c80:	mov	r4, r2
   16c84:	cmp	r6, #0
   16c88:	blt	16d48 <fputs@plt+0xd944>
   16c8c:	ldr	r3, [r5, #48]	; 0x30
   16c90:	cmp	r6, r3
   16c94:	bge	16ce8 <fputs@plt+0xd8e4>
   16c98:	ldr	r3, [r5, #56]	; 0x38
   16c9c:	ldr	r2, [r5, #60]	; 0x3c
   16ca0:	add	r1, r3, #1
   16ca4:	cmp	r1, r2
   16ca8:	bge	16d14 <fputs@plt+0xd910>
   16cac:	ldr	r2, [r5, #44]	; 0x2c
   16cb0:	ldr	r7, [r5, #52]	; 0x34
   16cb4:	str	r3, [r2, r6, lsl #2]
   16cb8:	ldr	r6, [r5, #56]	; 0x38
   16cbc:	add	r3, r6, #1
   16cc0:	str	r3, [r5, #56]	; 0x38
   16cc4:	ldm	r4!, {r0, r1, r2, r3}
   16cc8:	add	r6, r6, r6, lsl #3
   16ccc:	add	ip, r7, r6, lsl #2
   16cd0:	stmia	ip!, {r0, r1, r2, r3}
   16cd4:	ldm	r4!, {r0, r1, r2, r3}
   16cd8:	stmia	ip!, {r0, r1, r2, r3}
   16cdc:	ldr	r3, [r4]
   16ce0:	str	r3, [ip]
   16ce4:	pop	{r3, r4, r5, r6, r7, pc}
   16ce8:	mov	r0, r5
   16cec:	mov	r1, r6
   16cf0:	bl	16a28 <fputs@plt+0xd624>
   16cf4:	ldr	r3, [r5, #48]	; 0x30
   16cf8:	cmp	r6, r3
   16cfc:	blt	16c98 <fputs@plt+0xd894>
   16d00:	movw	r1, #59168	; 0xe720
   16d04:	movw	r0, #667	; 0x29b
   16d08:	movt	r1, #1
   16d0c:	bl	14028 <fputs@plt+0xac24>
   16d10:	b	16c98 <fputs@plt+0xd894>
   16d14:	mov	r0, r5
   16d18:	bl	16b1c <fputs@plt+0xd718>
   16d1c:	ldr	r3, [r5, #56]	; 0x38
   16d20:	ldr	r2, [r5, #60]	; 0x3c
   16d24:	add	r1, r3, #1
   16d28:	cmp	r1, r2
   16d2c:	blt	16cac <fputs@plt+0xd8a8>
   16d30:	movw	r1, #59168	; 0xe720
   16d34:	movw	r0, #670	; 0x29e
   16d38:	movt	r1, #1
   16d3c:	bl	14028 <fputs@plt+0xac24>
   16d40:	ldr	r3, [r5, #56]	; 0x38
   16d44:	b	16cac <fputs@plt+0xd8a8>
   16d48:	movw	r1, #59168	; 0xe720
   16d4c:	mov	r0, #664	; 0x298
   16d50:	movt	r1, #1
   16d54:	bl	14028 <fputs@plt+0xac24>
   16d58:	b	16c8c <fputs@plt+0xd888>
   16d5c:	push	{r4, r5, r6, lr}
   16d60:	mov	r5, r0
   16d64:	ldr	r4, [r1]
   16d68:	ldr	r6, [r2]
   16d6c:	cmp	r4, #0
   16d70:	cmpge	r6, #0
   16d74:	blt	16da8 <fputs@plt+0xd9a4>
   16d78:	ldr	r3, [r0, #48]	; 0x30
   16d7c:	cmp	r6, r3
   16d80:	bge	16da8 <fputs@plt+0xd9a4>
   16d84:	cmp	r4, r3
   16d88:	blt	16d98 <fputs@plt+0xd994>
   16d8c:	mov	r0, r5
   16d90:	mov	r1, r4
   16d94:	bl	16a28 <fputs@plt+0xd624>
   16d98:	ldr	r3, [r5, #44]	; 0x2c
   16d9c:	ldr	r2, [r3, r6, lsl #2]
   16da0:	str	r2, [r3, r4, lsl #2]
   16da4:	pop	{r4, r5, r6, pc}
   16da8:	movw	r1, #59168	; 0xe720
   16dac:	movw	r0, #679	; 0x2a7
   16db0:	movt	r1, #1
   16db4:	bl	14028 <fputs@plt+0xac24>
   16db8:	ldr	r3, [r5, #48]	; 0x30
   16dbc:	b	16d84 <fputs@plt+0xd980>
   16dc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16dc4:	sub	sp, sp, #324	; 0x144
   16dc8:	movw	r8, #45416	; 0xb168
   16dcc:	movt	r8, #2
   16dd0:	str	r0, [sp, #24]
   16dd4:	movw	r6, #59256	; 0xe778
   16dd8:	ldr	r0, [r8]
   16ddc:	movt	r6, #2
   16de0:	ldr	r5, [sp, #24]
   16de4:	movw	ip, #54632	; 0xd568
   16de8:	str	r2, [sp, #16]
   16dec:	movt	ip, #2
   16df0:	mov	r2, #1
   16df4:	str	ip, [sp, #8]
   16df8:	str	r1, [sp, #12]
   16dfc:	str	r3, [sp, #20]
   16e00:	str	r2, [sp, #28]
   16e04:	str	r0, [sp, #316]	; 0x13c
   16e08:	ldrb	r3, [r5]
   16e0c:	ldr	ip, [sp, #8]
   16e10:	ldrb	r9, [ip, r3]
   16e14:	cmp	r9, #0
   16e18:	bne	16f3c <fputs@plt+0xdb38>
   16e1c:	movw	r7, #59256	; 0xe778
   16e20:	mov	r4, r9
   16e24:	movt	r7, #2
   16e28:	b	16e3c <fputs@plt+0xda38>
   16e2c:	add	r4, r4, #1
   16e30:	add	r9, r9, #24
   16e34:	cmp	r4, #41	; 0x29
   16e38:	beq	16eb8 <fputs@plt+0xdab4>
   16e3c:	ldr	sl, [r6, r9]
   16e40:	mov	r1, r5
   16e44:	movw	fp, #59256	; 0xe778
   16e48:	movt	fp, #2
   16e4c:	mov	r0, sl
   16e50:	bl	9188 <strcasecmp@plt>
   16e54:	cmp	r0, #0
   16e58:	bne	16e2c <fputs@plt+0xda28>
   16e5c:	ldr	ip, [sp, #16]
   16e60:	cmp	ip, #0
   16e64:	addne	r3, r4, r4, lsl #1
   16e68:	addne	r2, fp, r3, lsl #3
   16e6c:	ldrdne	r2, [r2, #8]
   16e70:	strdne	r2, [ip]
   16e74:	ldr	ip, [sp, #20]
   16e78:	cmp	ip, #0
   16e7c:	addne	r4, r4, r4, lsl #1
   16e80:	addne	r7, r7, r4, lsl #3
   16e84:	ldrdne	r2, [r7, #16]
   16e88:	strdne	r2, [ip]
   16e8c:	ldr	ip, [sp, #12]
   16e90:	cmp	ip, #0
   16e94:	beq	16f34 <fputs@plt+0xdb30>
   16e98:	mov	r0, #1
   16e9c:	str	sl, [ip]
   16ea0:	ldr	r2, [sp, #316]	; 0x13c
   16ea4:	ldr	r3, [r8]
   16ea8:	cmp	r2, r3
   16eac:	bne	16ff8 <fputs@plt+0xdbf4>
   16eb0:	add	sp, sp, #324	; 0x144
   16eb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16eb8:	ldr	r2, [sp, #28]
   16ebc:	cmp	r2, #0
   16ec0:	beq	16f2c <fputs@plt+0xdb28>
   16ec4:	movw	r1, #57408	; 0xe040
   16ec8:	ldr	r0, [sp, #24]
   16ecc:	movt	r1, #1
   16ed0:	bl	91a0 <fopen@plt>
   16ed4:	subs	r4, r0, #0
   16ed8:	beq	16f2c <fputs@plt+0xdb28>
   16edc:	mov	r2, r4
   16ee0:	mov	r1, #254	; 0xfe
   16ee4:	add	r0, sp, #60	; 0x3c
   16ee8:	bl	914c <fgets@plt>
   16eec:	mov	r0, r4
   16ef0:	bl	9140 <fclose@plt>
   16ef4:	add	r0, sp, #60	; 0x3c
   16ef8:	mov	r1, #0
   16efc:	bl	917c <strchr@plt>
   16f00:	ldrb	r3, [r0, #-1]
   16f04:	cmp	r3, #10
   16f08:	addne	r5, sp, #60	; 0x3c
   16f0c:	addeq	r5, sp, #60	; 0x3c
   16f10:	movne	r3, #0
   16f14:	moveq	ip, #0
   16f18:	moveq	r2, #0
   16f1c:	strne	r3, [sp, #28]
   16f20:	strbeq	ip, [r0, #-1]
   16f24:	streq	r2, [sp, #28]
   16f28:	b	16e08 <fputs@plt+0xda04>
   16f2c:	mov	r0, #0
   16f30:	b	16ea0 <fputs@plt+0xda9c>
   16f34:	mov	r0, #1
   16f38:	b	16ea0 <fputs@plt+0xda9c>
   16f3c:	add	r3, sp, #56	; 0x38
   16f40:	mov	r0, r5
   16f44:	str	r3, [sp, #4]
   16f48:	add	r4, sp, #40	; 0x28
   16f4c:	add	r2, sp, #32
   16f50:	str	r4, [sp]
   16f54:	movw	r1, #59216	; 0xe750
   16f58:	add	r3, sp, #52	; 0x34
   16f5c:	movt	r1, #1
   16f60:	bl	9224 <sscanf@plt>
   16f64:	cmp	r0, #4
   16f68:	bne	16f2c <fputs@plt+0xdb28>
   16f6c:	vldr	d7, [sp, #32]
   16f70:	vcmpe.f64	d7, #0.0
   16f74:	vmrs	APSR_nzcv, fpscr
   16f78:	ble	16f2c <fputs@plt+0xdb28>
   16f7c:	vldr	d7, [sp, #40]	; 0x28
   16f80:	vcmpe.f64	d7, #0.0
   16f84:	vmrs	APSR_nzcv, fpscr
   16f88:	ble	16f2c <fputs@plt+0xdb28>
   16f8c:	add	r0, sp, #32
   16f90:	ldrb	r1, [sp, #52]	; 0x34
   16f94:	bl	15d38 <fputs@plt+0xc934>
   16f98:	cmp	r0, #0
   16f9c:	beq	16f2c <fputs@plt+0xdb28>
   16fa0:	mov	r0, r4
   16fa4:	ldrb	r1, [sp, #56]	; 0x38
   16fa8:	bl	15d38 <fputs@plt+0xc934>
   16fac:	cmp	r0, #0
   16fb0:	beq	16f2c <fputs@plt+0xdb28>
   16fb4:	ldr	ip, [sp, #16]
   16fb8:	cmp	ip, #0
   16fbc:	ldrdne	r2, [sp, #32]
   16fc0:	ldrne	ip, [sp, #16]
   16fc4:	strdne	r2, [ip]
   16fc8:	ldr	ip, [sp, #20]
   16fcc:	cmp	ip, #0
   16fd0:	ldrdne	r2, [sp, #40]	; 0x28
   16fd4:	strdne	r2, [ip]
   16fd8:	ldr	ip, [sp, #12]
   16fdc:	cmp	ip, #0
   16fe0:	beq	16f34 <fputs@plt+0xdb30>
   16fe4:	movw	r3, #59240	; 0xe768
   16fe8:	mov	r0, #1
   16fec:	movt	r3, #1
   16ff0:	str	r3, [ip]
   16ff4:	b	16ea0 <fputs@plt+0xda9c>
   16ff8:	bl	92f0 <__stack_chk_fail@plt>
   16ffc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17000:	vpush	{d8-d9}
   17004:	movw	r7, #45416	; 0xb168
   17008:	movt	r7, #2
   1700c:	ldr	r6, [r0, #20]
   17010:	sub	sp, sp, #148	; 0x94
   17014:	mov	r5, r0
   17018:	ldr	r3, [r7]
   1701c:	mov	r4, r1
   17020:	mov	r0, r6
   17024:	movw	r1, #59248	; 0xe770
   17028:	movt	r1, #1
   1702c:	mov	sl, r2
   17030:	str	r3, [sp, #140]	; 0x8c
   17034:	bl	93e0 <strcmp@plt>
   17038:	subs	r8, r0, #0
   1703c:	bne	17074 <fputs@plt+0xdc70>
   17040:	cmp	r4, #0
   17044:	beq	17440 <fputs@plt+0xe03c>
   17048:	mov	r8, #0
   1704c:	mov	r3, #1
   17050:	str	r3, [r4]
   17054:	ldr	r2, [sp, #140]	; 0x8c
   17058:	mov	r0, r8
   1705c:	ldr	r3, [r7]
   17060:	cmp	r2, r3
   17064:	bne	17580 <fputs@plt+0xe17c>
   17068:	add	sp, sp, #148	; 0x94
   1706c:	vpop	{d8-d9}
   17070:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17074:	mov	r0, r6
   17078:	add	r1, sp, #28
   1707c:	bl	188c0 <fputs@plt+0xf4bc>
   17080:	cmp	r0, #0
   17084:	beq	17470 <fputs@plt+0xe06c>
   17088:	ldr	r1, [sp, #28]
   1708c:	mov	r3, #0
   17090:	mov	r2, #1
   17094:	str	r0, [sp, #76]	; 0x4c
   17098:	str	sl, [sp, #96]	; 0x60
   1709c:	vldr	d8, [pc, #956]	; 17460 <fputs@plt+0xe05c>
   170a0:	str	r1, [sp, #80]	; 0x50
   170a4:	vldr	d9, [pc, #956]	; 17468 <fputs@plt+0xe064>
   170a8:	str	r3, [sp, #84]	; 0x54
   170ac:	str	r3, [sp, #88]	; 0x58
   170b0:	str	r3, [sp, #100]	; 0x64
   170b4:	str	r2, [sp, #92]	; 0x5c
   170b8:	b	170e4 <fputs@plt+0xdce0>
   170bc:	movw	r1, #53740	; 0xd1ec
   170c0:	ldr	r0, [sp, #100]	; 0x64
   170c4:	movt	r1, #1
   170c8:	bl	9320 <strtok@plt>
   170cc:	movw	r1, #59288	; 0xe798
   170d0:	movt	r1, #1
   170d4:	mov	r4, r0
   170d8:	bl	93e0 <strcmp@plt>
   170dc:	cmp	r0, #0
   170e0:	bne	17164 <fputs@plt+0xdd60>
   170e4:	add	r0, sp, #76	; 0x4c
   170e8:	bl	15954 <fputs@plt+0xc550>
   170ec:	cmp	r0, #0
   170f0:	bne	170bc <fputs@plt+0xdcb8>
   170f4:	movw	r3, #57000	; 0xdea8
   170f8:	movt	r3, #2
   170fc:	ldr	r3, [r3]
   17100:	cmp	r3, #0
   17104:	beq	17398 <fputs@plt+0xdf94>
   17108:	ldr	r3, [r5, #12]
   1710c:	cmp	r3, #0
   17110:	bne	17154 <fputs@plt+0xdd50>
   17114:	ldr	r3, [r5, #40]	; 0x28
   17118:	movw	r2, #41572	; 0xa264
   1711c:	movt	r2, #2
   17120:	cmp	r3, #0
   17124:	beq	1750c <fputs@plt+0xe108>
   17128:	ldr	r2, [r2]
   1712c:	movw	r0, #57040	; 0xded0
   17130:	movw	r1, #57044	; 0xded4
   17134:	movt	r0, #2
   17138:	movt	r1, #2
   1713c:	mov	ip, #216	; 0xd8
   17140:	ldr	r0, [r0]
   17144:	mul	r2, ip, r2
   17148:	ldr	r1, [r1]
   1714c:	bl	157c4 <fputs@plt+0xc3c0>
   17150:	str	r0, [r5, #12]
   17154:	mov	r8, #1
   17158:	add	r0, sp, #76	; 0x4c
   1715c:	bl	15914 <fputs@plt+0xc510>
   17160:	b	17054 <fputs@plt+0xdc50>
   17164:	movw	r1, #59324	; 0xe7bc
   17168:	mov	r0, r4
   1716c:	movt	r1, #1
   17170:	bl	93e0 <strcmp@plt>
   17174:	subs	r8, r0, #0
   17178:	beq	172c8 <fputs@plt+0xdec4>
   1717c:	movw	r1, #59376	; 0xe7f0
   17180:	mov	r0, r4
   17184:	movt	r1, #1
   17188:	bl	93e0 <strcmp@plt>
   1718c:	subs	r8, r0, #0
   17190:	beq	173f0 <fputs@plt+0xdfec>
   17194:	movw	r1, #59424	; 0xe820
   17198:	mov	r0, r4
   1719c:	movt	r1, #1
   171a0:	bl	93e0 <strcmp@plt>
   171a4:	subs	r8, r0, #0
   171a8:	beq	17274 <fputs@plt+0xde70>
   171ac:	movw	r1, #59480	; 0xe858
   171b0:	mov	r0, r4
   171b4:	movt	r1, #1
   171b8:	bl	93e0 <strcmp@plt>
   171bc:	cmp	r0, #0
   171c0:	beq	173c0 <fputs@plt+0xdfbc>
   171c4:	movw	r1, #59540	; 0xe894
   171c8:	mov	r0, r4
   171cc:	movt	r1, #1
   171d0:	bl	93e0 <strcmp@plt>
   171d4:	cmp	r0, #0
   171d8:	moveq	r3, #1
   171dc:	streq	r3, [r5, #16]
   171e0:	beq	170e4 <fputs@plt+0xdce0>
   171e4:	movw	r1, #59548	; 0xe89c
   171e8:	mov	r0, r4
   171ec:	movt	r1, #1
   171f0:	bl	93e0 <strcmp@plt>
   171f4:	cmp	r0, #0
   171f8:	beq	175c0 <fputs@plt+0xe1bc>
   171fc:	movw	r1, #59560	; 0xe8a8
   17200:	mov	r0, r4
   17204:	movt	r1, #1
   17208:	bl	93e0 <strcmp@plt>
   1720c:	cmp	r0, #0
   17210:	beq	175c0 <fputs@plt+0xe1bc>
   17214:	movw	r1, #61248	; 0xef40
   17218:	mov	r0, #0
   1721c:	movt	r1, #1
   17220:	bl	9320 <strtok@plt>
   17224:	ldr	r3, [r5]
   17228:	ldr	r6, [r3, #8]
   1722c:	bl	154ec <fputs@plt+0xc0e8>
   17230:	ldr	ip, [sp, #84]	; 0x54
   17234:	mov	r1, r4
   17238:	ldr	r3, [sp, #80]	; 0x50
   1723c:	str	ip, [sp]
   17240:	mov	r2, r0
   17244:	mov	r0, r5
   17248:	blx	r6
   1724c:	b	170e4 <fputs@plt+0xdce0>
   17250:	movw	r1, #59444	; 0xe834
   17254:	mov	r0, r4
   17258:	movt	r1, #1
   1725c:	bl	93e0 <strcmp@plt>
   17260:	cmp	r0, #0
   17264:	bne	17370 <fputs@plt+0xdf6c>
   17268:	ldr	r3, [r5, #4]
   1726c:	orr	r3, r3, #8
   17270:	str	r3, [r5, #4]
   17274:	movw	r1, #53740	; 0xd1ec
   17278:	mov	r0, #0
   1727c:	movt	r1, #1
   17280:	bl	9320 <strtok@plt>
   17284:	subs	r4, r0, #0
   17288:	beq	170e4 <fputs@plt+0xdce0>
   1728c:	movw	r1, #53244	; 0xcffc
   17290:	movt	r1, #1
   17294:	bl	93e0 <strcmp@plt>
   17298:	cmp	r0, #0
   1729c:	beq	170e4 <fputs@plt+0xdce0>
   172a0:	movw	r1, #58964	; 0xe654
   172a4:	mov	r0, r4
   172a8:	movt	r1, #1
   172ac:	bl	93e0 <strcmp@plt>
   172b0:	cmp	r0, #0
   172b4:	bne	17324 <fputs@plt+0xdf20>
   172b8:	ldr	r3, [r5, #4]
   172bc:	orr	r3, r3, #1
   172c0:	str	r3, [r5, #4]
   172c4:	b	17274 <fputs@plt+0xde70>
   172c8:	movw	r1, #53740	; 0xd1ec
   172cc:	movt	r1, #1
   172d0:	bl	9320 <strtok@plt>
   172d4:	cmp	r0, #0
   172d8:	beq	172f4 <fputs@plt+0xdef0>
   172dc:	movw	r1, #53704	; 0xd1c8
   172e0:	add	r2, sp, #104	; 0x68
   172e4:	movt	r1, #1
   172e8:	bl	9224 <sscanf@plt>
   172ec:	cmp	r0, #1
   172f0:	beq	173ac <fputs@plt+0xdfa8>
   172f4:	ldr	r3, [sp, #96]	; 0x60
   172f8:	cmp	r3, #0
   172fc:	bne	17158 <fputs@plt+0xdd54>
   17300:	movw	r2, #56944	; 0xde70
   17304:	movt	r2, #2
   17308:	movw	r1, #59336	; 0xe7c8
   1730c:	str	r2, [sp]
   17310:	movt	r1, #1
   17314:	mov	r3, r2
   17318:	add	r0, sp, #76	; 0x4c
   1731c:	bl	158b0 <fputs@plt+0xc4ac>
   17320:	b	17158 <fputs@plt+0xdd54>
   17324:	movw	r1, #59436	; 0xe82c
   17328:	mov	r0, r4
   1732c:	movt	r1, #1
   17330:	bl	93e0 <strcmp@plt>
   17334:	cmp	r0, #0
   17338:	ldreq	r3, [r5, #4]
   1733c:	orreq	r3, r3, #2
   17340:	streq	r3, [r5, #4]
   17344:	beq	17274 <fputs@plt+0xde70>
   17348:	movw	r1, #59440	; 0xe830
   1734c:	mov	r0, r4
   17350:	movt	r1, #1
   17354:	bl	93e0 <strcmp@plt>
   17358:	cmp	r0, #0
   1735c:	bne	17250 <fputs@plt+0xde4c>
   17360:	ldr	r3, [r5, #4]
   17364:	orr	r3, r3, #4
   17368:	str	r3, [r5, #4]
   1736c:	b	17274 <fputs@plt+0xde70>
   17370:	movw	r1, #59448	; 0xe838
   17374:	mov	r0, r4
   17378:	movt	r1, #1
   1737c:	bl	93e0 <strcmp@plt>
   17380:	cmp	r0, #0
   17384:	bne	17540 <fputs@plt+0xe13c>
   17388:	ldr	r3, [r5, #4]
   1738c:	orr	r3, r3, #16
   17390:	str	r3, [r5, #4]
   17394:	b	17274 <fputs@plt+0xde70>
   17398:	ldr	r3, [sp, #96]	; 0x60
   1739c:	cmp	r3, #0
   173a0:	beq	174e8 <fputs@plt+0xe0e4>
   173a4:	mov	r8, #0
   173a8:	b	17158 <fputs@plt+0xdd54>
   173ac:	ldr	r3, [sp, #104]	; 0x68
   173b0:	cmp	r3, #0
   173b4:	ble	172f4 <fputs@plt+0xdef0>
   173b8:	str	r3, [r5, #12]
   173bc:	b	170e4 <fputs@plt+0xdce0>
   173c0:	movw	r1, #53740	; 0xd1ec
   173c4:	movt	r1, #1
   173c8:	bl	9320 <strtok@plt>
   173cc:	subs	r4, r0, #0
   173d0:	beq	17584 <fputs@plt+0xe180>
   173d4:	bl	9218 <strlen@plt>
   173d8:	add	r0, r0, #1
   173dc:	bl	92b4 <_Znaj@plt>
   173e0:	str	r0, [r5, #24]
   173e4:	mov	r1, r4
   173e8:	bl	9260 <strcpy@plt>
   173ec:	b	170e4 <fputs@plt+0xdce0>
   173f0:	movw	r1, #53740	; 0xd1ec
   173f4:	movt	r1, #1
   173f8:	bl	9320 <strtok@plt>
   173fc:	subs	r4, r0, #0
   17400:	beq	174a8 <fputs@plt+0xe0a4>
   17404:	movw	r1, #59384	; 0xe7f8
   17408:	add	r2, sp, #56	; 0x38
   1740c:	movt	r1, #1
   17410:	bl	9224 <sscanf@plt>
   17414:	cmp	r0, #1
   17418:	bne	174a8 <fputs@plt+0xe0a4>
   1741c:	vldr	d7, [sp, #56]	; 0x38
   17420:	vcmpe.f64	d7, d8
   17424:	vmrs	APSR_nzcv, fpscr
   17428:	bge	174a8 <fputs@plt+0xe0a4>
   1742c:	vcmpe.f64	d7, d9
   17430:	vmrs	APSR_nzcv, fpscr
   17434:	bls	174a8 <fputs@plt+0xe0a4>
   17438:	vstr	d7, [r5, #32]
   1743c:	b	170e4 <fputs@plt+0xdce0>
   17440:	movw	r1, #56944	; 0xde70
   17444:	movt	r1, #2
   17448:	movw	r0, #59256	; 0xe778
   1744c:	movt	r0, #1
   17450:	mov	r2, r1
   17454:	mov	r3, r1
   17458:	bl	15398 <fputs@plt+0xbf94>
   1745c:	b	17054 <fputs@plt+0xdc50>
   17460:	andeq	r0, r0, r0
   17464:	subsmi	r8, r6, r0
   17468:	andeq	r0, r0, r0
   1746c:	subsgt	r8, r6, r0
   17470:	cmp	r4, #0
   17474:	bne	17048 <fputs@plt+0xdc44>
   17478:	ldr	r1, [r5, #20]
   1747c:	add	r0, sp, #104	; 0x68
   17480:	bl	14ef4 <fputs@plt+0xbaf0>
   17484:	movw	r2, #56944	; 0xde70
   17488:	movt	r2, #2
   1748c:	add	r1, sp, #104	; 0x68
   17490:	movw	r0, #59296	; 0xe7a0
   17494:	movt	r0, #1
   17498:	mov	r3, r2
   1749c:	mov	r8, r4
   174a0:	bl	15398 <fputs@plt+0xbf94>
   174a4:	b	17054 <fputs@plt+0xdc50>
   174a8:	add	r5, sp, #104	; 0x68
   174ac:	mov	r1, r4
   174b0:	mov	r0, r5
   174b4:	bl	14ef4 <fputs@plt+0xbaf0>
   174b8:	ldr	r3, [sp, #96]	; 0x60
   174bc:	cmp	r3, #0
   174c0:	bne	17158 <fputs@plt+0xdd54>
   174c4:	movw	r3, #56944	; 0xde70
   174c8:	movw	r1, #59388	; 0xe7fc
   174cc:	movt	r3, #2
   174d0:	mov	r2, r5
   174d4:	str	r3, [sp]
   174d8:	add	r0, sp, #76	; 0x4c
   174dc:	movt	r1, #1
   174e0:	bl	158b0 <fputs@plt+0xc4ac>
   174e4:	b	17158 <fputs@plt+0xdd54>
   174e8:	movw	r2, #56944	; 0xde70
   174ec:	movt	r2, #2
   174f0:	movw	r1, #59568	; 0xe8b0
   174f4:	str	r2, [sp]
   174f8:	movt	r1, #1
   174fc:	mov	r3, r2
   17500:	add	r0, sp, #76	; 0x4c
   17504:	bl	158b0 <fputs@plt+0xc4ac>
   17508:	b	173a4 <fputs@plt+0xdfa0>
   1750c:	ldr	r2, [r2]
   17510:	movw	r1, #57040	; 0xded0
   17514:	movw	r3, #57044	; 0xded4
   17518:	movt	r1, #2
   1751c:	movt	r3, #2
   17520:	mov	ip, #216	; 0xd8
   17524:	ldr	r0, [r1]
   17528:	mul	r2, ip, r2
   1752c:	ldr	r1, [r3]
   17530:	bl	156b4 <fputs@plt+0xc2b0>
   17534:	mov	r8, #1
   17538:	str	r0, [r5, #12]
   1753c:	b	17158 <fputs@plt+0xdd54>
   17540:	add	r5, sp, #104	; 0x68
   17544:	mov	r1, r4
   17548:	mov	r0, r5
   1754c:	bl	14ef4 <fputs@plt+0xbaf0>
   17550:	ldr	r3, [sp, #96]	; 0x60
   17554:	cmp	r3, #0
   17558:	bne	17158 <fputs@plt+0xdd54>
   1755c:	movw	r3, #56944	; 0xde70
   17560:	movw	r1, #59452	; 0xe83c
   17564:	movt	r3, #2
   17568:	mov	r2, r5
   1756c:	str	r3, [sp]
   17570:	add	r0, sp, #76	; 0x4c
   17574:	movt	r1, #1
   17578:	bl	158b0 <fputs@plt+0xc4ac>
   1757c:	b	17158 <fputs@plt+0xdd54>
   17580:	bl	92f0 <__stack_chk_fail@plt>
   17584:	ldr	r3, [sp, #96]	; 0x60
   17588:	cmp	r3, #0
   1758c:	bne	173a4 <fputs@plt+0xdfa0>
   17590:	movw	r2, #56944	; 0xde70
   17594:	movt	r2, #2
   17598:	movw	r1, #59496	; 0xe868
   1759c:	str	r2, [sp]
   175a0:	movt	r1, #1
   175a4:	mov	r3, r2
   175a8:	add	r0, sp, #76	; 0x4c
   175ac:	bl	158b0 <fputs@plt+0xc4ac>
   175b0:	b	173a4 <fputs@plt+0xdfa0>
   175b4:	add	r0, sp, #76	; 0x4c
   175b8:	bl	15914 <fputs@plt+0xc510>
   175bc:	bl	91ac <__cxa_end_cleanup@plt>
   175c0:	cmp	r4, #0
   175c4:	beq	170f4 <fputs@plt+0xdcf0>
   175c8:	movw	fp, #57000	; 0xdea8
   175cc:	movt	fp, #2
   175d0:	mov	r3, #0
   175d4:	str	r3, [sp, #20]
   175d8:	str	r3, [sp, #92]	; 0x5c
   175dc:	movw	r1, #59548	; 0xe89c
   175e0:	mov	r0, r4
   175e4:	movt	r1, #1
   175e8:	bl	93e0 <strcmp@plt>
   175ec:	subs	r8, r0, #0
   175f0:	bne	17698 <fputs@plt+0xe294>
   175f4:	cmp	sl, #0
   175f8:	bne	17154 <fputs@plt+0xdd50>
   175fc:	add	r0, sp, #76	; 0x4c
   17600:	bl	15954 <fputs@plt+0xc550>
   17604:	cmp	r0, #0
   17608:	beq	17704 <fputs@plt+0xe300>
   1760c:	movw	r1, #53740	; 0xd1ec
   17610:	ldr	r0, [sp, #100]	; 0x64
   17614:	movt	r1, #1
   17618:	bl	9320 <strtok@plt>
   1761c:	subs	r4, r0, #0
   17620:	beq	175fc <fputs@plt+0xe1f8>
   17624:	movw	r1, #53740	; 0xd1ec
   17628:	mov	r0, #0
   1762c:	movt	r1, #1
   17630:	bl	9320 <strtok@plt>
   17634:	subs	r6, r0, #0
   17638:	beq	176fc <fputs@plt+0xe2f8>
   1763c:	movw	r1, #53740	; 0xd1ec
   17640:	mov	r0, #0
   17644:	movt	r1, #1
   17648:	bl	9320 <strtok@plt>
   1764c:	subs	r9, r0, #0
   17650:	beq	178fc <fputs@plt+0xe4f8>
   17654:	movw	r1, #53704	; 0xd1c8
   17658:	add	r2, sp, #56	; 0x38
   1765c:	movt	r1, #1
   17660:	bl	9224 <sscanf@plt>
   17664:	cmp	r0, #1
   17668:	bne	1792c <fputs@plt+0xe528>
   1766c:	mov	r0, r4
   17670:	bl	1abe8 <fputs@plt+0x117e4>
   17674:	mov	r4, r0
   17678:	mov	r0, r6
   1767c:	bl	1abe8 <fputs@plt+0x117e4>
   17680:	mov	r2, r0
   17684:	mov	r1, r4
   17688:	mov	r0, r5
   1768c:	ldr	r3, [sp, #56]	; 0x38
   17690:	bl	16458 <fputs@plt+0xd054>
   17694:	b	175fc <fputs@plt+0xe1f8>
   17698:	movw	r1, #59560	; 0xe8a8
   1769c:	mov	r0, r4
   176a0:	movt	r1, #1
   176a4:	bl	93e0 <strcmp@plt>
   176a8:	subs	r8, r0, #0
   176ac:	bne	179dc <fputs@plt+0xe5d8>
   176b0:	cmp	sl, #0
   176b4:	bne	17154 <fputs@plt+0xdd50>
   176b8:	mov	r6, sl
   176bc:	b	176d8 <fputs@plt+0xe2d4>
   176c0:	movw	r1, #53740	; 0xd1ec
   176c4:	ldr	r0, [sp, #100]	; 0x64
   176c8:	movt	r1, #1
   176cc:	bl	9320 <strtok@plt>
   176d0:	subs	r4, r0, #0
   176d4:	bne	17754 <fputs@plt+0xe350>
   176d8:	add	r0, sp, #76	; 0x4c
   176dc:	bl	15954 <fputs@plt+0xc550>
   176e0:	cmp	r0, #0
   176e4:	bne	176c0 <fputs@plt+0xe2bc>
   176e8:	mov	r4, r0
   176ec:	cmp	r6, #0
   176f0:	beq	17a1c <fputs@plt+0xe618>
   176f4:	mov	r2, #1
   176f8:	str	r2, [sp, #20]
   176fc:	cmp	r4, #0
   17700:	bne	175dc <fputs@plt+0xe1d8>
   17704:	mov	r0, r5
   17708:	bl	16b88 <fputs@plt+0xd784>
   1770c:	movw	r3, #57000	; 0xdea8
   17710:	movt	r3, #2
   17714:	ldr	r2, [sp, #20]
   17718:	ldr	r3, [r3]
   1771c:	orrs	r2, r2, r3
   17720:	bne	17108 <fputs@plt+0xdd04>
   17724:	ldr	r3, [sp, #96]	; 0x60
   17728:	cmp	r3, #0
   1772c:	bne	173a4 <fputs@plt+0xdfa0>
   17730:	movw	r2, #56944	; 0xde70
   17734:	movt	r2, #2
   17738:	movw	r1, #60024	; 0xea78
   1773c:	str	r2, [sp]
   17740:	movt	r1, #1
   17744:	mov	r3, r2
   17748:	add	r0, sp, #76	; 0x4c
   1774c:	bl	158b0 <fputs@plt+0xc4ac>
   17750:	b	173a4 <fputs@plt+0xdfa0>
   17754:	movw	r1, #53740	; 0xd1ec
   17758:	mov	r0, #0
   1775c:	movt	r1, #1
   17760:	bl	9320 <strtok@plt>
   17764:	subs	r3, r0, #0
   17768:	beq	176ec <fputs@plt+0xe2e8>
   1776c:	ldrb	r3, [r3]
   17770:	cmp	r3, #34	; 0x22
   17774:	bne	177b4 <fputs@plt+0xe3b0>
   17778:	cmp	r6, #0
   1777c:	beq	17a7c <fputs@plt+0xe678>
   17780:	movw	r1, #59672	; 0xe918
   17784:	mov	r0, r4
   17788:	movt	r1, #1
   1778c:	bl	93e0 <strcmp@plt>
   17790:	cmp	r0, #0
   17794:	beq	17a4c <fputs@plt+0xe648>
   17798:	mov	r0, r4
   1779c:	bl	1abe8 <fputs@plt+0x117e4>
   177a0:	mov	r1, r0
   177a4:	mov	r2, r6
   177a8:	mov	r0, r5
   177ac:	bl	16d5c <fputs@plt+0xd958>
   177b0:	b	176d8 <fputs@plt+0xe2d4>
   177b4:	add	r2, sp, #120	; 0x78
   177b8:	add	r3, sp, #128	; 0x80
   177bc:	str	r2, [sp]
   177c0:	movw	r1, #59716	; 0xe944
   177c4:	add	r2, sp, #124	; 0x7c
   177c8:	str	r3, [sp, #4]
   177cc:	str	r2, [sp, #8]
   177d0:	add	r3, sp, #132	; 0x84
   177d4:	movt	r1, #1
   177d8:	str	r3, [sp, #12]
   177dc:	add	r2, sp, #112	; 0x70
   177e0:	add	r3, sp, #116	; 0x74
   177e4:	mov	r6, #0
   177e8:	str	r6, [sp, #116]	; 0x74
   177ec:	str	r6, [sp, #120]	; 0x78
   177f0:	str	r6, [sp, #124]	; 0x7c
   177f4:	str	r6, [sp, #128]	; 0x80
   177f8:	str	r6, [sp, #132]	; 0x84
   177fc:	bl	9224 <sscanf@plt>
   17800:	cmp	r0, r6
   17804:	ble	17bac <fputs@plt+0xe7a8>
   17808:	movw	r1, #53740	; 0xd1ec
   1780c:	mov	r0, r6
   17810:	movt	r1, #1
   17814:	bl	9320 <strtok@plt>
   17818:	cmp	r0, #0
   1781c:	beq	17b6c <fputs@plt+0xe768>
   17820:	movw	r1, #53704	; 0xd1c8
   17824:	add	r2, sp, #32
   17828:	movt	r1, #1
   1782c:	bl	9224 <sscanf@plt>
   17830:	cmp	r0, #1
   17834:	bne	17b2c <fputs@plt+0xe728>
   17838:	ldr	ip, [sp, #32]
   1783c:	cmp	ip, #255	; 0xff
   17840:	bhi	17aec <fputs@plt+0xe6e8>
   17844:	movw	r1, #53740	; 0xd1ec
   17848:	mov	r0, r6
   1784c:	movt	r1, #1
   17850:	strb	ip, [sp, #104]	; 0x68
   17854:	bl	9320 <strtok@plt>
   17858:	subs	r9, r0, #0
   1785c:	beq	17aac <fputs@plt+0xe6a8>
   17860:	mov	r2, r6
   17864:	add	r1, sp, #36	; 0x24
   17868:	bl	9254 <strtol@plt>
   1786c:	cmp	r0, #0
   17870:	str	r0, [sp, #108]	; 0x6c
   17874:	bne	17884 <fputs@plt+0xe480>
   17878:	ldr	r3, [sp, #36]	; 0x24
   1787c:	cmp	r3, r9
   17880:	beq	17bec <fputs@plt+0xe7e8>
   17884:	ldr	r3, [fp]
   17888:	cmp	r3, #0
   1788c:	bne	179a4 <fputs@plt+0xe5a0>
   17890:	movw	r1, #53740	; 0xd1ec
   17894:	mov	r0, #0
   17898:	movt	r1, #1
   1789c:	bl	9320 <strtok@plt>
   178a0:	subs	r6, r0, #0
   178a4:	beq	178bc <fputs@plt+0xe4b8>
   178a8:	movw	r1, #59912	; 0xea08
   178ac:	movt	r1, #1
   178b0:	bl	93e0 <strcmp@plt>
   178b4:	cmp	r0, #0
   178b8:	bne	179bc <fputs@plt+0xe5b8>
   178bc:	mov	r3, #0
   178c0:	str	r3, [sp, #136]	; 0x88
   178c4:	movw	r1, #59672	; 0xe918
   178c8:	mov	r0, r4
   178cc:	movt	r1, #1
   178d0:	bl	93e0 <strcmp@plt>
   178d4:	cmp	r0, #0
   178d8:	bne	1796c <fputs@plt+0xe568>
   178dc:	ldr	r0, [sp, #108]	; 0x6c
   178e0:	bl	1ab30 <fputs@plt+0x1172c>
   178e4:	mov	r6, r0
   178e8:	add	r2, sp, #104	; 0x68
   178ec:	mov	r0, r5
   178f0:	mov	r1, r6
   178f4:	bl	16c74 <fputs@plt+0xd870>
   178f8:	b	176d8 <fputs@plt+0xe2d4>
   178fc:	ldr	r3, [sp, #96]	; 0x60
   17900:	cmp	r3, #0
   17904:	bne	17158 <fputs@plt+0xdd54>
   17908:	movw	r2, #56944	; 0xde70
   1790c:	movt	r2, #2
   17910:	movw	r1, #59592	; 0xe8c8
   17914:	str	r2, [sp]
   17918:	movt	r1, #1
   1791c:	mov	r3, r2
   17920:	add	r0, sp, #76	; 0x4c
   17924:	bl	158b0 <fputs@plt+0xc4ac>
   17928:	b	17158 <fputs@plt+0xdd54>
   1792c:	add	r5, sp, #104	; 0x68
   17930:	mov	r1, r9
   17934:	mov	r0, r5
   17938:	bl	14ef4 <fputs@plt+0xbaf0>
   1793c:	ldr	r3, [sp, #96]	; 0x60
   17940:	cmp	r3, #0
   17944:	bne	17158 <fputs@plt+0xdd54>
   17948:	movw	r3, #56944	; 0xde70
   1794c:	movw	r1, #59612	; 0xe8dc
   17950:	movt	r3, #2
   17954:	mov	r2, r5
   17958:	str	r3, [sp]
   1795c:	add	r0, sp, #76	; 0x4c
   17960:	movt	r1, #1
   17964:	bl	158b0 <fputs@plt+0xc4ac>
   17968:	b	17158 <fputs@plt+0xdd54>
   1796c:	mov	r0, r4
   17970:	bl	1abe8 <fputs@plt+0x117e4>
   17974:	mov	r6, r0
   17978:	add	r2, sp, #104	; 0x68
   1797c:	mov	r0, r5
   17980:	mov	r1, r6
   17984:	bl	16c74 <fputs@plt+0xd870>
   17988:	ldr	r0, [sp, #108]	; 0x6c
   1798c:	bl	1ab30 <fputs@plt+0x1172c>
   17990:	mov	r1, r0
   17994:	mov	r2, r6
   17998:	mov	r0, r5
   1799c:	bl	16d5c <fputs@plt+0xd958>
   179a0:	b	176d8 <fputs@plt+0xe2d4>
   179a4:	bl	938c <wcwidth@plt>
   179a8:	cmp	r0, #1
   179ac:	ldrgt	r3, [sp, #112]	; 0x70
   179b0:	mulgt	r0, r0, r3
   179b4:	strgt	r0, [sp, #112]	; 0x70
   179b8:	b	17890 <fputs@plt+0xe48c>
   179bc:	mov	r0, r6
   179c0:	bl	9218 <strlen@plt>
   179c4:	add	r0, r0, #1
   179c8:	bl	92b4 <_Znaj@plt>
   179cc:	mov	r1, r6
   179d0:	bl	9260 <strcpy@plt>
   179d4:	str	r0, [sp, #136]	; 0x88
   179d8:	b	178c4 <fputs@plt+0xe4c0>
   179dc:	add	r5, sp, #104	; 0x68
   179e0:	mov	r1, r4
   179e4:	mov	r0, r5
   179e8:	bl	14ef4 <fputs@plt+0xbaf0>
   179ec:	ldr	r3, [sp, #96]	; 0x60
   179f0:	cmp	r3, #0
   179f4:	bne	173a4 <fputs@plt+0xdfa0>
   179f8:	movw	r3, #56944	; 0xde70
   179fc:	movw	r1, #59956	; 0xea34
   17a00:	movt	r3, #2
   17a04:	mov	r2, r5
   17a08:	str	r3, [sp]
   17a0c:	add	r0, sp, #76	; 0x4c
   17a10:	movt	r1, #1
   17a14:	bl	158b0 <fputs@plt+0xc4ac>
   17a18:	b	173a4 <fputs@plt+0xdfa0>
   17a1c:	ldr	r3, [sp, #96]	; 0x60
   17a20:	cmp	r3, #0
   17a24:	bne	173a4 <fputs@plt+0xdfa0>
   17a28:	movw	r2, #56944	; 0xde70
   17a2c:	movt	r2, #2
   17a30:	movw	r1, #59916	; 0xea0c
   17a34:	str	r2, [sp]
   17a38:	movt	r1, #1
   17a3c:	mov	r3, r2
   17a40:	add	r0, sp, #76	; 0x4c
   17a44:	bl	158b0 <fputs@plt+0xc4ac>
   17a48:	b	173a4 <fputs@plt+0xdfa0>
   17a4c:	ldr	r3, [sp, #96]	; 0x60
   17a50:	cmp	r3, #0
   17a54:	bne	173a4 <fputs@plt+0xdfa0>
   17a58:	movw	r2, #56944	; 0xde70
   17a5c:	movt	r2, #2
   17a60:	movw	r1, #59676	; 0xe91c
   17a64:	str	r2, [sp]
   17a68:	movt	r1, #1
   17a6c:	mov	r3, r2
   17a70:	add	r0, sp, #76	; 0x4c
   17a74:	bl	158b0 <fputs@plt+0xc4ac>
   17a78:	b	173a4 <fputs@plt+0xdfa0>
   17a7c:	ldr	r3, [sp, #96]	; 0x60
   17a80:	cmp	r3, #0
   17a84:	bne	173a4 <fputs@plt+0xdfa0>
   17a88:	movw	r2, #56944	; 0xde70
   17a8c:	movt	r2, #2
   17a90:	movw	r1, #59636	; 0xe8f4
   17a94:	str	r2, [sp]
   17a98:	movt	r1, #1
   17a9c:	mov	r3, r2
   17aa0:	add	r0, sp, #76	; 0x4c
   17aa4:	bl	158b0 <fputs@plt+0xc4ac>
   17aa8:	b	173a4 <fputs@plt+0xdfa0>
   17aac:	add	r5, sp, #56	; 0x38
   17ab0:	mov	r1, r4
   17ab4:	mov	r0, r5
   17ab8:	bl	14ef4 <fputs@plt+0xbaf0>
   17abc:	ldr	r3, [sp, #96]	; 0x60
   17ac0:	cmp	r3, #0
   17ac4:	bne	17158 <fputs@plt+0xdd54>
   17ac8:	movw	r3, #56944	; 0xde70
   17acc:	movw	r1, #59852	; 0xe9cc
   17ad0:	movt	r3, #2
   17ad4:	mov	r2, r5
   17ad8:	str	r3, [sp]
   17adc:	add	r0, sp, #76	; 0x4c
   17ae0:	movt	r1, #1
   17ae4:	bl	158b0 <fputs@plt+0xc4ac>
   17ae8:	b	17158 <fputs@plt+0xdd54>
   17aec:	add	r5, sp, #56	; 0x38
   17af0:	mov	r1, ip
   17af4:	mov	r0, r5
   17af8:	bl	14f20 <fputs@plt+0xbb1c>
   17afc:	ldr	r3, [sp, #96]	; 0x60
   17b00:	cmp	r3, #0
   17b04:	bne	17158 <fputs@plt+0xdd54>
   17b08:	movw	r3, #56944	; 0xde70
   17b0c:	movw	r1, #59816	; 0xe9a8
   17b10:	movt	r3, #2
   17b14:	mov	r2, r5
   17b18:	str	r3, [sp]
   17b1c:	add	r0, sp, #76	; 0x4c
   17b20:	movt	r1, #1
   17b24:	bl	158b0 <fputs@plt+0xc4ac>
   17b28:	b	17158 <fputs@plt+0xdd54>
   17b2c:	add	r5, sp, #56	; 0x38
   17b30:	mov	r1, r4
   17b34:	mov	r0, r5
   17b38:	bl	14ef4 <fputs@plt+0xbaf0>
   17b3c:	ldr	r3, [sp, #96]	; 0x60
   17b40:	cmp	r3, #0
   17b44:	bne	17158 <fputs@plt+0xdd54>
   17b48:	movw	r3, #56944	; 0xde70
   17b4c:	movw	r1, #59788	; 0xe98c
   17b50:	movt	r3, #2
   17b54:	mov	r2, r5
   17b58:	str	r3, [sp]
   17b5c:	add	r0, sp, #76	; 0x4c
   17b60:	movt	r1, #1
   17b64:	bl	158b0 <fputs@plt+0xc4ac>
   17b68:	b	17158 <fputs@plt+0xdd54>
   17b6c:	add	r5, sp, #56	; 0x38
   17b70:	mov	r1, r4
   17b74:	mov	r0, r5
   17b78:	bl	14ef4 <fputs@plt+0xbaf0>
   17b7c:	ldr	r3, [sp, #96]	; 0x60
   17b80:	cmp	r3, #0
   17b84:	bne	17158 <fputs@plt+0xdd54>
   17b88:	movw	r3, #56944	; 0xde70
   17b8c:	movw	r1, #59756	; 0xe96c
   17b90:	movt	r3, #2
   17b94:	mov	r2, r5
   17b98:	str	r3, [sp]
   17b9c:	add	r0, sp, #76	; 0x4c
   17ba0:	movt	r1, #1
   17ba4:	bl	158b0 <fputs@plt+0xc4ac>
   17ba8:	b	17158 <fputs@plt+0xdd54>
   17bac:	add	r5, sp, #56	; 0x38
   17bb0:	mov	r1, r4
   17bb4:	mov	r0, r5
   17bb8:	bl	14ef4 <fputs@plt+0xbaf0>
   17bbc:	ldr	r3, [sp, #96]	; 0x60
   17bc0:	cmp	r3, r6
   17bc4:	bne	17158 <fputs@plt+0xdd54>
   17bc8:	movw	r3, #56944	; 0xde70
   17bcc:	movw	r1, #59736	; 0xe958
   17bd0:	movt	r3, #2
   17bd4:	mov	r2, r5
   17bd8:	str	r3, [sp]
   17bdc:	add	r0, sp, #76	; 0x4c
   17be0:	movt	r1, #1
   17be4:	bl	158b0 <fputs@plt+0xc4ac>
   17be8:	b	17158 <fputs@plt+0xdd54>
   17bec:	mov	r1, r9
   17bf0:	add	r0, sp, #40	; 0x28
   17bf4:	bl	14ef4 <fputs@plt+0xbaf0>
   17bf8:	add	r5, sp, #56	; 0x38
   17bfc:	mov	r1, r4
   17c00:	mov	r0, r5
   17c04:	bl	14ef4 <fputs@plt+0xbaf0>
   17c08:	ldr	r3, [sp, #96]	; 0x60
   17c0c:	cmp	r3, #0
   17c10:	bne	17158 <fputs@plt+0xdd54>
   17c14:	movw	r0, #56944	; 0xde70
   17c18:	movw	r1, #59876	; 0xe9e4
   17c1c:	movt	r0, #2
   17c20:	add	r2, sp, #40	; 0x28
   17c24:	str	r0, [sp]
   17c28:	mov	r3, r5
   17c2c:	movt	r1, #1
   17c30:	add	r0, sp, #76	; 0x4c
   17c34:	bl	158b0 <fputs@plt+0xc4ac>
   17c38:	b	17158 <fputs@plt+0xdd54>
   17c3c:	b	175b4 <fputs@plt+0xe1b0>
   17c40:	b	175b4 <fputs@plt+0xe1b0>
   17c44:	b	175b4 <fputs@plt+0xe1b0>
   17c48:	b	175b4 <fputs@plt+0xe1b0>
   17c4c:	push	{r3, r4, r5, r6, r7, lr}
   17c50:	mov	r7, r0
   17c54:	mov	r0, #72	; 0x48
   17c58:	mov	r6, r1
   17c5c:	mov	r5, r2
   17c60:	bl	1ad44 <_Znwj@@Base>
   17c64:	mov	r1, r7
   17c68:	mov	r4, r0
   17c6c:	bl	15cc0 <fputs@plt+0xc8bc>
   17c70:	mov	r2, r5
   17c74:	mov	r0, r4
   17c78:	mov	r1, r6
   17c7c:	bl	16ffc <fputs@plt+0xdbf8>
   17c80:	subs	r5, r0, #0
   17c84:	bne	17ca8 <fputs@plt+0xe8a4>
   17c88:	cmp	r4, #0
   17c8c:	beq	17ca8 <fputs@plt+0xe8a4>
   17c90:	ldr	r3, [r4]
   17c94:	mov	r0, r4
   17c98:	ldr	r3, [r3, #4]
   17c9c:	blx	r3
   17ca0:	mov	r0, r5
   17ca4:	pop	{r3, r4, r5, r6, r7, pc}
   17ca8:	mov	r0, r4
   17cac:	pop	{r3, r4, r5, r6, r7, pc}
   17cb0:	mov	r0, r4
   17cb4:	bl	1ad94 <_ZdlPv@@Base>
   17cb8:	bl	91ac <__cxa_end_cleanup@plt>
   17cbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17cc0:	sub	sp, sp, #108	; 0x6c
   17cc4:	movw	r1, #45416	; 0xb168
   17cc8:	movt	r1, #2
   17ccc:	str	r1, [sp, #20]
   17cd0:	movw	r0, #59248	; 0xe770
   17cd4:	ldr	r2, [sp, #20]
   17cd8:	add	r1, sp, #40	; 0x28
   17cdc:	movt	r0, #1
   17ce0:	mov	r5, #0
   17ce4:	str	r5, [sp, #36]	; 0x24
   17ce8:	ldr	r3, [r2]
   17cec:	str	r3, [sp, #100]	; 0x64
   17cf0:	bl	188c0 <fputs@plt+0xf4bc>
   17cf4:	subs	r4, r0, #0
   17cf8:	beq	185ac <fputs@plt+0xf1a8>
   17cfc:	movw	r3, #57044	; 0xded4
   17d00:	movt	r3, #2
   17d04:	str	r3, [sp, #24]
   17d08:	mov	r3, #1
   17d0c:	ldr	r2, [sp, #40]	; 0x28
   17d10:	ldr	r1, [sp, #24]
   17d14:	ldr	r6, [pc, #2932]	; 18890 <fputs@plt+0xf48c>
   17d18:	str	r4, [sp, #72]	; 0x48
   17d1c:	str	r5, [sp, #80]	; 0x50
   17d20:	str	r5, [sp, #84]	; 0x54
   17d24:	str	r5, [sp, #92]	; 0x5c
   17d28:	str	r5, [sp, #96]	; 0x60
   17d2c:	str	r5, [r1]
   17d30:	str	r2, [sp, #76]	; 0x4c
   17d34:	str	r3, [sp, #88]	; 0x58
   17d38:	add	r0, sp, #72	; 0x48
   17d3c:	bl	15954 <fputs@plt+0xc550>
   17d40:	cmp	r0, #0
   17d44:	beq	18290 <fputs@plt+0xee8c>
   17d48:	movw	r1, #53740	; 0xd1ec
   17d4c:	ldr	r0, [sp, #96]	; 0x60
   17d50:	movt	r1, #1
   17d54:	mov	r4, #0
   17d58:	bl	9320 <strtok@plt>
   17d5c:	mov	r7, r0
   17d60:	ldr	r0, [r6, r4, lsl #3]
   17d64:	mov	r1, r7
   17d68:	bl	93e0 <strcmp@plt>
   17d6c:	movw	r5, #59048	; 0xe6a8
   17d70:	lsl	r8, r4, #3
   17d74:	movt	r5, #1
   17d78:	add	r4, r4, #1
   17d7c:	subs	r3, r0, #0
   17d80:	beq	17e00 <fputs@plt+0xe9fc>
   17d84:	cmp	r4, #10
   17d88:	bne	17d60 <fputs@plt+0xe95c>
   17d8c:	movw	r0, #60756	; 0xed54
   17d90:	mov	r1, r7
   17d94:	movt	r0, #1
   17d98:	bl	93e0 <strcmp@plt>
   17d9c:	cmp	r0, #0
   17da0:	beq	17e98 <fputs@plt+0xea94>
   17da4:	movw	r0, #60264	; 0xeb68
   17da8:	mov	r1, r7
   17dac:	movt	r0, #1
   17db0:	bl	93e0 <strcmp@plt>
   17db4:	subs	r4, r0, #0
   17db8:	beq	17ed0 <fputs@plt+0xeacc>
   17dbc:	movw	r0, #60272	; 0xeb70
   17dc0:	mov	r1, r7
   17dc4:	movt	r0, #1
   17dc8:	bl	93e0 <strcmp@plt>
   17dcc:	cmp	r0, #0
   17dd0:	beq	17fb0 <fputs@plt+0xebac>
   17dd4:	movw	r0, #60340	; 0xebb4
   17dd8:	mov	r1, r7
   17ddc:	movt	r0, #1
   17de0:	bl	93e0 <strcmp@plt>
   17de4:	cmp	r0, #0
   17de8:	bne	17f3c <fputs@plt+0xeb38>
   17dec:	movw	r3, #57008	; 0xdeb0
   17df0:	movt	r3, #2
   17df4:	mov	r2, #1
   17df8:	str	r2, [r3]
   17dfc:	b	17d38 <fputs@plt+0xe934>
   17e00:	movw	r1, #53740	; 0xd1ec
   17e04:	movt	r1, #1
   17e08:	mov	r4, r3
   17e0c:	bl	9320 <strtok@plt>
   17e10:	subs	r9, r0, #0
   17e14:	beq	185cc <fputs@plt+0xf1c8>
   17e18:	add	r5, r5, r8
   17e1c:	movw	r1, #53704	; 0xd1c8
   17e20:	movt	r1, #1
   17e24:	ldr	r2, [r5, #24]
   17e28:	bl	9224 <sscanf@plt>
   17e2c:	cmp	r0, #1
   17e30:	beq	17d38 <fputs@plt+0xe934>
   17e34:	add	r5, sp, #56	; 0x38
   17e38:	mov	r1, r9
   17e3c:	mov	r0, r5
   17e40:	bl	14ef4 <fputs@plt+0xbaf0>
   17e44:	ldr	r3, [sp, #92]	; 0x5c
   17e48:	cmp	r3, #0
   17e4c:	bne	17e70 <fputs@plt+0xea6c>
   17e50:	movw	r3, #56944	; 0xde70
   17e54:	movw	r1, #60108	; 0xeacc
   17e58:	movt	r3, #2
   17e5c:	mov	r2, r5
   17e60:	str	r3, [sp]
   17e64:	add	r0, sp, #72	; 0x48
   17e68:	movt	r1, #1
   17e6c:	bl	158b0 <fputs@plt+0xc4ac>
   17e70:	add	r0, sp, #72	; 0x48
   17e74:	bl	15914 <fputs@plt+0xc510>
   17e78:	ldr	r1, [sp, #20]
   17e7c:	mov	r0, r4
   17e80:	ldr	r2, [sp, #100]	; 0x64
   17e84:	ldr	r3, [r1]
   17e88:	cmp	r2, r3
   17e8c:	bne	187e4 <fputs@plt+0xf3e0>
   17e90:	add	sp, sp, #108	; 0x6c
   17e94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e98:	movw	r1, #53740	; 0xd1ec
   17e9c:	movt	r1, #1
   17ea0:	bl	9320 <strtok@plt>
   17ea4:	subs	r4, r0, #0
   17ea8:	beq	186c0 <fputs@plt+0xf2bc>
   17eac:	bl	9218 <strlen@plt>
   17eb0:	add	r0, r0, #1
   17eb4:	bl	92b4 <_Znaj@plt>
   17eb8:	mov	r1, r4
   17ebc:	bl	9260 <strcpy@plt>
   17ec0:	movw	r3, #56984	; 0xde98
   17ec4:	movt	r3, #2
   17ec8:	str	r0, [r3]
   17ecc:	b	17d38 <fputs@plt+0xe934>
   17ed0:	movw	r1, #53740	; 0xd1ec
   17ed4:	movt	r1, #1
   17ed8:	bl	9320 <strtok@plt>
   17edc:	subs	r7, r0, #0
   17ee0:	beq	17efc <fputs@plt+0xeaf8>
   17ee4:	movw	r1, #53704	; 0xd1c8
   17ee8:	add	r2, sp, #36	; 0x24
   17eec:	movt	r1, #1
   17ef0:	bl	9224 <sscanf@plt>
   17ef4:	cmp	r0, #1
   17ef8:	beq	18070 <fputs@plt+0xec6c>
   17efc:	add	r5, sp, #56	; 0x38
   17f00:	mov	r1, r7
   17f04:	mov	r0, r5
   17f08:	bl	14ef4 <fputs@plt+0xbaf0>
   17f0c:	ldr	r3, [sp, #92]	; 0x5c
   17f10:	cmp	r3, #0
   17f14:	bne	17e70 <fputs@plt+0xea6c>
   17f18:	movw	r3, #56944	; 0xde70
   17f1c:	movw	r1, #60160	; 0xeb00
   17f20:	movt	r3, #2
   17f24:	mov	r2, r5
   17f28:	str	r3, [sp]
   17f2c:	add	r0, sp, #72	; 0x48
   17f30:	movt	r1, #1
   17f34:	bl	158b0 <fputs@plt+0xc4ac>
   17f38:	b	17e70 <fputs@plt+0xea6c>
   17f3c:	movw	r0, #60360	; 0xebc8
   17f40:	mov	r1, r7
   17f44:	movt	r0, #1
   17f48:	bl	93e0 <strcmp@plt>
   17f4c:	cmp	r0, #0
   17f50:	beq	1800c <fputs@plt+0xec08>
   17f54:	movw	r0, #60376	; 0xebd8
   17f58:	mov	r1, r7
   17f5c:	movt	r0, #1
   17f60:	bl	93e0 <strcmp@plt>
   17f64:	subs	r4, r0, #0
   17f68:	beq	182d0 <fputs@plt+0xeecc>
   17f6c:	movw	r0, #60476	; 0xec3c
   17f70:	mov	r1, r7
   17f74:	movt	r0, #1
   17f78:	bl	93e0 <strcmp@plt>
   17f7c:	cmp	r0, #0
   17f80:	beq	18124 <fputs@plt+0xed20>
   17f84:	movw	r0, #60484	; 0xec44
   17f88:	mov	r1, r7
   17f8c:	movt	r0, #1
   17f90:	bl	93e0 <strcmp@plt>
   17f94:	cmp	r0, #0
   17f98:	bne	18364 <fputs@plt+0xef60>
   17f9c:	movw	r3, #57016	; 0xdeb8
   17fa0:	movt	r3, #2
   17fa4:	mov	r2, #1
   17fa8:	str	r2, [r3]
   17fac:	b	17d38 <fputs@plt+0xe934>
   17fb0:	movw	r1, #53740	; 0xd1ec
   17fb4:	movt	r1, #1
   17fb8:	bl	9320 <strtok@plt>
   17fbc:	cmp	r0, #0
   17fc0:	beq	1857c <fputs@plt+0xf178>
   17fc4:	add	r5, sp, #56	; 0x38
   17fc8:	movw	r1, #57028	; 0xdec4
   17fcc:	mov	r2, r5
   17fd0:	movt	r1, #2
   17fd4:	add	r3, sp, #48	; 0x30
   17fd8:	bl	16dc0 <fputs@plt+0xd9bc>
   17fdc:	cmp	r0, #0
   17fe0:	bne	18020 <fputs@plt+0xec1c>
   17fe4:	movw	r1, #53740	; 0xd1ec
   17fe8:	movt	r1, #1
   17fec:	bl	9320 <strtok@plt>
   17ff0:	cmp	r0, #0
   17ff4:	bne	17fc8 <fputs@plt+0xebc4>
   17ff8:	ldr	r3, [sp, #92]	; 0x5c
   17ffc:	cmp	r3, #0
   18000:	beq	18504 <fputs@plt+0xf100>
   18004:	mov	r4, #0
   18008:	b	17e70 <fputs@plt+0xea6c>
   1800c:	movw	r3, #57012	; 0xdeb4
   18010:	movt	r3, #2
   18014:	mov	r2, #1
   18018:	str	r2, [r3]
   1801c:	b	17d38 <fputs@plt+0xe934>
   18020:	vmov.f64	d7, #96	; 0x3f000000  0.5
   18024:	ldr	r2, [sp, #24]
   18028:	vldr	d4, [sp, #48]	; 0x30
   1802c:	vldr	d5, [sp, #56]	; 0x38
   18030:	movw	r3, #57032	; 0xdec8
   18034:	movt	r3, #2
   18038:	ldr	r2, [r2]
   1803c:	str	r2, [sp, #12]
   18040:	movw	r2, #57036	; 0xdecc
   18044:	vldr	s6, [sp, #12]
   18048:	movt	r2, #2
   1804c:	vcvt.f64.s32	d6, s6
   18050:	vmov.f64	d3, d7
   18054:	vmla.f64	d7, d6, d5
   18058:	vmla.f64	d3, d6, d4
   1805c:	vcvt.s32.f64	s14, d7
   18060:	vcvt.s32.f64	s8, d3
   18064:	vstr	s14, [r3]
   18068:	vstr	s8, [r2]
   1806c:	b	17d38 <fputs@plt+0xe934>
   18070:	ldr	r0, [sp, #36]	; 0x24
   18074:	cmp	r0, #0
   18078:	ble	17efc <fputs@plt+0xeaf8>
   1807c:	add	r0, r0, #1
   18080:	cmp	r0, #532676608	; 0x1fc00000
   18084:	mvnhi	r0, #0
   18088:	lslls	r0, r0, #2
   1808c:	bl	92b4 <_Znaj@plt>
   18090:	ldr	r3, [sp, #36]	; 0x24
   18094:	movw	r5, #56992	; 0xdea0
   18098:	movt	r5, #2
   1809c:	cmp	r3, #0
   180a0:	str	r0, [r5]
   180a4:	movgt	r7, #0
   180a8:	ble	18268 <fputs@plt+0xee64>
   180ac:	movw	r1, #53740	; 0xd1ec
   180b0:	mov	r0, #0
   180b4:	movt	r1, #1
   180b8:	bl	9320 <strtok@plt>
   180bc:	subs	r4, r0, #0
   180c0:	beq	180e0 <fputs@plt+0xecdc>
   180c4:	b	18238 <fputs@plt+0xee34>
   180c8:	movw	r1, #53740	; 0xd1ec
   180cc:	ldr	r0, [sp, #96]	; 0x60
   180d0:	movt	r1, #1
   180d4:	bl	9320 <strtok@plt>
   180d8:	subs	r4, r0, #0
   180dc:	bne	18238 <fputs@plt+0xee34>
   180e0:	add	r0, sp, #72	; 0x48
   180e4:	bl	15954 <fputs@plt+0xc550>
   180e8:	cmp	r0, #0
   180ec:	bne	180c8 <fputs@plt+0xecc4>
   180f0:	ldr	r3, [sp, #92]	; 0x5c
   180f4:	cmp	r3, #0
   180f8:	bne	18004 <fputs@plt+0xec00>
   180fc:	movw	r2, #56944	; 0xde70
   18100:	movt	r2, #2
   18104:	movw	r1, #60188	; 0xeb1c
   18108:	str	r2, [sp]
   1810c:	movt	r1, #1
   18110:	mov	r3, r2
   18114:	add	r0, sp, #72	; 0x48
   18118:	bl	158b0 <fputs@plt+0xc4ac>
   1811c:	mov	r4, #0
   18120:	b	17e70 <fputs@plt+0xea6c>
   18124:	mov	r0, #20
   18128:	bl	92b4 <_Znaj@plt>
   1812c:	movw	r5, #56980	; 0xde94
   18130:	movt	r5, #2
   18134:	mov	r3, #0
   18138:	mov	r2, r0
   1813c:	mov	r1, r3
   18140:	str	r0, [r5]
   18144:	b	1814c <fputs@plt+0xed48>
   18148:	ldr	r2, [r5]
   1814c:	str	r1, [r2, r3]
   18150:	add	r3, r3, #4
   18154:	cmp	r3, #20
   18158:	bne	18148 <fputs@plt+0xed44>
   1815c:	mov	r8, #0
   18160:	mov	r7, #5
   18164:	mov	fp, r8
   18168:	mov	sl, r8
   1816c:	movw	r1, #53740	; 0xd1ec
   18170:	mov	r0, #0
   18174:	movt	r1, #1
   18178:	bl	9320 <strtok@plt>
   1817c:	cmp	r0, #0
   18180:	str	r0, [sp, #16]
   18184:	beq	17d38 <fputs@plt+0xe934>
   18188:	add	r4, fp, #1
   1818c:	str	r4, [sp, #28]
   18190:	cmp	r7, r4
   18194:	bgt	1820c <fputs@plt+0xee08>
   18198:	lsl	r7, r7, #1
   1819c:	ldr	r9, [r5]
   181a0:	cmp	r7, #532676608	; 0x1fc00000
   181a4:	lslls	r0, r7, #2
   181a8:	mvnhi	r0, #0
   181ac:	bl	92b4 <_Znaj@plt>
   181b0:	str	r0, [r5]
   181b4:	mov	r3, #0
   181b8:	b	181c0 <fputs@plt+0xedbc>
   181bc:	ldr	r0, [r5]
   181c0:	ldr	r2, [r9, r3]
   181c4:	str	r2, [r0, r3]
   181c8:	add	r3, r3, #4
   181cc:	cmp	r3, r8
   181d0:	bne	181bc <fputs@plt+0xedb8>
   181d4:	cmp	fp, r7
   181d8:	lsllt	r3, fp, #2
   181dc:	blt	181e8 <fputs@plt+0xede4>
   181e0:	b	181fc <fputs@plt+0xedf8>
   181e4:	add	r4, r4, #1
   181e8:	ldr	r2, [r5]
   181ec:	cmp	r4, r7
   181f0:	str	sl, [r2, r3]
   181f4:	add	r3, r3, #4
   181f8:	bne	181e4 <fputs@plt+0xede0>
   181fc:	cmp	r9, #0
   18200:	beq	1820c <fputs@plt+0xee08>
   18204:	mov	r0, r9
   18208:	bl	9338 <_ZdaPv@plt>
   1820c:	ldr	r0, [sp, #16]
   18210:	bl	9218 <strlen@plt>
   18214:	add	r0, r0, #1
   18218:	bl	92b4 <_Znaj@plt>
   1821c:	ldr	r1, [sp, #16]
   18220:	bl	9260 <strcpy@plt>
   18224:	ldr	r2, [r5]
   18228:	ldr	fp, [sp, #28]
   1822c:	str	r0, [r2, r8]
   18230:	add	r8, r8, #4
   18234:	b	1816c <fputs@plt+0xed68>
   18238:	mov	r0, r4
   1823c:	bl	9218 <strlen@plt>
   18240:	add	r0, r0, #1
   18244:	bl	92b4 <_Znaj@plt>
   18248:	mov	r1, r4
   1824c:	bl	9260 <strcpy@plt>
   18250:	ldr	r1, [r5]
   18254:	ldr	r2, [sp, #36]	; 0x24
   18258:	str	r0, [r1, r7, lsl #2]
   1825c:	add	r7, r7, #1
   18260:	cmp	r2, r7
   18264:	bgt	180ac <fputs@plt+0xeca8>
   18268:	movw	r1, #53740	; 0xd1ec
   1826c:	mov	r0, #0
   18270:	movt	r1, #1
   18274:	bl	9320 <strtok@plt>
   18278:	cmp	r0, #0
   1827c:	bne	1885c <fputs@plt+0xf458>
   18280:	ldr	r3, [r5]
   18284:	ldr	r2, [sp, #36]	; 0x24
   18288:	str	r0, [r3, r2, lsl #2]
   1828c:	b	17d38 <fputs@plt+0xe934>
   18290:	ldr	r1, [sp, #24]
   18294:	ldr	r3, [r1]
   18298:	cmp	r3, #0
   1829c:	bne	18458 <fputs@plt+0xf054>
   182a0:	ldr	r3, [sp, #92]	; 0x5c
   182a4:	cmp	r3, #0
   182a8:	bne	18004 <fputs@plt+0xec00>
   182ac:	movw	r2, #56944	; 0xde70
   182b0:	movt	r2, #2
   182b4:	movw	r1, #60596	; 0xecb4
   182b8:	str	r2, [sp]
   182bc:	movt	r1, #1
   182c0:	mov	r3, r2
   182c4:	add	r0, sp, #72	; 0x48
   182c8:	bl	158b0 <fputs@plt+0xc4ac>
   182cc:	b	18004 <fputs@plt+0xec00>
   182d0:	mov	r0, #64	; 0x40
   182d4:	bl	92b4 <_Znaj@plt>
   182d8:	movw	r5, #56988	; 0xde9c
   182dc:	movt	r5, #2
   182e0:	mov	sl, #1
   182e4:	mov	fp, #0
   182e8:	mov	r7, #16
   182ec:	str	r0, [r5]
   182f0:	movw	r1, #53740	; 0xd1ec
   182f4:	mov	r0, #0
   182f8:	movt	r1, #1
   182fc:	bl	9320 <strtok@plt>
   18300:	subs	r8, r0, #0
   18304:	beq	18324 <fputs@plt+0xef20>
   18308:	b	183a8 <fputs@plt+0xefa4>
   1830c:	movw	r1, #53740	; 0xd1ec
   18310:	ldr	r0, [sp, #96]	; 0x60
   18314:	movt	r1, #1
   18318:	bl	9320 <strtok@plt>
   1831c:	subs	r8, r0, #0
   18320:	bne	183a8 <fputs@plt+0xefa4>
   18324:	add	r0, sp, #72	; 0x48
   18328:	bl	15954 <fputs@plt+0xc550>
   1832c:	cmp	r0, #0
   18330:	bne	1830c <fputs@plt+0xef08>
   18334:	ldr	r3, [sp, #92]	; 0x5c
   18338:	cmp	r3, #0
   1833c:	bne	17e70 <fputs@plt+0xea6c>
   18340:	movw	r2, #56944	; 0xde70
   18344:	movt	r2, #2
   18348:	movw	r1, #60384	; 0xebe0
   1834c:	str	r2, [sp]
   18350:	movt	r1, #1
   18354:	mov	r3, r2
   18358:	add	r0, sp, #72	; 0x48
   1835c:	bl	158b0 <fputs@plt+0xc4ac>
   18360:	b	17e70 <fputs@plt+0xea6c>
   18364:	movw	r0, #60496	; 0xec50
   18368:	mov	r1, r7
   1836c:	movt	r0, #1
   18370:	bl	93e0 <strcmp@plt>
   18374:	cmp	r0, #0
   18378:	beq	18528 <fputs@plt+0xf124>
   1837c:	movw	r0, #60524	; 0xec6c
   18380:	mov	r1, r7
   18384:	movt	r0, #1
   18388:	bl	93e0 <strcmp@plt>
   1838c:	cmp	r0, #0
   18390:	bne	1864c <fputs@plt+0xf248>
   18394:	movw	r3, #57000	; 0xdea8
   18398:	movt	r3, #2
   1839c:	mov	r2, #1
   183a0:	str	r2, [r3]
   183a4:	b	17d38 <fputs@plt+0xe934>
   183a8:	movw	r1, #60424	; 0xec08
   183ac:	mov	r0, r8
   183b0:	movt	r1, #1
   183b4:	add	r2, sp, #44	; 0x2c
   183b8:	add	r3, sp, #48	; 0x30
   183bc:	bl	9224 <sscanf@plt>
   183c0:	cmp	r0, #1
   183c4:	beq	1856c <fputs@plt+0xf168>
   183c8:	cmp	r0, #2
   183cc:	bne	1860c <fputs@plt+0xf208>
   183d0:	ldr	r3, [sp, #44]	; 0x2c
   183d4:	ldr	r2, [sp, #48]	; 0x30
   183d8:	cmp	r2, r3
   183dc:	blt	1860c <fputs@plt+0xf208>
   183e0:	cmp	r3, #0
   183e4:	blt	1860c <fputs@plt+0xf208>
   183e8:	cmp	r7, sl
   183ec:	bgt	18430 <fputs@plt+0xf02c>
   183f0:	lsl	r8, r7, #1
   183f4:	ldr	r9, [r5]
   183f8:	cmp	r8, #532676608	; 0x1fc00000
   183fc:	lslls	r0, r7, #3
   18400:	mvnhi	r0, #0
   18404:	bl	92b4 <_Znaj@plt>
   18408:	lsl	r2, r7, #2
   1840c:	mov	r1, r9
   18410:	str	r0, [r5]
   18414:	bl	923c <memcpy@plt>
   18418:	cmp	r9, #0
   1841c:	beq	186f0 <fputs@plt+0xf2ec>
   18420:	mov	r0, r9
   18424:	mov	r7, r8
   18428:	bl	9338 <_ZdaPv@plt>
   1842c:	ldr	r3, [sp, #44]	; 0x2c
   18430:	ldr	r2, [r5]
   18434:	str	r3, [r2, fp]
   18438:	add	fp, fp, #8
   1843c:	ldr	r3, [sp, #44]	; 0x2c
   18440:	cmp	r3, #0
   18444:	beq	18818 <fputs@plt+0xf414>
   18448:	ldr	r3, [sp, #48]	; 0x30
   1844c:	str	r3, [r2, sl, lsl #2]
   18450:	add	sl, sl, #2
   18454:	b	182f0 <fputs@plt+0xeeec>
   18458:	movw	r3, #57040	; 0xded0
   1845c:	movt	r3, #2
   18460:	ldr	r3, [r3]
   18464:	cmp	r3, #0
   18468:	beq	1853c <fputs@plt+0xf138>
   1846c:	movw	r3, #56992	; 0xdea0
   18470:	movt	r3, #2
   18474:	ldr	r3, [r3]
   18478:	cmp	r3, #0
   1847c:	beq	18784 <fputs@plt+0xf380>
   18480:	movw	r3, #56988	; 0xde9c
   18484:	movt	r3, #2
   18488:	ldr	r3, [r3]
   1848c:	cmp	r3, #0
   18490:	beq	18754 <fputs@plt+0xf350>
   18494:	movw	r3, #41572	; 0xa264
   18498:	movt	r3, #2
   1849c:	ldr	r3, [r3]
   184a0:	cmp	r3, #0
   184a4:	ble	187b4 <fputs@plt+0xf3b0>
   184a8:	movw	r3, #41580	; 0xa26c
   184ac:	movt	r3, #2
   184b0:	ldr	r3, [r3]
   184b4:	cmp	r3, #0
   184b8:	ble	18724 <fputs@plt+0xf320>
   184bc:	movw	r3, #41576	; 0xa268
   184c0:	movt	r3, #2
   184c4:	ldr	r3, [r3]
   184c8:	cmp	r3, #0
   184cc:	movgt	r4, #1
   184d0:	bgt	17e70 <fputs@plt+0xea6c>
   184d4:	ldr	r3, [sp, #92]	; 0x5c
   184d8:	cmp	r3, #0
   184dc:	bne	18004 <fputs@plt+0xec00>
   184e0:	movw	r2, #56944	; 0xde70
   184e4:	movt	r2, #2
   184e8:	movw	r1, #60736	; 0xed40
   184ec:	str	r2, [sp]
   184f0:	movt	r1, #1
   184f4:	mov	r3, r2
   184f8:	add	r0, sp, #72	; 0x48
   184fc:	bl	158b0 <fputs@plt+0xc4ac>
   18500:	b	18004 <fputs@plt+0xec00>
   18504:	movw	r2, #56944	; 0xde70
   18508:	movt	r2, #2
   1850c:	movw	r1, #60324	; 0xeba4
   18510:	str	r2, [sp]
   18514:	movt	r1, #1
   18518:	mov	r3, r2
   1851c:	add	r0, sp, #72	; 0x48
   18520:	bl	158b0 <fputs@plt+0xc4ac>
   18524:	b	18004 <fputs@plt+0xec00>
   18528:	movw	r3, #57004	; 0xdeac
   1852c:	movt	r3, #2
   18530:	mov	r2, #1
   18534:	str	r2, [r3]
   18538:	b	17d38 <fputs@plt+0xe934>
   1853c:	ldr	r3, [sp, #92]	; 0x5c
   18540:	cmp	r3, #0
   18544:	bne	18004 <fputs@plt+0xec00>
   18548:	movw	r2, #56944	; 0xde70
   1854c:	movt	r2, #2
   18550:	movw	r1, #60620	; 0xeccc
   18554:	str	r2, [sp]
   18558:	movt	r1, #1
   1855c:	mov	r3, r2
   18560:	add	r0, sp, #72	; 0x48
   18564:	bl	158b0 <fputs@plt+0xc4ac>
   18568:	b	18004 <fputs@plt+0xec00>
   1856c:	ldr	r2, [sp, #44]	; 0x2c
   18570:	mov	r3, r2
   18574:	str	r2, [sp, #48]	; 0x30
   18578:	b	183e0 <fputs@plt+0xefdc>
   1857c:	ldr	r3, [sp, #92]	; 0x5c
   18580:	cmp	r3, #0
   18584:	bne	18004 <fputs@plt+0xec00>
   18588:	movw	r2, #56944	; 0xde70
   1858c:	movt	r2, #2
   18590:	movw	r1, #60284	; 0xeb7c
   18594:	str	r2, [sp]
   18598:	movt	r1, #1
   1859c:	mov	r3, r2
   185a0:	add	r0, sp, #72	; 0x48
   185a4:	bl	158b0 <fputs@plt+0xc4ac>
   185a8:	b	18004 <fputs@plt+0xec00>
   185ac:	movw	r1, #56944	; 0xde70
   185b0:	movt	r1, #2
   185b4:	movw	r0, #60052	; 0xea94
   185b8:	movt	r0, #1
   185bc:	mov	r2, r1
   185c0:	mov	r3, r1
   185c4:	bl	15398 <fputs@plt+0xbf94>
   185c8:	b	17e78 <fputs@plt+0xea74>
   185cc:	add	r5, sp, #56	; 0x38
   185d0:	mov	r1, r7
   185d4:	mov	r0, r5
   185d8:	bl	14ef4 <fputs@plt+0xbaf0>
   185dc:	ldr	r3, [sp, #92]	; 0x5c
   185e0:	cmp	r3, #0
   185e4:	bne	17e70 <fputs@plt+0xea6c>
   185e8:	movw	r3, #56944	; 0xde70
   185ec:	movw	r1, #60076	; 0xeaac
   185f0:	movt	r3, #2
   185f4:	mov	r2, r5
   185f8:	str	r3, [sp]
   185fc:	add	r0, sp, #72	; 0x48
   18600:	movt	r1, #1
   18604:	bl	158b0 <fputs@plt+0xc4ac>
   18608:	b	17e70 <fputs@plt+0xea6c>
   1860c:	add	r5, sp, #56	; 0x38
   18610:	mov	r1, r8
   18614:	mov	r0, r5
   18618:	bl	14ef4 <fputs@plt+0xbaf0>
   1861c:	ldr	r3, [sp, #92]	; 0x5c
   18620:	cmp	r3, #0
   18624:	bne	17e70 <fputs@plt+0xea6c>
   18628:	movw	r3, #56944	; 0xde70
   1862c:	movw	r1, #60432	; 0xec10
   18630:	movt	r3, #2
   18634:	mov	r2, r5
   18638:	str	r3, [sp]
   1863c:	add	r0, sp, #72	; 0x48
   18640:	movt	r1, #1
   18644:	bl	158b0 <fputs@plt+0xc4ac>
   18648:	b	17e70 <fputs@plt+0xea6c>
   1864c:	movw	r0, #60532	; 0xec74
   18650:	mov	r1, r7
   18654:	movt	r0, #1
   18658:	bl	93e0 <strcmp@plt>
   1865c:	cmp	r0, #0
   18660:	beq	186fc <fputs@plt+0xf2f8>
   18664:	movw	r0, #59560	; 0xe8a8
   18668:	mov	r1, r7
   1866c:	movt	r0, #1
   18670:	bl	93e0 <strcmp@plt>
   18674:	cmp	r0, #0
   18678:	beq	18290 <fputs@plt+0xee8c>
   1867c:	movw	r4, #56976	; 0xde90
   18680:	movt	r4, #2
   18684:	ldr	r3, [r4]
   18688:	cmp	r3, #0
   1868c:	beq	17d38 <fputs@plt+0xe934>
   18690:	movw	r1, #61248	; 0xef40
   18694:	mov	r0, #0
   18698:	movt	r1, #1
   1869c:	bl	9320 <strtok@plt>
   186a0:	ldr	r4, [r4]
   186a4:	bl	154ec <fputs@plt+0xc0e8>
   186a8:	ldr	r2, [sp, #76]	; 0x4c
   186ac:	ldr	r3, [sp, #80]	; 0x50
   186b0:	mov	r1, r0
   186b4:	mov	r0, r7
   186b8:	blx	r4
   186bc:	b	17d38 <fputs@plt+0xe934>
   186c0:	ldr	r3, [sp, #92]	; 0x5c
   186c4:	cmp	r3, #0
   186c8:	bne	18004 <fputs@plt+0xec00>
   186cc:	movw	r2, #56944	; 0xde70
   186d0:	movt	r2, #2
   186d4:	movw	r1, #60124	; 0xeadc
   186d8:	str	r2, [sp]
   186dc:	movt	r1, #1
   186e0:	mov	r3, r2
   186e4:	add	r0, sp, #72	; 0x48
   186e8:	bl	158b0 <fputs@plt+0xc4ac>
   186ec:	b	18004 <fputs@plt+0xec00>
   186f0:	mov	r7, r8
   186f4:	ldr	r3, [sp, #44]	; 0x2c
   186f8:	b	18430 <fputs@plt+0xf02c>
   186fc:	movw	r1, #53740	; 0xd1ec
   18700:	movt	r1, #1
   18704:	bl	9320 <strtok@plt>
   18708:	cmp	r0, #0
   1870c:	beq	187e8 <fputs@plt+0xf3e4>
   18710:	bl	1c1b4 <_ZdlPv@@Base+0x1420>
   18714:	movw	r3, #56996	; 0xdea4
   18718:	movt	r3, #2
   1871c:	str	r0, [r3]
   18720:	b	17d38 <fputs@plt+0xe934>
   18724:	ldr	r3, [sp, #92]	; 0x5c
   18728:	cmp	r3, #0
   1872c:	bne	18004 <fputs@plt+0xec00>
   18730:	movw	r2, #56944	; 0xde70
   18734:	movt	r2, #2
   18738:	movw	r1, #60720	; 0xed30
   1873c:	str	r2, [sp]
   18740:	movt	r1, #1
   18744:	mov	r3, r2
   18748:	add	r0, sp, #72	; 0x48
   1874c:	bl	158b0 <fputs@plt+0xc4ac>
   18750:	b	18004 <fputs@plt+0xec00>
   18754:	ldr	r3, [sp, #92]	; 0x5c
   18758:	cmp	r3, #0
   1875c:	bne	18004 <fputs@plt+0xec00>
   18760:	movw	r2, #56944	; 0xde70
   18764:	movt	r2, #2
   18768:	movw	r1, #60672	; 0xed00
   1876c:	str	r2, [sp]
   18770:	movt	r1, #1
   18774:	mov	r3, r2
   18778:	add	r0, sp, #72	; 0x48
   1877c:	bl	158b0 <fputs@plt+0xc4ac>
   18780:	b	18004 <fputs@plt+0xec00>
   18784:	ldr	r3, [sp, #92]	; 0x5c
   18788:	cmp	r3, #0
   1878c:	bne	18004 <fputs@plt+0xec00>
   18790:	movw	r2, #56944	; 0xde70
   18794:	movt	r2, #2
   18798:	movw	r1, #60648	; 0xece8
   1879c:	str	r2, [sp]
   187a0:	movt	r1, #1
   187a4:	mov	r3, r2
   187a8:	add	r0, sp, #72	; 0x48
   187ac:	bl	158b0 <fputs@plt+0xc4ac>
   187b0:	b	18004 <fputs@plt+0xec00>
   187b4:	ldr	r3, [sp, #92]	; 0x5c
   187b8:	cmp	r3, #0
   187bc:	bne	18004 <fputs@plt+0xec00>
   187c0:	movw	r2, #56944	; 0xde70
   187c4:	movt	r2, #2
   187c8:	movw	r1, #60696	; 0xed18
   187cc:	str	r2, [sp]
   187d0:	movt	r1, #1
   187d4:	mov	r3, r2
   187d8:	add	r0, sp, #72	; 0x48
   187dc:	bl	158b0 <fputs@plt+0xc4ac>
   187e0:	b	18004 <fputs@plt+0xec00>
   187e4:	bl	92f0 <__stack_chk_fail@plt>
   187e8:	ldr	r3, [sp, #92]	; 0x5c
   187ec:	cmp	r3, #0
   187f0:	bne	18004 <fputs@plt+0xec00>
   187f4:	movw	r2, #56944	; 0xde70
   187f8:	movt	r2, #2
   187fc:	movw	r1, #60548	; 0xec84
   18800:	str	r2, [sp]
   18804:	movt	r1, #1
   18808:	mov	r3, r2
   1880c:	add	r0, sp, #72	; 0x48
   18810:	bl	158b0 <fputs@plt+0xc4ac>
   18814:	b	18004 <fputs@plt+0xec00>
   18818:	cmp	sl, #1
   1881c:	bne	17d38 <fputs@plt+0xe934>
   18820:	ldr	r3, [sp, #92]	; 0x5c
   18824:	cmp	r3, #0
   18828:	bne	18004 <fputs@plt+0xec00>
   1882c:	movw	r2, #56944	; 0xde70
   18830:	movt	r2, #2
   18834:	movw	r1, #60452	; 0xec24
   18838:	str	r2, [sp]
   1883c:	movt	r1, #1
   18840:	mov	r3, r2
   18844:	add	r0, sp, #72	; 0x48
   18848:	bl	158b0 <fputs@plt+0xc4ac>
   1884c:	b	18004 <fputs@plt+0xec00>
   18850:	add	r0, sp, #72	; 0x48
   18854:	bl	15914 <fputs@plt+0xc510>
   18858:	bl	91ac <__cxa_end_cleanup@plt>
   1885c:	ldr	r3, [sp, #92]	; 0x5c
   18860:	cmp	r3, #0
   18864:	bne	18004 <fputs@plt+0xec00>
   18868:	movw	r2, #56944	; 0xde70
   1886c:	movt	r2, #2
   18870:	movw	r1, #60228	; 0xeb44
   18874:	str	r2, [sp]
   18878:	movt	r1, #1
   1887c:	mov	r3, r2
   18880:	add	r0, sp, #72	; 0x48
   18884:	bl	158b0 <fputs@plt+0xc4ac>
   18888:	b	18004 <fputs@plt+0xec00>
   1888c:	b	18850 <fputs@plt+0xf44c>
   18890:			; <UNDEFINED> instruction: 0x0001e6bc
   18894:	movw	r3, #56976	; 0xde90
   18898:	movt	r3, #2
   1889c:	ldr	r2, [r3]
   188a0:	str	r0, [r3]
   188a4:	mov	r0, r2
   188a8:	bx	lr
   188ac:	nop	{0}
   188b0:	mov	r1, r0
   188b4:	movw	r0, #56968	; 0xde88
   188b8:	movt	r0, #2
   188bc:	b	1b2a8 <_ZdlPv@@Base+0x514>
   188c0:	push	{r4, r5, r6, r7, lr}
   188c4:	sub	sp, sp, #12
   188c8:	mov	r6, r1
   188cc:	mov	r7, r0
   188d0:	bl	9218 <strlen@plt>
   188d4:	movw	r4, #54076	; 0xd33c
   188d8:	movt	r4, #2
   188dc:	mov	r5, r0
   188e0:	ldr	r0, [r4]
   188e4:	bl	9218 <strlen@plt>
   188e8:	add	r0, r5, r0
   188ec:	add	r0, r0, #5
   188f0:	bl	92b4 <_Znaj@plt>
   188f4:	ldr	ip, [r4]
   188f8:	mov	r1, #1
   188fc:	mvn	r2, #0
   18900:	movw	r3, #60856	; 0xedb8
   18904:	str	r7, [sp, #4]
   18908:	movt	r3, #1
   1890c:	str	ip, [sp]
   18910:	mov	r5, r0
   18914:	bl	9380 <__sprintf_chk@plt>
   18918:	mov	r2, r6
   1891c:	mov	r1, r5
   18920:	movw	r0, #56968	; 0xde88
   18924:	movt	r0, #2
   18928:	bl	1b398 <_ZdlPv@@Base+0x604>
   1892c:	cmp	r5, #0
   18930:	mov	r4, r0
   18934:	beq	18940 <fputs@plt+0xf53c>
   18938:	mov	r0, r5
   1893c:	bl	9338 <_ZdaPv@plt>
   18940:	mov	r0, r4
   18944:	add	sp, sp, #12
   18948:	pop	{r4, r5, r6, r7, pc}
   1894c:	ldr	r2, [r0, #4]
   18950:	ldr	ip, [r0, #12]
   18954:	ldr	r3, [r0]
   18958:	add	ip, r2, ip
   1895c:	ldr	r0, [r0, #8]
   18960:	vmov	s3, ip
   18964:	add	r0, r3, r0
   18968:	vcvt.f64.s32	d5, s3
   1896c:	vmov	s9, r0
   18970:	vmul.f64	d7, d5, d5
   18974:	vcvt.f64.s32	d6, s9
   18978:	vmla.f64	d7, d6, d6
   1897c:	vcmp.f64	d7, #0.0
   18980:	vmrs	APSR_nzcv, fpscr
   18984:	beq	189c4 <fputs@plt+0xf5c0>
   18988:	vmov	s3, r2
   1898c:	mov	r0, #1
   18990:	vcvt.f64.s32	d2, s3
   18994:	vmov	s3, r3
   18998:	vmul.f64	d4, d5, d2
   1899c:	vcvt.f64.s32	d3, s3
   189a0:	vmla.f64	d4, d6, d3
   189a4:	vdiv.f64	d7, d4, d7
   189a8:	vmov.f64	d4, #96	; 0x3f000000  0.5
   189ac:	vsub.f64	d7, d4, d7
   189b0:	vmla.f64	d2, d7, d5
   189b4:	vmla.f64	d3, d7, d6
   189b8:	vstr	d2, [r1, #8]
   189bc:	vstr	d3, [r1]
   189c0:	bx	lr
   189c4:	mov	r0, #0
   189c8:	bx	lr
   189cc:	vmul.f64	d1, d1, d1
   189d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   189d4:	sub	sp, sp, #20
   189d8:	mov	r5, r2
   189dc:	ldr	fp, [sp, #56]	; 0x38
   189e0:	ldr	r2, [sp, #60]	; 0x3c
   189e4:	ldr	r8, [sp, #64]	; 0x40
   189e8:	ldr	r6, [sp, #68]	; 0x44
   189ec:	ldr	r9, [sp, #72]	; 0x48
   189f0:	ldr	r7, [sp, #76]	; 0x4c
   189f4:	vmla.f64	d1, d0, d0
   189f8:	vsqrt.f64	d0, d1
   189fc:	vcmp.f64	d0, d0
   18a00:	vmrs	APSR_nzcv, fpscr
   18a04:	bne	18ba0 <fputs@plt+0xf79c>
   18a08:	vcvt.s32.f64	s7, d0
   18a0c:	str	fp, [r6]
   18a10:	str	fp, [r8]
   18a14:	rsb	r4, r5, #0
   18a18:	str	r2, [r7]
   18a1c:	add	r1, r1, r3
   18a20:	str	r2, [r9]
   18a24:	add	r0, r0, r5
   18a28:	ldr	ip, [r6]
   18a2c:	rsb	r3, r3, #0
   18a30:	cmp	r4, ip
   18a34:	strgt	r4, [r6]
   18a38:	vmov	sl, s7
   18a3c:	bgt	18a4c <fputs@plt+0xf648>
   18a40:	ldr	ip, [r8]
   18a44:	cmp	r4, ip
   18a48:	strlt	r4, [r8]
   18a4c:	ldr	ip, [r7]
   18a50:	cmp	r3, ip
   18a54:	strgt	r3, [r7]
   18a58:	bgt	18a68 <fputs@plt+0xf664>
   18a5c:	ldr	ip, [r9]
   18a60:	cmp	r3, ip
   18a64:	strlt	r3, [r9]
   18a68:	cmp	fp, #0
   18a6c:	blt	18b54 <fputs@plt+0xf750>
   18a70:	cmp	r2, #0
   18a74:	movlt	ip, #3
   18a78:	movge	ip, #0
   18a7c:	cmp	r4, #0
   18a80:	blt	18b44 <fputs@plt+0xf740>
   18a84:	cmp	r3, #0
   18a88:	movlt	r5, #3
   18a8c:	blt	18b34 <fputs@plt+0xf730>
   18a90:	mov	r5, #0
   18a94:	cmp	ip, r5
   18a98:	ble	18b34 <fputs@plt+0xf730>
   18a9c:	add	r5, r5, #4
   18aa0:	rsb	fp, sl, #0
   18aa4:	asr	r4, ip, #31
   18aa8:	lsr	r4, r4, #30
   18aac:	add	r3, ip, r4
   18ab0:	and	r3, r3, #3
   18ab4:	rsb	r3, r4, r3
   18ab8:	cmp	r3, #3
   18abc:	ldrls	pc, [pc, r3, lsl #2]
   18ac0:	b	18ad8 <fputs@plt+0xf6d4>
   18ac4:	andeq	r8, r1, ip, lsr #22
   18ac8:	andeq	r8, r1, ip, lsl fp
   18acc:	andeq	r8, r1, r4, lsr #22
   18ad0:	ldrdeq	r8, [r1], -r4
   18ad4:	str	sl, [r6]
   18ad8:	add	ip, ip, #1
   18adc:	cmp	ip, r5
   18ae0:	bne	18aa4 <fputs@plt+0xf6a0>
   18ae4:	ldr	r3, [r8]
   18ae8:	add	r3, r3, r0
   18aec:	str	r3, [r8]
   18af0:	ldr	r3, [r6]
   18af4:	add	r0, r3, r0
   18af8:	str	r0, [r6]
   18afc:	ldr	r3, [r9]
   18b00:	add	r3, r3, r1
   18b04:	str	r3, [r9]
   18b08:	ldr	r3, [r7]
   18b0c:	add	r1, r3, r1
   18b10:	str	r1, [r7]
   18b14:	add	sp, sp, #20
   18b18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18b1c:	str	fp, [r8]
   18b20:	b	18ad8 <fputs@plt+0xf6d4>
   18b24:	str	fp, [r9]
   18b28:	b	18ad8 <fputs@plt+0xf6d4>
   18b2c:	str	sl, [r7]
   18b30:	b	18ad8 <fputs@plt+0xf6d4>
   18b34:	cmp	ip, r5
   18b38:	beq	18b64 <fputs@plt+0xf760>
   18b3c:	blt	18aa0 <fputs@plt+0xf69c>
   18b40:	b	18ae4 <fputs@plt+0xf6e0>
   18b44:	cmp	r3, #0
   18b48:	movlt	r5, #2
   18b4c:	movge	r5, #1
   18b50:	b	18a94 <fputs@plt+0xf690>
   18b54:	cmp	r2, #0
   18b58:	movlt	ip, #2
   18b5c:	movge	ip, #1
   18b60:	b	18a7c <fputs@plt+0xf678>
   18b64:	vmov	s15, fp
   18b68:	vmov	s7, r3
   18b6c:	vcvt.f64.s32	d4, s15
   18b70:	vmov	s15, r4
   18b74:	vcvt.f64.s32	d6, s7
   18b78:	vmov	s7, r2
   18b7c:	vcvt.f64.s32	d5, s15
   18b80:	vcvt.f64.s32	d7, s7
   18b84:	vmul.f64	d6, d4, d6
   18b88:	vmul.f64	d7, d5, d7
   18b8c:	vcmpe.f64	d6, d7
   18b90:	vmrs	APSR_nzcv, fpscr
   18b94:	bpl	18ae4 <fputs@plt+0xf6e0>
   18b98:	mov	r5, ip
   18b9c:	b	18a9c <fputs@plt+0xf698>
   18ba0:	vmov.f64	d0, d1
   18ba4:	str	r0, [sp, #12]
   18ba8:	str	r1, [sp, #8]
   18bac:	stm	sp, {r2, r3}
   18bb0:	bl	91c4 <sqrt@plt>
   18bb4:	ldm	sp, {r2, r3}
   18bb8:	ldr	r1, [sp, #8]
   18bbc:	ldr	r0, [sp, #12]
   18bc0:	b	18a08 <fputs@plt+0xf604>
   18bc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   18bc8:	sub	sp, sp, #8
   18bcc:	ldr	r6, [r1, #36]	; 0x24
   18bd0:	ldr	fp, [r1, #32]
   18bd4:	ldr	sl, [r1]
   18bd8:	add	r9, r0, r6, lsl #2
   18bdc:	mov	r5, fp
   18be0:	mov	r7, sl
   18be4:	cmp	r6, r5
   18be8:	cmpgt	r7, r6
   18bec:	ble	18c40 <fputs@plt+0xf83c>
   18bf0:	rsb	r4, r6, r7
   18bf4:	rsb	r8, r5, r6
   18bf8:	cmp	r4, r8
   18bfc:	bgt	18c5c <fputs@plt+0xf858>
   18c00:	cmp	r4, #0
   18c04:	add	r4, r5, r4
   18c08:	addgt	r5, r0, r5, lsl #2
   18c0c:	movgt	r3, r9
   18c10:	addgt	r8, r0, r4, lsl #2
   18c14:	ble	18c30 <fputs@plt+0xf82c>
   18c18:	ldr	ip, [r3]
   18c1c:	ldr	r2, [r5]
   18c20:	str	ip, [r5], #4
   18c24:	cmp	r5, r8
   18c28:	str	r2, [r3], #4
   18c2c:	bne	18c18 <fputs@plt+0xf814>
   18c30:	mov	r5, r4
   18c34:	cmp	r6, r5
   18c38:	cmpgt	r7, r6
   18c3c:	bgt	18bf0 <fputs@plt+0xf7ec>
   18c40:	rsb	r6, r6, sl
   18c44:	str	sl, [r1, #36]	; 0x24
   18c48:	add	fp, fp, r6
   18c4c:	str	fp, [r1, #32]
   18c50:	add	sp, sp, #8
   18c54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   18c58:	bx	lr
   18c5c:	cmp	r8, #0
   18c60:	ble	18c9c <fputs@plt+0xf898>
   18c64:	rsb	r2, r6, r5
   18c68:	add	r4, r8, r5
   18c6c:	add	r2, r7, r2
   18c70:	add	r3, r0, r5, lsl #2
   18c74:	add	r4, r0, r4, lsl #2
   18c78:	str	r1, [sp, #4]
   18c7c:	add	r2, r0, r2, lsl #2
   18c80:	ldr	r1, [r2]
   18c84:	ldr	ip, [r3]
   18c88:	str	r1, [r3], #4
   18c8c:	cmp	r3, r4
   18c90:	str	ip, [r2], #4
   18c94:	bne	18c80 <fputs@plt+0xf87c>
   18c98:	ldr	r1, [sp, #4]
   18c9c:	rsb	r7, r8, r7
   18ca0:	b	18be4 <fputs@plt+0xf7e0>
   18ca4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18ca8:	sub	sp, sp, #68	; 0x44
   18cac:	mov	r9, r2
   18cb0:	ldrb	r2, [r2]
   18cb4:	ldr	r4, [sp, #116]	; 0x74
   18cb8:	cmp	r2, #58	; 0x3a
   18cbc:	str	r3, [sp, #24]
   18cc0:	str	r1, [sp, #20]
   18cc4:	ldr	r3, [r4, #4]
   18cc8:	moveq	r3, #0
   18ccc:	subs	r6, r0, #0
   18cd0:	str	r3, [sp, #8]
   18cd4:	ble	18f30 <fputs@plt+0xfb2c>
   18cd8:	ldr	r3, [r4]
   18cdc:	mov	r2, #0
   18ce0:	str	r2, [r4, #12]
   18ce4:	cmp	r3, r2
   18ce8:	beq	18e88 <fputs@plt+0xfa84>
   18cec:	ldr	r2, [r4, #16]
   18cf0:	cmp	r2, #0
   18cf4:	bne	18d60 <fputs@plt+0xf95c>
   18cf8:	ldr	r0, [sp, #112]	; 0x70
   18cfc:	str	r3, [r4, #36]	; 0x24
   18d00:	cmp	r0, #0
   18d04:	str	r3, [r4, #32]
   18d08:	mov	r3, #0
   18d0c:	str	r3, [r4, #20]
   18d10:	movne	r0, #1
   18d14:	beq	18f68 <fputs@plt+0xfb64>
   18d18:	str	r0, [r4, #28]
   18d1c:	ldrb	r3, [r9]
   18d20:	cmp	r3, #45	; 0x2d
   18d24:	addeq	r9, r9, #1
   18d28:	moveq	r3, #2
   18d2c:	streq	r3, [r4, #24]
   18d30:	beq	18d58 <fputs@plt+0xf954>
   18d34:	cmp	r3, #43	; 0x2b
   18d38:	addeq	r9, r9, #1
   18d3c:	moveq	r3, #0
   18d40:	streq	r3, [r4, #24]
   18d44:	beq	18d58 <fputs@plt+0xf954>
   18d48:	cmp	r0, #0
   18d4c:	movne	r3, #0
   18d50:	moveq	r3, #1
   18d54:	str	r3, [r4, #24]
   18d58:	mov	r3, #1
   18d5c:	str	r3, [r4, #16]
   18d60:	ldr	r7, [r4, #20]
   18d64:	cmp	r7, #0
   18d68:	beq	18e94 <fputs@plt+0xfa90>
   18d6c:	ldrb	r3, [r7]
   18d70:	cmp	r3, #0
   18d74:	beq	18e94 <fputs@plt+0xfa90>
   18d78:	ldr	r3, [sp, #24]
   18d7c:	cmp	r3, #0
   18d80:	beq	18de8 <fputs@plt+0xf9e4>
   18d84:	ldr	r3, [r4]
   18d88:	ldr	r0, [sp, #20]
   18d8c:	str	r3, [sp, #12]
   18d90:	ldr	r3, [r0, r3, lsl #2]
   18d94:	str	r3, [sp, #28]
   18d98:	ldr	r3, [sp, #12]
   18d9c:	lsl	r3, r3, #2
   18da0:	str	r3, [sp, #60]	; 0x3c
   18da4:	ldr	r3, [sp, #28]
   18da8:	ldrb	r3, [r3, #1]
   18dac:	cmp	r3, #45	; 0x2d
   18db0:	str	r3, [sp, #32]
   18db4:	beq	19000 <fputs@plt+0xfbfc>
   18db8:	ldr	r3, [sp, #108]	; 0x6c
   18dbc:	cmp	r3, #0
   18dc0:	beq	18de8 <fputs@plt+0xf9e4>
   18dc4:	ldr	r0, [sp, #28]
   18dc8:	ldrb	r3, [r0, #2]
   18dcc:	cmp	r3, #0
   18dd0:	bne	19000 <fputs@plt+0xfbfc>
   18dd4:	mov	r0, r9
   18dd8:	ldr	r1, [sp, #32]
   18ddc:	bl	917c <strchr@plt>
   18de0:	cmp	r0, #0
   18de4:	beq	19000 <fputs@plt+0xfbfc>
   18de8:	add	r8, r7, #1
   18dec:	str	r8, [r4, #20]
   18df0:	ldrb	r7, [r7]
   18df4:	mov	r0, r9
   18df8:	mov	r1, r7
   18dfc:	mov	r5, r7
   18e00:	bl	917c <strchr@plt>
   18e04:	ldrb	r3, [r8]
   18e08:	cmp	r3, #0
   18e0c:	ldreq	r3, [r4]
   18e10:	addeq	r3, r3, #1
   18e14:	streq	r3, [r4]
   18e18:	cmp	r0, #0
   18e1c:	cmpne	r7, #58	; 0x3a
   18e20:	bne	18fb4 <fputs@plt+0xfbb0>
   18e24:	ldr	r3, [sp, #8]
   18e28:	cmp	r3, #0
   18e2c:	beq	18e74 <fputs@plt+0xfa70>
   18e30:	ldr	r3, [r4, #28]
   18e34:	movw	r1, #45480	; 0xb1a8
   18e38:	movt	r1, #2
   18e3c:	cmp	r3, #0
   18e40:	ldreq	r0, [sp, #20]
   18e44:	movwne	r2, #61196	; 0xef0c
   18e48:	ldrne	lr, [sp, #20]
   18e4c:	movweq	r2, #61224	; 0xef28
   18e50:	ldrne	r0, [r1]
   18e54:	movtne	r2, #1
   18e58:	ldreq	r3, [r0]
   18e5c:	movteq	r2, #1
   18e60:	ldreq	r0, [r1]
   18e64:	mov	r1, #1
   18e68:	ldrne	r3, [lr]
   18e6c:	str	r7, [sp]
   18e70:	bl	92fc <__fprintf_chk@plt>
   18e74:	str	r7, [r4, #8]
   18e78:	mov	r5, #63	; 0x3f
   18e7c:	mov	r0, r5
   18e80:	add	sp, sp, #68	; 0x44
   18e84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e88:	mov	r3, #1
   18e8c:	str	r3, [r4]
   18e90:	b	18cf8 <fputs@plt+0xf8f4>
   18e94:	ldr	r2, [r4]
   18e98:	ldr	r3, [r4, #36]	; 0x24
   18e9c:	cmp	r3, r2
   18ea0:	ldr	r3, [r4, #32]
   18ea4:	strgt	r2, [r4, #36]	; 0x24
   18ea8:	cmp	r2, r3
   18eac:	ldr	r3, [r4, #24]
   18eb0:	strlt	r2, [r4, #32]
   18eb4:	cmp	r3, #1
   18eb8:	beq	191b4 <fputs@plt+0xfdb0>
   18ebc:	cmp	r6, r2
   18ec0:	beq	191a8 <fputs@plt+0xfda4>
   18ec4:	ldr	r0, [sp, #20]
   18ec8:	ldr	r3, [r0, r2, lsl #2]
   18ecc:	ldrb	r1, [r3]
   18ed0:	cmp	r1, #45	; 0x2d
   18ed4:	bne	18f40 <fputs@plt+0xfb3c>
   18ed8:	ldrb	r1, [r3, #1]
   18edc:	cmp	r1, #45	; 0x2d
   18ee0:	bne	18f80 <fputs@plt+0xfb7c>
   18ee4:	ldrb	r1, [r3, #2]
   18ee8:	cmp	r1, #0
   18eec:	bne	18f80 <fputs@plt+0xfb7c>
   18ef0:	ldr	r3, [r4, #32]
   18ef4:	add	r2, r2, #1
   18ef8:	ldr	r1, [r4, #36]	; 0x24
   18efc:	str	r2, [r4]
   18f00:	cmp	r3, r1
   18f04:	beq	19358 <fputs@plt+0xff54>
   18f08:	cmp	r2, r1
   18f0c:	beq	18f1c <fputs@plt+0xfb18>
   18f10:	mov	r1, r4
   18f14:	bl	18bc4 <fputs@plt+0xf7c0>
   18f18:	ldr	r3, [r4, #32]
   18f1c:	mov	r2, r6
   18f20:	str	r6, [r4, #36]	; 0x24
   18f24:	str	r6, [r4]
   18f28:	cmp	r2, r3
   18f2c:	strne	r3, [r4]
   18f30:	mvn	r5, #0
   18f34:	mov	r0, r5
   18f38:	add	sp, sp, #68	; 0x44
   18f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18f40:	ldr	r1, [r4, #24]
   18f44:	cmp	r1, #0
   18f48:	beq	18f30 <fputs@plt+0xfb2c>
   18f4c:	mov	r5, #1
   18f50:	add	r2, r2, #1
   18f54:	str	r3, [r4, #12]
   18f58:	str	r2, [r4]
   18f5c:	mov	r0, r5
   18f60:	add	sp, sp, #68	; 0x44
   18f64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18f68:	movw	r0, #60948	; 0xee14
   18f6c:	movt	r0, #1
   18f70:	bl	9158 <getenv@plt>
   18f74:	adds	r0, r0, #0
   18f78:	movne	r0, #1
   18f7c:	b	18d18 <fputs@plt+0xf914>
   18f80:	ldrb	r1, [r3, #1]
   18f84:	cmp	r1, #0
   18f88:	beq	18f40 <fputs@plt+0xfb3c>
   18f8c:	ldr	r2, [sp, #24]
   18f90:	cmp	r2, #0
   18f94:	moveq	r7, #1
   18f98:	beq	18fa8 <fputs@plt+0xfba4>
   18f9c:	cmp	r1, #45	; 0x2d
   18fa0:	moveq	r7, #2
   18fa4:	movne	r7, #1
   18fa8:	add	r7, r3, r7
   18fac:	str	r7, [r4, #20]
   18fb0:	b	18d78 <fputs@plt+0xf974>
   18fb4:	ldrb	r3, [r0]
   18fb8:	cmp	r3, #87	; 0x57
   18fbc:	ldrb	r3, [r0, #1]
   18fc0:	beq	19364 <fputs@plt+0xff60>
   18fc4:	cmp	r3, #58	; 0x3a
   18fc8:	bne	18f5c <fputs@plt+0xfb58>
   18fcc:	ldrb	r3, [r0, #2]
   18fd0:	cmp	r3, #58	; 0x3a
   18fd4:	ldrb	r3, [r8]
   18fd8:	beq	1958c <fputs@plt+0x10188>
   18fdc:	cmp	r3, #0
   18fe0:	ldr	r3, [r4]
   18fe4:	beq	19538 <fputs@plt+0x10134>
   18fe8:	add	r3, r3, #1
   18fec:	str	r8, [r4, #12]
   18ff0:	str	r3, [r4]
   18ff4:	mov	r3, #0
   18ff8:	str	r3, [r4, #20]
   18ffc:	b	18f5c <fputs@plt+0xfb58>
   19000:	ldrb	r3, [r7]
   19004:	cmp	r3, #61	; 0x3d
   19008:	cmpne	r3, #0
   1900c:	str	r3, [sp, #36]	; 0x24
   19010:	beq	194a8 <fputs@plt+0x100a4>
   19014:	add	r3, r7, #1
   19018:	mov	r1, r3
   1901c:	ldrb	r2, [r3], #1
   19020:	cmp	r2, #61	; 0x3d
   19024:	cmpne	r2, #0
   19028:	bne	19018 <fputs@plt+0xfc14>
   1902c:	str	r1, [sp, #40]	; 0x28
   19030:	ldr	r3, [sp, #24]
   19034:	ldr	fp, [r3]
   19038:	cmp	fp, #0
   1903c:	beq	194b0 <fputs@plt+0x100ac>
   19040:	ldr	sl, [sp, #24]
   19044:	mov	r5, #0
   19048:	ldr	r3, [sp, #40]	; 0x28
   1904c:	mvn	lr, #0
   19050:	str	r6, [sp, #44]	; 0x2c
   19054:	mov	r6, fp
   19058:	str	r9, [sp, #48]	; 0x30
   1905c:	rsb	r8, r7, r3
   19060:	str	r4, [sp, #52]	; 0x34
   19064:	mov	fp, r5
   19068:	str	lr, [sp, #56]	; 0x38
   1906c:	mov	r9, sl
   19070:	mov	r4, r5
   19074:	b	190a8 <fputs@plt+0xfca4>
   19078:	ldr	r3, [sp, #108]	; 0x6c
   1907c:	cmp	r3, #0
   19080:	bne	19094 <fputs@plt+0xfc90>
   19084:	ldr	r2, [fp, #4]
   19088:	ldr	r3, [r9, #4]
   1908c:	cmp	r2, r3
   19090:	beq	19184 <fputs@plt+0xfd80>
   19094:	mov	r4, #1
   19098:	ldr	r6, [r9, #16]!
   1909c:	add	r5, r5, #1
   190a0:	cmp	r6, #0
   190a4:	beq	190f4 <fputs@plt+0xfcf0>
   190a8:	mov	r0, r6
   190ac:	mov	r1, r7
   190b0:	mov	r2, r8
   190b4:	mov	sl, r9
   190b8:	bl	9398 <strncmp@plt>
   190bc:	cmp	r0, #0
   190c0:	bne	19098 <fputs@plt+0xfc94>
   190c4:	mov	r0, r6
   190c8:	bl	9218 <strlen@plt>
   190cc:	cmp	r0, r8
   190d0:	beq	192f4 <fputs@plt+0xfef0>
   190d4:	cmp	fp, #0
   190d8:	bne	19078 <fputs@plt+0xfc74>
   190dc:	mov	fp, r9
   190e0:	ldr	r6, [r9, #16]!
   190e4:	str	r5, [sp, #56]	; 0x38
   190e8:	add	r5, r5, #1
   190ec:	cmp	r6, #0
   190f0:	bne	190a8 <fputs@plt+0xfca4>
   190f4:	mov	r3, r4
   190f8:	cmp	r3, #0
   190fc:	ldr	r6, [sp, #44]	; 0x2c
   19100:	ldr	r9, [sp, #48]	; 0x30
   19104:	ldr	r4, [sp, #52]	; 0x34
   19108:	beq	19238 <fputs@plt+0xfe34>
   1910c:	ldr	r3, [sp, #8]
   19110:	cmp	r3, #0
   19114:	beq	19150 <fputs@plt+0xfd4c>
   19118:	movw	r1, #45480	; 0xb1a8
   1911c:	movt	r1, #2
   19120:	ldr	lr, [sp, #20]
   19124:	movw	r2, #60964	; 0xee24
   19128:	ldr	r0, [r1]
   1912c:	movt	r2, #1
   19130:	ldr	r1, [sp, #28]
   19134:	ldr	r3, [lr]
   19138:	str	r1, [sp]
   1913c:	mov	r1, #1
   19140:	bl	92fc <__fprintf_chk@plt>
   19144:	ldr	r3, [r4]
   19148:	ldr	r7, [r4, #20]
   1914c:	str	r3, [sp, #12]
   19150:	mov	r0, r7
   19154:	mov	r5, #63	; 0x3f
   19158:	bl	9218 <strlen@plt>
   1915c:	ldr	r3, [sp, #12]
   19160:	add	r2, r3, #1
   19164:	mov	r3, #0
   19168:	str	r2, [r4]
   1916c:	str	r3, [r4, #8]
   19170:	add	r0, r7, r0
   19174:	str	r0, [r4, #20]
   19178:	mov	r0, r5
   1917c:	add	sp, sp, #68	; 0x44
   19180:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19184:	ldr	r2, [fp, #8]
   19188:	ldr	r3, [r9, #8]
   1918c:	cmp	r2, r3
   19190:	bne	19094 <fputs@plt+0xfc90>
   19194:	ldr	r2, [fp, #12]
   19198:	ldr	r3, [r9, #12]
   1919c:	cmp	r2, r3
   191a0:	movne	r4, #1
   191a4:	b	19098 <fputs@plt+0xfc94>
   191a8:	ldr	r2, [r4, #36]	; 0x24
   191ac:	ldr	r3, [r4, #32]
   191b0:	b	18f28 <fputs@plt+0xfb24>
   191b4:	ldr	r1, [r4, #32]
   191b8:	ldr	r3, [r4, #36]	; 0x24
   191bc:	cmp	r1, r3
   191c0:	beq	1934c <fputs@plt+0xff48>
   191c4:	cmp	r2, r3
   191c8:	beq	191dc <fputs@plt+0xfdd8>
   191cc:	ldr	r0, [sp, #20]
   191d0:	mov	r1, r4
   191d4:	bl	18bc4 <fputs@plt+0xf7c0>
   191d8:	ldr	r2, [r4]
   191dc:	cmp	r6, r2
   191e0:	ble	19584 <fputs@plt+0x10180>
   191e4:	sub	r1, r2, #-1073741823	; 0xc0000001
   191e8:	mov	r3, r2
   191ec:	ldr	r2, [sp, #20]
   191f0:	add	r1, r2, r1, lsl #2
   191f4:	b	19208 <fputs@plt+0xfe04>
   191f8:	add	r3, r3, #1
   191fc:	str	r3, [r4]
   19200:	cmp	r3, r6
   19204:	beq	1922c <fputs@plt+0xfe28>
   19208:	ldr	r2, [r1, #4]!
   1920c:	ldrb	r0, [r2]
   19210:	cmp	r0, #45	; 0x2d
   19214:	bne	191f8 <fputs@plt+0xfdf4>
   19218:	ldrb	r2, [r2, #1]
   1921c:	cmp	r2, #0
   19220:	beq	191f8 <fputs@plt+0xfdf4>
   19224:	ldr	r2, [r4]
   19228:	b	19230 <fputs@plt+0xfe2c>
   1922c:	mov	r2, r3
   19230:	str	r3, [r4, #36]	; 0x24
   19234:	b	18ebc <fputs@plt+0xfab8>
   19238:	cmp	fp, #0
   1923c:	beq	194b0 <fputs@plt+0x100ac>
   19240:	ldr	r5, [sp, #56]	; 0x38
   19244:	mov	sl, fp
   19248:	ldr	r0, [sp, #40]	; 0x28
   1924c:	ldr	lr, [sp, #12]
   19250:	add	r3, lr, #1
   19254:	str	r3, [r4]
   19258:	ldrb	r2, [r0]
   1925c:	cmp	r2, #0
   19260:	beq	19304 <fputs@plt+0xff00>
   19264:	ldr	r3, [sl, #4]
   19268:	cmp	r3, #0
   1926c:	addne	r3, r0, #1
   19270:	strne	r3, [r4, #12]
   19274:	bne	19310 <fputs@plt+0xff0c>
   19278:	ldr	r3, [sp, #8]
   1927c:	cmp	r3, #0
   19280:	beq	192d4 <fputs@plt+0xfed0>
   19284:	ldr	r0, [sp, #20]
   19288:	ldr	lr, [sp, #60]	; 0x3c
   1928c:	ldr	r3, [r0, lr]
   19290:	ldrb	r2, [r3, #1]
   19294:	cmp	r2, #45	; 0x2d
   19298:	beq	19604 <fputs@plt+0x10200>
   1929c:	ldrb	ip, [r3]
   192a0:	movw	r0, #45480	; 0xb1a8
   192a4:	ldr	r1, [sp, #20]
   192a8:	movt	r0, #2
   192ac:	movw	r2, #61044	; 0xee74
   192b0:	movt	r2, #1
   192b4:	ldr	r3, [r1]
   192b8:	mov	r1, #1
   192bc:	str	ip, [sp]
   192c0:	ldr	ip, [sl]
   192c4:	ldr	r0, [r0]
   192c8:	str	ip, [sp, #4]
   192cc:	bl	92fc <__fprintf_chk@plt>
   192d0:	ldr	r7, [r4, #20]
   192d4:	mov	r0, r7
   192d8:	mov	r5, #63	; 0x3f
   192dc:	bl	9218 <strlen@plt>
   192e0:	ldr	r3, [sl, #12]
   192e4:	str	r3, [r4, #8]
   192e8:	add	r0, r7, r0
   192ec:	str	r0, [r4, #20]
   192f0:	b	18f5c <fputs@plt+0xfb58>
   192f4:	ldr	r6, [sp, #44]	; 0x2c
   192f8:	ldr	r9, [sp, #48]	; 0x30
   192fc:	ldr	r4, [sp, #52]	; 0x34
   19300:	b	19248 <fputs@plt+0xfe44>
   19304:	ldr	r1, [sl, #4]
   19308:	cmp	r1, #1
   1930c:	beq	19558 <fputs@plt+0x10154>
   19310:	mov	r0, r7
   19314:	bl	9218 <strlen@plt>
   19318:	ldr	r1, [sp, #104]	; 0x68
   1931c:	cmp	r1, #0
   19320:	add	r0, r7, r0
   19324:	str	r0, [r4, #20]
   19328:	beq	19330 <fputs@plt+0xff2c>
   1932c:	str	r5, [r1]
   19330:	ldr	r3, [sl, #8]
   19334:	cmp	r3, #0
   19338:	ldrne	r2, [sl, #12]
   1933c:	movne	r5, #0
   19340:	ldreq	r5, [sl, #12]
   19344:	strne	r2, [r3]
   19348:	b	18f5c <fputs@plt+0xfb58>
   1934c:	cmp	r2, r1
   19350:	strne	r2, [r4, #32]
   19354:	b	191dc <fputs@plt+0xfdd8>
   19358:	mov	r3, r2
   1935c:	str	r2, [r4, #32]
   19360:	b	18f1c <fputs@plt+0xfb18>
   19364:	cmp	r3, #59	; 0x3b
   19368:	bne	18fc4 <fputs@plt+0xfbc0>
   1936c:	ldrb	r3, [r8]
   19370:	cmp	r3, #0
   19374:	ldr	r3, [r4]
   19378:	beq	195e0 <fputs@plt+0x101dc>
   1937c:	add	r3, r3, #1
   19380:	str	r8, [sp, #16]
   19384:	str	r8, [r4, #12]
   19388:	str	r3, [r4]
   1938c:	ldr	r3, [sp, #16]
   19390:	str	r3, [r4, #20]
   19394:	ldrb	r7, [r3]
   19398:	cmp	r7, #61	; 0x3d
   1939c:	cmpne	r7, #0
   193a0:	beq	19848 <fputs@plt+0x10444>
   193a4:	add	r3, r3, #1
   193a8:	mov	r2, r3
   193ac:	ldrb	r7, [r3], #1
   193b0:	cmp	r7, #61	; 0x3d
   193b4:	cmpne	r7, #0
   193b8:	bne	193a8 <fputs@plt+0xffa4>
   193bc:	str	r2, [sp, #12]
   193c0:	ldr	r3, [sp, #24]
   193c4:	ldr	sl, [r3]
   193c8:	cmp	sl, #0
   193cc:	beq	19880 <fputs@plt+0x1047c>
   193d0:	ldr	fp, [sp, #24]
   193d4:	mov	r5, #0
   193d8:	ldr	lr, [sp, #16]
   193dc:	ldr	r3, [sp, #12]
   193e0:	str	r7, [sp, #28]
   193e4:	rsb	r8, lr, r3
   193e8:	str	r6, [sp, #32]
   193ec:	str	r9, [sp, #36]	; 0x24
   193f0:	mov	r7, lr
   193f4:	str	r4, [sp, #40]	; 0x28
   193f8:	mov	r6, r5
   193fc:	mov	r4, fp
   19400:	mov	r9, sl
   19404:	mov	fp, r5
   19408:	str	r5, [sp, #24]
   1940c:	mov	r0, r9
   19410:	mov	r1, r7
   19414:	mov	r2, r8
   19418:	mov	sl, r4
   1941c:	bl	9398 <strncmp@plt>
   19420:	cmp	r0, #0
   19424:	mov	r0, r9
   19428:	bne	19448 <fputs@plt+0x10044>
   1942c:	bl	9218 <strlen@plt>
   19430:	cmp	r8, r0
   19434:	beq	19688 <fputs@plt+0x10284>
   19438:	cmp	fp, #0
   1943c:	streq	r5, [sp, #24]
   19440:	movne	r6, #1
   19444:	moveq	fp, r4
   19448:	ldr	r9, [r4, #16]!
   1944c:	add	r5, r5, #1
   19450:	cmp	r9, #0
   19454:	bne	1940c <fputs@plt+0x10008>
   19458:	mov	ip, r6
   1945c:	cmp	ip, #0
   19460:	ldr	r7, [sp, #28]
   19464:	ldr	r6, [sp, #32]
   19468:	ldr	r9, [sp, #36]	; 0x24
   1946c:	ldr	r4, [sp, #40]	; 0x28
   19470:	beq	1970c <fputs@plt+0x10308>
   19474:	ldr	r3, [sp, #8]
   19478:	cmp	r3, #0
   1947c:	bne	19720 <fputs@plt+0x1031c>
   19480:	ldr	r6, [sp, #16]
   19484:	mov	r0, r6
   19488:	mov	r5, #63	; 0x3f
   1948c:	bl	9218 <strlen@plt>
   19490:	ldr	r3, [r4]
   19494:	add	r3, r3, #1
   19498:	str	r3, [r4]
   1949c:	add	r0, r6, r0
   194a0:	str	r0, [r4, #20]
   194a4:	b	18f5c <fputs@plt+0xfb58>
   194a8:	str	r7, [sp, #40]	; 0x28
   194ac:	b	19030 <fputs@plt+0xfc2c>
   194b0:	ldr	r3, [sp, #108]	; 0x6c
   194b4:	cmp	r3, #0
   194b8:	bne	19634 <fputs@plt+0x10230>
   194bc:	ldr	r3, [sp, #8]
   194c0:	cmp	r3, #0
   194c4:	beq	19510 <fputs@plt+0x1010c>
   194c8:	ldr	r3, [sp, #32]
   194cc:	cmp	r3, #45	; 0x2d
   194d0:	beq	19764 <fputs@plt+0x10360>
   194d4:	ldr	r0, [sp, #28]
   194d8:	movw	r1, #45480	; 0xb1a8
   194dc:	ldr	lr, [sp, #20]
   194e0:	movt	r1, #2
   194e4:	movw	r2, #61164	; 0xeeec
   194e8:	movt	r2, #1
   194ec:	ldrb	ip, [r0]
   194f0:	ldr	r3, [lr]
   194f4:	ldr	r0, [r1]
   194f8:	mov	r1, #1
   194fc:	str	r7, [sp, #4]
   19500:	str	ip, [sp]
   19504:	bl	92fc <__fprintf_chk@plt>
   19508:	ldr	r3, [r4]
   1950c:	str	r3, [sp, #12]
   19510:	ldr	r3, [sp, #12]
   19514:	mov	r5, #63	; 0x3f
   19518:	add	r2, r3, #1
   1951c:	movw	r3, #56684	; 0xdd6c
   19520:	str	r2, [r4]
   19524:	movt	r3, #1
   19528:	mov	r2, #0
   1952c:	str	r3, [r4, #20]
   19530:	str	r2, [r4, #8]
   19534:	b	18f5c <fputs@plt+0xfb58>
   19538:	cmp	r3, r6
   1953c:	beq	19664 <fputs@plt+0x10260>
   19540:	ldr	r0, [sp, #20]
   19544:	ldr	r2, [r0, r3, lsl #2]
   19548:	add	r3, r3, #1
   1954c:	str	r3, [r4]
   19550:	str	r2, [r4, #12]
   19554:	b	18ff4 <fputs@plt+0xfbf0>
   19558:	cmp	r6, r3
   1955c:	ble	195a8 <fputs@plt+0x101a4>
   19560:	ldr	r2, [sp, #20]
   19564:	ldr	lr, [sp, #60]	; 0x3c
   19568:	ldr	r0, [sp, #12]
   1956c:	add	r3, r2, lr
   19570:	add	r2, r0, #2
   19574:	str	r2, [r4]
   19578:	ldr	r3, [r3, #4]
   1957c:	str	r3, [r4, #12]
   19580:	b	19310 <fputs@plt+0xff0c>
   19584:	mov	r3, r2
   19588:	b	19230 <fputs@plt+0xfe2c>
   1958c:	cmp	r3, #0
   19590:	strne	r8, [r4, #12]
   19594:	streq	r3, [r4, #12]
   19598:	ldrne	r3, [r4]
   1959c:	addne	r3, r3, #1
   195a0:	strne	r3, [r4]
   195a4:	b	18ff4 <fputs@plt+0xfbf0>
   195a8:	ldr	r3, [sp, #8]
   195ac:	cmp	r3, #0
   195b0:	bne	19798 <fputs@plt+0x10394>
   195b4:	mov	r0, r7
   195b8:	bl	9218 <strlen@plt>
   195bc:	ldr	r3, [sl, #12]
   195c0:	str	r3, [r4, #8]
   195c4:	add	r0, r7, r0
   195c8:	str	r0, [r4, #20]
   195cc:	ldrb	r3, [r9]
   195d0:	cmp	r3, #58	; 0x3a
   195d4:	bne	18e78 <fputs@plt+0xfa74>
   195d8:	mov	r5, #58	; 0x3a
   195dc:	b	18f5c <fputs@plt+0xfb58>
   195e0:	cmp	r3, r6
   195e4:	beq	197fc <fputs@plt+0x103f8>
   195e8:	ldr	r0, [sp, #20]
   195ec:	ldr	r2, [r0, r3, lsl #2]
   195f0:	add	r3, r3, #1
   195f4:	str	r3, [r4]
   195f8:	str	r2, [sp, #16]
   195fc:	str	r2, [r4, #12]
   19600:	b	1938c <fputs@plt+0xff88>
   19604:	ldr	ip, [sl]
   19608:	movw	r1, #45480	; 0xb1a8
   1960c:	movt	r1, #2
   19610:	ldr	r3, [r0]
   19614:	movw	r2, #60996	; 0xee44
   19618:	movt	r2, #1
   1961c:	ldr	r0, [r1]
   19620:	mov	r1, #1
   19624:	str	ip, [sp]
   19628:	bl	92fc <__fprintf_chk@plt>
   1962c:	ldr	r7, [r4, #20]
   19630:	b	192d4 <fputs@plt+0xfed0>
   19634:	ldr	r3, [sp, #32]
   19638:	cmp	r3, #45	; 0x2d
   1963c:	beq	19758 <fputs@plt+0x10354>
   19640:	ldr	r1, [sp, #36]	; 0x24
   19644:	mov	r0, r9
   19648:	bl	917c <strchr@plt>
   1964c:	cmp	r0, #0
   19650:	bne	18de8 <fputs@plt+0xf9e4>
   19654:	ldr	r3, [sp, #8]
   19658:	cmp	r3, #0
   1965c:	bne	194d4 <fputs@plt+0x100d0>
   19660:	b	19510 <fputs@plt+0x1010c>
   19664:	ldr	r3, [sp, #8]
   19668:	cmp	r3, #0
   1966c:	bne	19854 <fputs@plt+0x10450>
   19670:	str	r7, [r4, #8]
   19674:	ldrb	r5, [r9]
   19678:	cmp	r5, #58	; 0x3a
   1967c:	movne	r5, #63	; 0x3f
   19680:	moveq	r5, #58	; 0x3a
   19684:	b	18ff4 <fputs@plt+0xfbf0>
   19688:	ldr	r7, [sp, #28]
   1968c:	ldr	r6, [sp, #32]
   19690:	ldr	r9, [sp, #36]	; 0x24
   19694:	ldr	r4, [sp, #40]	; 0x28
   19698:	cmp	r7, #0
   1969c:	beq	197cc <fputs@plt+0x103c8>
   196a0:	ldr	r3, [sl, #4]
   196a4:	cmp	r3, #0
   196a8:	ldrne	r0, [sp, #12]
   196ac:	addne	r3, r0, #1
   196b0:	strne	r3, [r4, #12]
   196b4:	bne	197d8 <fputs@plt+0x103d4>
   196b8:	ldr	r3, [sp, #8]
   196bc:	cmp	r3, #0
   196c0:	beq	196f0 <fputs@plt+0x102ec>
   196c4:	ldr	ip, [sl]
   196c8:	movw	r0, #45480	; 0xb1a8
   196cc:	ldr	lr, [sp, #20]
   196d0:	movt	r0, #2
   196d4:	movw	r2, #61328	; 0xef90
   196d8:	mov	r1, #1
   196dc:	movt	r2, #1
   196e0:	ldr	r3, [lr]
   196e4:	str	ip, [sp]
   196e8:	ldr	r0, [r0]
   196ec:	bl	92fc <__fprintf_chk@plt>
   196f0:	ldr	r6, [r4, #20]
   196f4:	mov	r5, #63	; 0x3f
   196f8:	mov	r0, r6
   196fc:	bl	9218 <strlen@plt>
   19700:	add	r0, r6, r0
   19704:	str	r0, [r4, #20]
   19708:	b	18f5c <fputs@plt+0xfb58>
   1970c:	cmp	fp, #0
   19710:	beq	19880 <fputs@plt+0x1047c>
   19714:	ldr	r5, [sp, #24]
   19718:	mov	sl, fp
   1971c:	b	19698 <fputs@plt+0x10294>
   19720:	ldr	ip, [r4]
   19724:	movw	r0, #45480	; 0xb1a8
   19728:	ldr	lr, [sp, #20]
   1972c:	movt	r0, #2
   19730:	movw	r2, #61292	; 0xef6c
   19734:	mov	r1, #1
   19738:	ldr	r0, [r0]
   1973c:	movt	r2, #1
   19740:	ldr	ip, [lr, ip, lsl #2]
   19744:	ldr	r3, [lr]
   19748:	str	ip, [sp]
   1974c:	bl	92fc <__fprintf_chk@plt>
   19750:	ldr	r6, [r4, #20]
   19754:	b	19484 <fputs@plt+0x10080>
   19758:	ldr	r3, [sp, #8]
   1975c:	cmp	r3, #0
   19760:	beq	19510 <fputs@plt+0x1010c>
   19764:	ldr	lr, [sp, #20]
   19768:	movw	r1, #45480	; 0xb1a8
   1976c:	movt	r1, #2
   19770:	movw	r2, #61132	; 0xeecc
   19774:	movt	r2, #1
   19778:	ldr	r3, [lr]
   1977c:	ldr	r0, [r1]
   19780:	mov	r1, #1
   19784:	str	r7, [sp]
   19788:	bl	92fc <__fprintf_chk@plt>
   1978c:	ldr	r3, [r4]
   19790:	str	r3, [sp, #12]
   19794:	b	19510 <fputs@plt+0x1010c>
   19798:	ldr	lr, [sp, #20]
   1979c:	movw	r0, #45480	; 0xb1a8
   197a0:	ldr	r3, [sp, #60]	; 0x3c
   197a4:	movt	r0, #2
   197a8:	movw	r2, #61092	; 0xeea4
   197ac:	movt	r2, #1
   197b0:	ldr	r0, [r0]
   197b4:	ldr	ip, [lr, r3]
   197b8:	ldr	r3, [lr]
   197bc:	str	ip, [sp]
   197c0:	bl	92fc <__fprintf_chk@plt>
   197c4:	ldr	r7, [r4, #20]
   197c8:	b	195b4 <fputs@plt+0x101b0>
   197cc:	ldr	r1, [sl, #4]
   197d0:	cmp	r1, #1
   197d4:	beq	19890 <fputs@plt+0x1048c>
   197d8:	ldr	r0, [sp, #16]
   197dc:	bl	9218 <strlen@plt>
   197e0:	ldr	r1, [sp, #104]	; 0x68
   197e4:	ldr	r3, [sp, #16]
   197e8:	cmp	r1, #0
   197ec:	add	r0, r3, r0
   197f0:	str	r0, [r4, #20]
   197f4:	bne	1932c <fputs@plt+0xff28>
   197f8:	b	19330 <fputs@plt+0xff2c>
   197fc:	ldr	r3, [sp, #8]
   19800:	cmp	r3, #0
   19804:	beq	19830 <fputs@plt+0x1042c>
   19808:	ldr	lr, [sp, #20]
   1980c:	movw	r1, #45480	; 0xb1a8
   19810:	movt	r1, #2
   19814:	str	r7, [sp]
   19818:	movw	r2, #61252	; 0xef44
   1981c:	movt	r2, #1
   19820:	ldr	r0, [r1]
   19824:	mov	r1, #1
   19828:	ldr	r3, [lr]
   1982c:	bl	92fc <__fprintf_chk@plt>
   19830:	str	r7, [r4, #8]
   19834:	ldrb	r5, [r9]
   19838:	cmp	r5, #58	; 0x3a
   1983c:	movne	r5, #63	; 0x3f
   19840:	moveq	r5, #58	; 0x3a
   19844:	b	18f5c <fputs@plt+0xfb58>
   19848:	ldr	r3, [sp, #16]
   1984c:	str	r3, [sp, #12]
   19850:	b	193c0 <fputs@plt+0xffbc>
   19854:	ldr	lr, [sp, #20]
   19858:	movw	r1, #45480	; 0xb1a8
   1985c:	movt	r1, #2
   19860:	str	r7, [sp]
   19864:	movw	r2, #61252	; 0xef44
   19868:	movt	r2, #1
   1986c:	ldr	r3, [lr]
   19870:	ldr	r0, [r1]
   19874:	mov	r1, #1
   19878:	bl	92fc <__fprintf_chk@plt>
   1987c:	b	19670 <fputs@plt+0x1026c>
   19880:	mov	r3, #0
   19884:	mov	r5, #87	; 0x57
   19888:	str	r3, [r4, #20]
   1988c:	b	18f5c <fputs@plt+0xfb58>
   19890:	ldr	r3, [r4]
   19894:	cmp	r6, r3
   19898:	ble	198b4 <fputs@plt+0x104b0>
   1989c:	ldr	r0, [sp, #20]
   198a0:	ldr	r2, [r0, r3, lsl #2]
   198a4:	add	r3, r3, #1
   198a8:	str	r3, [r4]
   198ac:	str	r2, [r4, #12]
   198b0:	b	197d8 <fputs@plt+0x103d4>
   198b4:	ldr	r2, [sp, #8]
   198b8:	cmp	r2, #0
   198bc:	beq	198ec <fputs@plt+0x104e8>
   198c0:	ldr	lr, [sp, #20]
   198c4:	sub	r3, r3, #-1073741823	; 0xc0000001
   198c8:	movw	r0, #45480	; 0xb1a8
   198cc:	movt	r0, #2
   198d0:	movw	r2, #61092	; 0xeea4
   198d4:	movt	r2, #1
   198d8:	ldr	ip, [lr, r3, lsl #2]
   198dc:	ldr	r0, [r0]
   198e0:	ldr	r3, [lr]
   198e4:	str	ip, [sp]
   198e8:	bl	92fc <__fprintf_chk@plt>
   198ec:	ldr	r5, [r4, #20]
   198f0:	mov	r0, r5
   198f4:	bl	9218 <strlen@plt>
   198f8:	add	r0, r5, r0
   198fc:	str	r0, [r4, #20]
   19900:	ldrb	r3, [r9]
   19904:	cmp	r3, #58	; 0x3a
   19908:	bne	18e78 <fputs@plt+0xfa74>
   1990c:	b	195d8 <fputs@plt+0x101d4>
   19910:	push	{r4, r5, r6, r7, r8, lr}
   19914:	sub	sp, sp, #16
   19918:	movw	r5, #41584	; 0xa270
   1991c:	movt	r5, #2
   19920:	ldr	r8, [sp, #40]	; 0x28
   19924:	movw	r4, #57048	; 0xded8
   19928:	ldr	r7, [sp, #44]	; 0x2c
   1992c:	movt	r4, #2
   19930:	ldr	r6, [sp, #48]	; 0x30
   19934:	ldr	ip, [r5, #4]
   19938:	ldr	lr, [r5]
   1993c:	str	r4, [sp, #12]
   19940:	str	r8, [sp]
   19944:	str	r7, [sp, #4]
   19948:	str	r6, [sp, #8]
   1994c:	str	ip, [r4, #4]
   19950:	str	lr, [r4]
   19954:	bl	18ca4 <fputs@plt+0xf8a0>
   19958:	ldr	ip, [r4]
   1995c:	movw	r3, #60324	; 0xeba4
   19960:	ldr	r1, [r4, #8]
   19964:	movt	r3, #2
   19968:	ldr	r2, [r4, #12]
   1996c:	str	ip, [r5]
   19970:	str	r1, [r5, #8]
   19974:	str	r2, [r3]
   19978:	add	sp, sp, #16
   1997c:	pop	{r4, r5, r6, r7, r8, pc}
   19980:	push	{lr}		; (str lr, [sp, #-4]!)
   19984:	sub	sp, sp, #20
   19988:	mov	ip, #0
   1998c:	mov	lr, #1
   19990:	str	ip, [sp]
   19994:	mov	r3, ip
   19998:	stmib	sp, {ip, lr}
   1999c:	bl	19910 <fputs@plt+0x1050c>
   199a0:	add	sp, sp, #20
   199a4:	pop	{pc}		; (ldr pc, [sp], #4)
   199a8:	push	{lr}		; (str lr, [sp, #-4]!)
   199ac:	sub	sp, sp, #20
   199b0:	mov	ip, #0
   199b4:	ldr	lr, [sp, #24]
   199b8:	str	ip, [sp, #4]
   199bc:	str	ip, [sp, #8]
   199c0:	str	lr, [sp]
   199c4:	bl	19910 <fputs@plt+0x1050c>
   199c8:	add	sp, sp, #20
   199cc:	pop	{pc}		; (ldr pc, [sp], #4)
   199d0:	push	{r4, lr}
   199d4:	sub	sp, sp, #16
   199d8:	mov	ip, #0
   199dc:	ldr	r4, [sp, #24]
   199e0:	ldr	lr, [sp, #28]
   199e4:	str	ip, [sp, #8]
   199e8:	stm	sp, {r4, ip}
   199ec:	str	lr, [sp, #12]
   199f0:	bl	18ca4 <fputs@plt+0xf8a0>
   199f4:	add	sp, sp, #16
   199f8:	pop	{r4, pc}
   199fc:	push	{r4, lr}
   19a00:	sub	sp, sp, #16
   19a04:	mov	lr, #0
   19a08:	mov	r4, #1
   19a0c:	ldr	ip, [sp, #24]
   19a10:	stmib	sp, {r4, lr}
   19a14:	str	ip, [sp]
   19a18:	bl	19910 <fputs@plt+0x1050c>
   19a1c:	add	sp, sp, #16
   19a20:	pop	{r4, pc}
   19a24:	push	{r4, r5, lr}
   19a28:	sub	sp, sp, #20
   19a2c:	mov	ip, #0
   19a30:	mov	r5, #1
   19a34:	ldr	r4, [sp, #32]
   19a38:	ldr	lr, [sp, #36]	; 0x24
   19a3c:	stm	sp, {r4, r5, ip, lr}
   19a40:	bl	18ca4 <fputs@plt+0xf8a0>
   19a44:	add	sp, sp, #20
   19a48:	pop	{r4, r5, pc}
   19a4c:	ldr	r3, [r0, #4]
   19a50:	push	{r4, r5, r6, lr}
   19a54:	cmp	r3, #0
   19a58:	mov	r5, r0
   19a5c:	ldr	r3, [r0]
   19a60:	movne	r4, #0
   19a64:	beq	19aac <fputs@plt+0x106a8>
   19a68:	ldr	r0, [r3, r4, lsl #3]
   19a6c:	lsl	r6, r4, #3
   19a70:	add	r2, r3, r6
   19a74:	add	r4, r4, #1
   19a78:	cmp	r0, #0
   19a7c:	beq	19a8c <fputs@plt+0x10688>
   19a80:	bl	9338 <_ZdaPv@plt>
   19a84:	ldr	r3, [r5]
   19a88:	add	r2, r3, r6
   19a8c:	ldr	r0, [r2, #4]
   19a90:	cmp	r0, #0
   19a94:	beq	19aa0 <fputs@plt+0x1069c>
   19a98:	bl	9338 <_ZdaPv@plt>
   19a9c:	ldr	r3, [r5]
   19aa0:	ldr	r2, [r5, #4]
   19aa4:	cmp	r2, r4
   19aa8:	bhi	19a68 <fputs@plt+0x10664>
   19aac:	cmp	r3, #0
   19ab0:	beq	19abc <fputs@plt+0x106b8>
   19ab4:	mov	r0, r3
   19ab8:	bl	9338 <_ZdaPv@plt>
   19abc:	mov	r0, r5
   19ac0:	pop	{r4, r5, r6, pc}
   19ac4:	mov	r2, #0
   19ac8:	str	r2, [r0]
   19acc:	str	r2, [r0, #4]
   19ad0:	bx	lr
   19ad4:	push	{r4, lr}
   19ad8:	mov	r4, r0
   19adc:	mov	r3, #17
   19ae0:	mov	r0, #136	; 0x88
   19ae4:	str	r3, [r4, #4]
   19ae8:	bl	92b4 <_Znaj@plt>
   19aec:	mov	r2, #0
   19af0:	add	r3, r0, #8
   19af4:	add	ip, r0, #144	; 0x90
   19af8:	str	r2, [r3, #-8]
   19afc:	add	r3, r3, #8
   19b00:	str	r2, [r3, #-12]
   19b04:	cmp	r3, ip
   19b08:	mov	r1, #0
   19b0c:	bne	19af8 <fputs@plt+0x106f4>
   19b10:	str	r0, [r4]
   19b14:	mov	r0, r4
   19b18:	str	r1, [r4, #8]
   19b1c:	pop	{r4, pc}
   19b20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19b24:	subs	r6, r1, #0
   19b28:	sub	sp, sp, #12
   19b2c:	mov	r8, r0
   19b30:	str	r2, [sp]
   19b34:	beq	19d44 <fputs@plt+0x10940>
   19b38:	mov	r0, r6
   19b3c:	bl	1b000 <_ZdlPv@@Base+0x26c>
   19b40:	ldr	r7, [r8, #4]
   19b44:	mov	r1, r7
   19b48:	str	r0, [sp, #4]
   19b4c:	bl	92c0 <__aeabi_uidivmod@plt>
   19b50:	ldr	r9, [r8]
   19b54:	mov	r4, r1
   19b58:	b	19b74 <fputs@plt+0x10770>
   19b5c:	bl	93e0 <strcmp@plt>
   19b60:	cmp	r0, #0
   19b64:	beq	19bec <fputs@plt+0x107e8>
   19b68:	cmp	r4, #0
   19b6c:	sub	r4, r4, #1
   19b70:	subeq	r4, r7, #1
   19b74:	ldr	r5, [r9, r4, lsl #3]
   19b78:	lsl	sl, r4, #3
   19b7c:	mov	r1, r6
   19b80:	add	fp, r9, sl
   19b84:	cmp	r5, #0
   19b88:	mov	r0, r5
   19b8c:	bne	19b5c <fputs@plt+0x10758>
   19b90:	ldr	r3, [sp]
   19b94:	cmp	r3, #0
   19b98:	beq	19d58 <fputs@plt+0x10954>
   19b9c:	ldr	r1, [r8, #8]
   19ba0:	cmp	r7, r1, lsl #2
   19ba4:	bls	19c1c <fputs@plt+0x10818>
   19ba8:	mov	r0, r6
   19bac:	bl	9218 <strlen@plt>
   19bb0:	add	r0, r0, #1
   19bb4:	bl	92b4 <_Znaj@plt>
   19bb8:	mov	r1, r6
   19bbc:	bl	9260 <strcpy@plt>
   19bc0:	ldr	r1, [r8]
   19bc4:	ldr	r4, [r8, #8]
   19bc8:	add	ip, r1, sl
   19bcc:	add	r3, r4, #1
   19bd0:	mov	r2, r0
   19bd4:	str	r2, [r1, sl]
   19bd8:	ldr	r2, [sp]
   19bdc:	str	r2, [ip, #4]
   19be0:	str	r3, [r8, #8]
   19be4:	add	sp, sp, #12
   19be8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19bec:	ldr	r0, [fp, #4]
   19bf0:	cmp	r0, #0
   19bf4:	beq	19c08 <fputs@plt+0x10804>
   19bf8:	bl	9338 <_ZdaPv@plt>
   19bfc:	ldr	r2, [r8]
   19c00:	add	fp, r2, sl
   19c04:	ldr	r5, [r2, sl]
   19c08:	ldr	r2, [sp]
   19c0c:	mov	r0, r5
   19c10:	str	r2, [fp, #4]
   19c14:	add	sp, sp, #12
   19c18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19c1c:	mov	r0, r7
   19c20:	bl	1b04c <_ZdlPv@@Base+0x2b8>
   19c24:	cmp	r0, #266338304	; 0xfe00000
   19c28:	mov	r4, r0
   19c2c:	str	r0, [r8, #4]
   19c30:	lslls	r0, r0, #3
   19c34:	mvnhi	r0, #0
   19c38:	bl	92b4 <_Znaj@plt>
   19c3c:	cmp	r4, #0
   19c40:	movne	r1, #0
   19c44:	addne	r3, r0, #8
   19c48:	movne	ip, r1
   19c4c:	beq	19c68 <fputs@plt+0x10864>
   19c50:	add	r1, r1, #1
   19c54:	str	ip, [r3, #-8]
   19c58:	cmp	r1, r4
   19c5c:	str	ip, [r3, #-4]
   19c60:	add	r3, r3, #8
   19c64:	bne	19c50 <fputs@plt+0x1084c>
   19c68:	cmp	r7, #0
   19c6c:	str	r0, [r8]
   19c70:	moveq	r4, r0
   19c74:	beq	19cf8 <fputs@plt+0x108f4>
   19c78:	mov	r4, #0
   19c7c:	mov	fp, r4
   19c80:	ldr	r0, [r9, r4]
   19c84:	cmp	r0, #0
   19c88:	beq	19ce4 <fputs@plt+0x108e0>
   19c8c:	add	sl, r9, r4
   19c90:	ldr	r3, [sl, #4]
   19c94:	cmp	r3, #0
   19c98:	beq	19d3c <fputs@plt+0x10938>
   19c9c:	bl	1b000 <_ZdlPv@@Base+0x26c>
   19ca0:	ldr	r5, [r8, #4]
   19ca4:	mov	r1, r5
   19ca8:	bl	92c0 <__aeabi_uidivmod@plt>
   19cac:	mov	r3, r1
   19cb0:	ldr	r1, [r8]
   19cb4:	b	19cc4 <fputs@plt+0x108c0>
   19cb8:	cmp	r3, #0
   19cbc:	sub	r3, r3, #1
   19cc0:	subeq	r3, r5, #1
   19cc4:	ldr	r0, [r1, r3, lsl #3]
   19cc8:	add	lr, r1, r3, lsl #3
   19ccc:	cmp	r0, #0
   19cd0:	bne	19cb8 <fputs@plt+0x108b4>
   19cd4:	ldr	r3, [r9, r4]
   19cd8:	str	r3, [lr]
   19cdc:	ldr	r3, [sl, #4]
   19ce0:	str	r3, [lr, #4]
   19ce4:	add	fp, fp, #1
   19ce8:	add	r4, r4, #8
   19cec:	cmp	fp, r7
   19cf0:	bne	19c80 <fputs@plt+0x1087c>
   19cf4:	ldr	r4, [r8]
   19cf8:	ldr	r5, [r8, #4]
   19cfc:	ldr	r0, [sp, #4]
   19d00:	mov	r1, r5
   19d04:	bl	92c0 <__aeabi_uidivmod@plt>
   19d08:	b	19d18 <fputs@plt+0x10914>
   19d0c:	cmp	r1, #0
   19d10:	sub	r1, r1, #1
   19d14:	subeq	r1, r5, #1
   19d18:	ldr	r0, [r4, r1, lsl #3]
   19d1c:	lsl	sl, r1, #3
   19d20:	cmp	r0, #0
   19d24:	bne	19d0c <fputs@plt+0x10908>
   19d28:	cmp	r9, #0
   19d2c:	beq	19ba8 <fputs@plt+0x107a4>
   19d30:	mov	r0, r9
   19d34:	bl	9338 <_ZdaPv@plt>
   19d38:	b	19ba8 <fputs@plt+0x107a4>
   19d3c:	bl	9338 <_ZdaPv@plt>
   19d40:	b	19ce4 <fputs@plt+0x108e0>
   19d44:	movw	r1, #61376	; 0xefc0
   19d48:	mov	r0, #32
   19d4c:	movt	r1, #1
   19d50:	bl	14028 <fputs@plt+0xac24>
   19d54:	b	19b38 <fputs@plt+0x10734>
   19d58:	ldr	r0, [sp]
   19d5c:	b	19be4 <fputs@plt+0x107e0>
   19d60:	push	{r4, r5, r6, r7, r8, lr}
   19d64:	subs	r6, r1, #0
   19d68:	mov	r5, r0
   19d6c:	beq	19dcc <fputs@plt+0x109c8>
   19d70:	mov	r0, r6
   19d74:	bl	1b000 <_ZdlPv@@Base+0x26c>
   19d78:	ldr	r8, [r5, #4]
   19d7c:	mov	r1, r8
   19d80:	bl	92c0 <__aeabi_uidivmod@plt>
   19d84:	ldr	r5, [r5]
   19d88:	mov	r4, r1
   19d8c:	b	19da8 <fputs@plt+0x109a4>
   19d90:	bl	93e0 <strcmp@plt>
   19d94:	cmp	r0, #0
   19d98:	beq	19dc4 <fputs@plt+0x109c0>
   19d9c:	cmp	r4, #0
   19da0:	sub	r4, r4, #1
   19da4:	subeq	r4, r8, #1
   19da8:	ldr	r3, [r5, r4, lsl #3]
   19dac:	mov	r1, r6
   19db0:	add	r7, r5, r4, lsl #3
   19db4:	cmp	r3, #0
   19db8:	mov	r0, r3
   19dbc:	bne	19d90 <fputs@plt+0x1098c>
   19dc0:	pop	{r4, r5, r6, r7, r8, pc}
   19dc4:	ldr	r0, [r7, #4]
   19dc8:	pop	{r4, r5, r6, r7, r8, pc}
   19dcc:	movw	r1, #61376	; 0xefc0
   19dd0:	mov	r0, #32
   19dd4:	movt	r1, #1
   19dd8:	bl	14028 <fputs@plt+0xac24>
   19ddc:	b	19d70 <fputs@plt+0x1096c>
   19de0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19de4:	mov	fp, r1
   19de8:	ldr	r6, [r1]
   19dec:	mov	sl, r0
   19df0:	cmp	r6, #0
   19df4:	beq	19e60 <fputs@plt+0x10a5c>
   19df8:	mov	r0, r6
   19dfc:	bl	1b000 <_ZdlPv@@Base+0x26c>
   19e00:	ldr	r9, [sl, #4]
   19e04:	mov	r1, r9
   19e08:	bl	92c0 <__aeabi_uidivmod@plt>
   19e0c:	ldr	r7, [sl]
   19e10:	mov	r4, r1
   19e14:	b	19e30 <fputs@plt+0x10a2c>
   19e18:	bl	93e0 <strcmp@plt>
   19e1c:	cmp	r0, #0
   19e20:	beq	19e4c <fputs@plt+0x10a48>
   19e24:	cmp	r4, #0
   19e28:	sub	r4, r4, #1
   19e2c:	subeq	r4, r9, #1
   19e30:	ldr	r5, [r7, r4, lsl #3]
   19e34:	mov	r1, r6
   19e38:	lsl	r8, r4, #3
   19e3c:	cmp	r5, #0
   19e40:	mov	r0, r5
   19e44:	bne	19e18 <fputs@plt+0x10a14>
   19e48:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e4c:	str	r5, [fp]
   19e50:	ldr	r3, [sl]
   19e54:	add	r8, r3, r8
   19e58:	ldr	r0, [r8, #4]
   19e5c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e60:	movw	r1, #61376	; 0xefc0
   19e64:	mov	r0, #32
   19e68:	movt	r1, #1
   19e6c:	bl	14028 <fputs@plt+0xac24>
   19e70:	b	19df8 <fputs@plt+0x109f4>
   19e74:	mov	r2, #0
   19e78:	stm	r0, {r1, r2}
   19e7c:	bx	lr
   19e80:	ldr	ip, [r0]
   19e84:	push	{r4, r5, r6, r7}
   19e88:	ldr	r3, [r0, #4]
   19e8c:	ldm	ip, {r6, r7}
   19e90:	cmp	r7, r3
   19e94:	bls	19ed8 <fputs@plt+0x10ad4>
   19e98:	ldr	r5, [r6, r3, lsl #3]
   19e9c:	add	r6, r6, r3, lsl #3
   19ea0:	cmp	r5, #0
   19ea4:	moveq	ip, r6
   19ea8:	beq	19ec0 <fputs@plt+0x10abc>
   19eac:	b	19ee8 <fputs@plt+0x10ae4>
   19eb0:	ldr	r5, [ip, #8]
   19eb4:	mov	ip, r4
   19eb8:	cmp	r5, #0
   19ebc:	bne	19ee8 <fputs@plt+0x10ae4>
   19ec0:	add	r3, r3, #1
   19ec4:	add	r4, ip, #8
   19ec8:	cmp	r7, r3
   19ecc:	mov	r6, r4
   19ed0:	bhi	19eb0 <fputs@plt+0x10aac>
   19ed4:	str	r3, [r0, #4]
   19ed8:	mov	r1, #0
   19edc:	mov	r0, r1
   19ee0:	pop	{r4, r5, r6, r7}
   19ee4:	bx	lr
   19ee8:	str	r5, [r1]
   19eec:	mov	r1, #1
   19ef0:	ldr	ip, [r6, #4]
   19ef4:	add	r3, r3, #1
   19ef8:	pop	{r4, r5, r6, r7}
   19efc:	str	ip, [r2]
   19f00:	str	r3, [r0, #4]
   19f04:	mov	r0, r1
   19f08:	bx	lr
   19f0c:	push	{r4, r5, r6, lr}
   19f10:	movw	r5, #41596	; 0xa27c
   19f14:	movt	r5, #2
   19f18:	mov	r6, r0
   19f1c:	mov	r4, #0
   19f20:	mov	r0, #4
   19f24:	bl	92b4 <_Znaj@plt>
   19f28:	add	ip, r5, r4
   19f2c:	ldr	r1, [r5, r4]
   19f30:	add	r4, r4, #8
   19f34:	ldr	ip, [ip, #4]
   19f38:	mov	r3, r0
   19f3c:	mov	r2, r0
   19f40:	str	ip, [r3]
   19f44:	movw	r0, #57088	; 0xdf00
   19f48:	movt	r0, #2
   19f4c:	bl	19b20 <fputs@plt+0x1071c>
   19f50:	cmp	r4, #3504	; 0xdb0
   19f54:	bne	19f20 <fputs@plt+0x10b1c>
   19f58:	mov	r0, r6
   19f5c:	pop	{r4, r5, r6, pc}
   19f60:	mov	r1, r0
   19f64:	movw	r0, #57088	; 0xdf00
   19f68:	push	{r3, lr}
   19f6c:	movt	r0, #2
   19f70:	bl	19d60 <fputs@plt+0x1095c>
   19f74:	cmp	r0, #0
   19f78:	ldrne	r0, [r0]
   19f7c:	pop	{r3, pc}
   19f80:	push	{r4, r5, r6, r7, r8, r9}
   19f84:	subs	r3, r0, #0
   19f88:	movw	r7, #57104	; 0xdf10
   19f8c:	movt	r7, #2
   19f90:	mov	ip, #0
   19f94:	movw	r6, #26215	; 0x6667
   19f98:	strb	ip, [r7, #21]
   19f9c:	add	r8, r7, #21
   19fa0:	movt	r6, #26214	; 0x6666
   19fa4:	blt	1a034 <fputs@plt+0x10c30>
   19fa8:	mov	r4, r8
   19fac:	mov	r9, #46	; 0x2e
   19fb0:	smull	r2, r5, r6, r3
   19fb4:	asr	r2, r3, #31
   19fb8:	add	ip, ip, #1
   19fbc:	sub	r0, r4, #1
   19fc0:	cmp	ip, r1
   19fc4:	strbeq	r9, [r4, #-2]
   19fc8:	subeq	r0, r4, #2
   19fcc:	rsb	r2, r2, r5, asr #2
   19fd0:	cmp	ip, r1
   19fd4:	cmpge	r2, #0
   19fd8:	add	r5, r2, r2, lsl #2
   19fdc:	sub	r5, r3, r5, lsl #1
   19fe0:	mov	r3, r2
   19fe4:	add	r5, r5, #48	; 0x30
   19fe8:	strb	r5, [r4, #-1]
   19fec:	mov	r4, r0
   19ff0:	bne	19fb0 <fputs@plt+0x10bac>
   19ff4:	cmp	r1, #0
   19ff8:	ble	1a02c <fputs@plt+0x10c28>
   19ffc:	ldrb	r2, [r7, #20]
   1a000:	cmp	r2, #48	; 0x30
   1a004:	bne	1a01c <fputs@plt+0x10c18>
   1a008:	ldr	r3, [pc, #168]	; 1a0b8 <fputs@plt+0x10cb4>
   1a00c:	mov	r8, r3
   1a010:	ldrb	r2, [r3, #-1]!
   1a014:	cmp	r2, #48	; 0x30
   1a018:	beq	1a00c <fputs@plt+0x10c08>
   1a01c:	cmp	r2, #46	; 0x2e
   1a020:	movne	r3, #0
   1a024:	strbne	r3, [r8]
   1a028:	beq	1a090 <fputs@plt+0x10c8c>
   1a02c:	pop	{r4, r5, r6, r7, r8, r9}
   1a030:	bx	lr
   1a034:	mov	r0, r8
   1a038:	mov	r9, #46	; 0x2e
   1a03c:	smull	r2, r5, r6, r3
   1a040:	asr	r2, r3, #31
   1a044:	add	ip, ip, #1
   1a048:	sub	r4, r0, #1
   1a04c:	cmp	ip, r1
   1a050:	strbeq	r9, [r0, #-2]
   1a054:	subeq	r4, r0, #2
   1a058:	rsb	r2, r2, r5, asr #2
   1a05c:	cmp	ip, r1
   1a060:	cmpge	r2, #0
   1a064:	add	r5, r2, r2, lsl #2
   1a068:	sub	r5, r3, r5, lsl #1
   1a06c:	mov	r3, r2
   1a070:	rsb	r5, r5, #48	; 0x30
   1a074:	strb	r5, [r0, #-1]
   1a078:	mov	r0, r4
   1a07c:	bne	1a03c <fputs@plt+0x10c38>
   1a080:	mov	r3, #45	; 0x2d
   1a084:	sub	r0, r4, #1
   1a088:	strb	r3, [r4, #-1]
   1a08c:	b	19ff4 <fputs@plt+0x10bf0>
   1a090:	sub	r3, r8, #1
   1a094:	cmp	r0, r3
   1a098:	moveq	r2, #48	; 0x30
   1a09c:	moveq	r3, #0
   1a0a0:	strbeq	r2, [r8, #-1]
   1a0a4:	movne	r3, #0
   1a0a8:	strbeq	r3, [r8]
   1a0ac:	strbne	r3, [r8, #-1]
   1a0b0:	pop	{r4, r5, r6, r7, r8, r9}
   1a0b4:	bx	lr
   1a0b8:	andeq	sp, r2, r4, lsr #30
   1a0bc:	subs	r3, r0, #0
   1a0c0:	ldr	r1, [pc, #120]	; 1a140 <fputs@plt+0x10d3c>
   1a0c4:	push	{r4}		; (str r4, [sp, #-4]!)
   1a0c8:	movw	r4, #26215	; 0x6667
   1a0cc:	movt	r4, #26214	; 0x6666
   1a0d0:	blt	1a104 <fputs@plt+0x10d00>
   1a0d4:	smull	r2, ip, r4, r3
   1a0d8:	asr	r2, r3, #31
   1a0dc:	mov	r0, r1
   1a0e0:	rsb	r2, r2, ip, asr #2
   1a0e4:	add	ip, r2, r2, lsl #2
   1a0e8:	sub	ip, r3, ip, lsl #1
   1a0ec:	subs	r3, r2, #0
   1a0f0:	add	r2, ip, #48	; 0x30
   1a0f4:	strb	r2, [r1], #-1
   1a0f8:	bne	1a0d4 <fputs@plt+0x10cd0>
   1a0fc:	pop	{r4}		; (ldr r4, [sp], #4)
   1a100:	bx	lr
   1a104:	smull	r2, r0, r4, r3
   1a108:	asr	r2, r3, #31
   1a10c:	mov	ip, r1
   1a110:	rsb	r2, r2, r0, asr #2
   1a114:	add	r0, r2, r2, lsl #2
   1a118:	sub	r0, r3, r0, lsl #1
   1a11c:	subs	r3, r2, #0
   1a120:	rsb	r2, r0, #48	; 0x30
   1a124:	strb	r2, [r1], #-1
   1a128:	bne	1a104 <fputs@plt+0x10d00>
   1a12c:	mov	r3, #45	; 0x2d
   1a130:	strb	r3, [ip, #-1]
   1a134:	mov	r0, r1
   1a138:	pop	{r4}		; (ldr r4, [sp], #4)
   1a13c:	bx	lr
   1a140:	andeq	sp, r2, fp, lsr pc
   1a144:	ldr	r2, [pc, #56]	; 1a184 <fputs@plt+0x10d80>
   1a148:	mov	r1, r0
   1a14c:	push	{r4}		; (str r4, [sp, #-4]!)
   1a150:	movw	r4, #52429	; 0xcccd
   1a154:	movt	r4, #52428	; 0xcccc
   1a158:	umull	r0, r3, r4, r1
   1a15c:	mov	r0, r2
   1a160:	lsr	r3, r3, #3
   1a164:	add	ip, r3, r3, lsl #2
   1a168:	sub	ip, r1, ip, lsl #1
   1a16c:	subs	r1, r3, #0
   1a170:	add	r3, ip, #48	; 0x30
   1a174:	strb	r3, [r2], #-1
   1a178:	bne	1a158 <fputs@plt+0x10d54>
   1a17c:	pop	{r4}		; (ldr r4, [sp], #4)
   1a180:	bx	lr
   1a184:	andeq	sp, r2, r3, asr pc
   1a188:	mov	r2, #0
   1a18c:	str	r2, [r0]
   1a190:	str	r2, [r0, #4]
   1a194:	bx	lr
   1a198:	push	{r4, lr}
   1a19c:	mov	r4, r0
   1a1a0:	mov	r3, #17
   1a1a4:	mov	r0, #136	; 0x88
   1a1a8:	str	r3, [r4, #4]
   1a1ac:	bl	92b4 <_Znaj@plt>
   1a1b0:	mov	r2, #0
   1a1b4:	add	r3, r0, #8
   1a1b8:	add	ip, r0, #144	; 0x90
   1a1bc:	str	r2, [r3, #-8]
   1a1c0:	add	r3, r3, #8
   1a1c4:	str	r2, [r3, #-12]
   1a1c8:	cmp	r3, ip
   1a1cc:	mov	r1, #0
   1a1d0:	bne	1a1bc <fputs@plt+0x10db8>
   1a1d4:	str	r0, [r4]
   1a1d8:	mov	r0, r4
   1a1dc:	str	r1, [r4, #8]
   1a1e0:	pop	{r4, pc}
   1a1e4:	ldr	r3, [r0, #4]
   1a1e8:	push	{r4, r5, r6, lr}
   1a1ec:	cmp	r3, #0
   1a1f0:	mov	r5, r0
   1a1f4:	ldr	r3, [r0]
   1a1f8:	movne	r4, #0
   1a1fc:	beq	1a244 <fputs@plt+0x10e40>
   1a200:	ldr	r0, [r3, r4, lsl #3]
   1a204:	lsl	r6, r4, #3
   1a208:	add	r2, r3, r6
   1a20c:	add	r4, r4, #1
   1a210:	cmp	r0, #0
   1a214:	beq	1a224 <fputs@plt+0x10e20>
   1a218:	bl	9338 <_ZdaPv@plt>
   1a21c:	ldr	r3, [r5]
   1a220:	add	r2, r3, r6
   1a224:	ldr	r0, [r2, #4]
   1a228:	cmp	r0, #0
   1a22c:	beq	1a238 <fputs@plt+0x10e34>
   1a230:	bl	9338 <_ZdaPv@plt>
   1a234:	ldr	r3, [r5]
   1a238:	ldr	r2, [r5, #4]
   1a23c:	cmp	r2, r4
   1a240:	bhi	1a200 <fputs@plt+0x10dfc>
   1a244:	cmp	r3, #0
   1a248:	beq	1a254 <fputs@plt+0x10e50>
   1a24c:	mov	r0, r3
   1a250:	bl	9338 <_ZdaPv@plt>
   1a254:	mov	r0, r5
   1a258:	pop	{r4, r5, r6, pc}
   1a25c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a260:	subs	r6, r1, #0
   1a264:	sub	sp, sp, #12
   1a268:	mov	r8, r0
   1a26c:	str	r2, [sp]
   1a270:	beq	1a480 <fputs@plt+0x1107c>
   1a274:	mov	r0, r6
   1a278:	bl	1b000 <_ZdlPv@@Base+0x26c>
   1a27c:	ldr	r7, [r8, #4]
   1a280:	mov	r1, r7
   1a284:	str	r0, [sp, #4]
   1a288:	bl	92c0 <__aeabi_uidivmod@plt>
   1a28c:	ldr	r9, [r8]
   1a290:	mov	r4, r1
   1a294:	b	1a2b0 <fputs@plt+0x10eac>
   1a298:	bl	93e0 <strcmp@plt>
   1a29c:	cmp	r0, #0
   1a2a0:	beq	1a328 <fputs@plt+0x10f24>
   1a2a4:	cmp	r4, #0
   1a2a8:	sub	r4, r4, #1
   1a2ac:	subeq	r4, r7, #1
   1a2b0:	ldr	r5, [r9, r4, lsl #3]
   1a2b4:	lsl	sl, r4, #3
   1a2b8:	mov	r1, r6
   1a2bc:	add	fp, r9, sl
   1a2c0:	cmp	r5, #0
   1a2c4:	mov	r0, r5
   1a2c8:	bne	1a298 <fputs@plt+0x10e94>
   1a2cc:	ldr	r3, [sp]
   1a2d0:	cmp	r3, #0
   1a2d4:	beq	1a494 <fputs@plt+0x11090>
   1a2d8:	ldr	r1, [r8, #8]
   1a2dc:	cmp	r7, r1, lsl #2
   1a2e0:	bls	1a358 <fputs@plt+0x10f54>
   1a2e4:	mov	r0, r6
   1a2e8:	bl	9218 <strlen@plt>
   1a2ec:	add	r0, r0, #1
   1a2f0:	bl	92b4 <_Znaj@plt>
   1a2f4:	mov	r1, r6
   1a2f8:	bl	9260 <strcpy@plt>
   1a2fc:	ldr	r1, [r8]
   1a300:	ldr	r4, [r8, #8]
   1a304:	add	ip, r1, sl
   1a308:	add	r3, r4, #1
   1a30c:	mov	r2, r0
   1a310:	str	r2, [r1, sl]
   1a314:	ldr	r2, [sp]
   1a318:	str	r2, [ip, #4]
   1a31c:	str	r3, [r8, #8]
   1a320:	add	sp, sp, #12
   1a324:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a328:	ldr	r0, [fp, #4]
   1a32c:	cmp	r0, #0
   1a330:	beq	1a344 <fputs@plt+0x10f40>
   1a334:	bl	9338 <_ZdaPv@plt>
   1a338:	ldr	r2, [r8]
   1a33c:	add	fp, r2, sl
   1a340:	ldr	r5, [r2, sl]
   1a344:	ldr	r2, [sp]
   1a348:	mov	r0, r5
   1a34c:	str	r2, [fp, #4]
   1a350:	add	sp, sp, #12
   1a354:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a358:	mov	r0, r7
   1a35c:	bl	1b04c <_ZdlPv@@Base+0x2b8>
   1a360:	cmp	r0, #266338304	; 0xfe00000
   1a364:	mov	r4, r0
   1a368:	str	r0, [r8, #4]
   1a36c:	lslls	r0, r0, #3
   1a370:	mvnhi	r0, #0
   1a374:	bl	92b4 <_Znaj@plt>
   1a378:	cmp	r4, #0
   1a37c:	movne	r1, #0
   1a380:	addne	r3, r0, #8
   1a384:	movne	ip, r1
   1a388:	beq	1a3a4 <fputs@plt+0x10fa0>
   1a38c:	add	r1, r1, #1
   1a390:	str	ip, [r3, #-8]
   1a394:	cmp	r1, r4
   1a398:	str	ip, [r3, #-4]
   1a39c:	add	r3, r3, #8
   1a3a0:	bne	1a38c <fputs@plt+0x10f88>
   1a3a4:	cmp	r7, #0
   1a3a8:	str	r0, [r8]
   1a3ac:	moveq	r4, r0
   1a3b0:	beq	1a434 <fputs@plt+0x11030>
   1a3b4:	mov	r4, #0
   1a3b8:	mov	fp, r4
   1a3bc:	ldr	r0, [r9, r4]
   1a3c0:	cmp	r0, #0
   1a3c4:	beq	1a420 <fputs@plt+0x1101c>
   1a3c8:	add	sl, r9, r4
   1a3cc:	ldr	r3, [sl, #4]
   1a3d0:	cmp	r3, #0
   1a3d4:	beq	1a478 <fputs@plt+0x11074>
   1a3d8:	bl	1b000 <_ZdlPv@@Base+0x26c>
   1a3dc:	ldr	r5, [r8, #4]
   1a3e0:	mov	r1, r5
   1a3e4:	bl	92c0 <__aeabi_uidivmod@plt>
   1a3e8:	mov	r3, r1
   1a3ec:	ldr	r1, [r8]
   1a3f0:	b	1a400 <fputs@plt+0x10ffc>
   1a3f4:	cmp	r3, #0
   1a3f8:	sub	r3, r3, #1
   1a3fc:	subeq	r3, r5, #1
   1a400:	ldr	r0, [r1, r3, lsl #3]
   1a404:	add	lr, r1, r3, lsl #3
   1a408:	cmp	r0, #0
   1a40c:	bne	1a3f4 <fputs@plt+0x10ff0>
   1a410:	ldr	r3, [r9, r4]
   1a414:	str	r3, [lr]
   1a418:	ldr	r3, [sl, #4]
   1a41c:	str	r3, [lr, #4]
   1a420:	add	fp, fp, #1
   1a424:	add	r4, r4, #8
   1a428:	cmp	fp, r7
   1a42c:	bne	1a3bc <fputs@plt+0x10fb8>
   1a430:	ldr	r4, [r8]
   1a434:	ldr	r5, [r8, #4]
   1a438:	ldr	r0, [sp, #4]
   1a43c:	mov	r1, r5
   1a440:	bl	92c0 <__aeabi_uidivmod@plt>
   1a444:	b	1a454 <fputs@plt+0x11050>
   1a448:	cmp	r1, #0
   1a44c:	sub	r1, r1, #1
   1a450:	subeq	r1, r5, #1
   1a454:	ldr	r0, [r4, r1, lsl #3]
   1a458:	lsl	sl, r1, #3
   1a45c:	cmp	r0, #0
   1a460:	bne	1a448 <fputs@plt+0x11044>
   1a464:	cmp	r9, #0
   1a468:	beq	1a2e4 <fputs@plt+0x10ee0>
   1a46c:	mov	r0, r9
   1a470:	bl	9338 <_ZdaPv@plt>
   1a474:	b	1a2e4 <fputs@plt+0x10ee0>
   1a478:	bl	9338 <_ZdaPv@plt>
   1a47c:	b	1a420 <fputs@plt+0x1101c>
   1a480:	movw	r1, #896	; 0x380
   1a484:	mov	r0, #42	; 0x2a
   1a488:	movt	r1, #2
   1a48c:	bl	14028 <fputs@plt+0xac24>
   1a490:	b	1a274 <fputs@plt+0x10e70>
   1a494:	ldr	r0, [sp]
   1a498:	b	1a320 <fputs@plt+0x10f1c>
   1a49c:	push	{r4, r5, r6, r7, r8, lr}
   1a4a0:	subs	r6, r1, #0
   1a4a4:	mov	r5, r0
   1a4a8:	beq	1a508 <fputs@plt+0x11104>
   1a4ac:	mov	r0, r6
   1a4b0:	bl	1b000 <_ZdlPv@@Base+0x26c>
   1a4b4:	ldr	r8, [r5, #4]
   1a4b8:	mov	r1, r8
   1a4bc:	bl	92c0 <__aeabi_uidivmod@plt>
   1a4c0:	ldr	r5, [r5]
   1a4c4:	mov	r4, r1
   1a4c8:	b	1a4e4 <fputs@plt+0x110e0>
   1a4cc:	bl	93e0 <strcmp@plt>
   1a4d0:	cmp	r0, #0
   1a4d4:	beq	1a500 <fputs@plt+0x110fc>
   1a4d8:	cmp	r4, #0
   1a4dc:	sub	r4, r4, #1
   1a4e0:	subeq	r4, r8, #1
   1a4e4:	ldr	r3, [r5, r4, lsl #3]
   1a4e8:	mov	r1, r6
   1a4ec:	add	r7, r5, r4, lsl #3
   1a4f0:	cmp	r3, #0
   1a4f4:	mov	r0, r3
   1a4f8:	bne	1a4cc <fputs@plt+0x110c8>
   1a4fc:	pop	{r4, r5, r6, r7, r8, pc}
   1a500:	ldr	r0, [r7, #4]
   1a504:	pop	{r4, r5, r6, r7, r8, pc}
   1a508:	movw	r1, #896	; 0x380
   1a50c:	mov	r0, #42	; 0x2a
   1a510:	movt	r1, #2
   1a514:	bl	14028 <fputs@plt+0xac24>
   1a518:	b	1a4ac <fputs@plt+0x110a8>
   1a51c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a520:	mov	fp, r1
   1a524:	ldr	r6, [r1]
   1a528:	mov	sl, r0
   1a52c:	cmp	r6, #0
   1a530:	beq	1a59c <fputs@plt+0x11198>
   1a534:	mov	r0, r6
   1a538:	bl	1b000 <_ZdlPv@@Base+0x26c>
   1a53c:	ldr	r9, [sl, #4]
   1a540:	mov	r1, r9
   1a544:	bl	92c0 <__aeabi_uidivmod@plt>
   1a548:	ldr	r7, [sl]
   1a54c:	mov	r4, r1
   1a550:	b	1a56c <fputs@plt+0x11168>
   1a554:	bl	93e0 <strcmp@plt>
   1a558:	cmp	r0, #0
   1a55c:	beq	1a588 <fputs@plt+0x11184>
   1a560:	cmp	r4, #0
   1a564:	sub	r4, r4, #1
   1a568:	subeq	r4, r9, #1
   1a56c:	ldr	r5, [r7, r4, lsl #3]
   1a570:	mov	r1, r6
   1a574:	lsl	r8, r4, #3
   1a578:	cmp	r5, #0
   1a57c:	mov	r0, r5
   1a580:	bne	1a554 <fputs@plt+0x11150>
   1a584:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a588:	str	r5, [fp]
   1a58c:	ldr	r3, [sl]
   1a590:	add	r8, r3, r8
   1a594:	ldr	r0, [r8, #4]
   1a598:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a59c:	movw	r1, #896	; 0x380
   1a5a0:	mov	r0, #42	; 0x2a
   1a5a4:	movt	r1, #2
   1a5a8:	bl	14028 <fputs@plt+0xac24>
   1a5ac:	b	1a534 <fputs@plt+0x11130>
   1a5b0:	mov	r2, #0
   1a5b4:	stm	r0, {r1, r2}
   1a5b8:	bx	lr
   1a5bc:	ldr	ip, [r0]
   1a5c0:	push	{r4, r5, r6, r7}
   1a5c4:	ldr	r3, [r0, #4]
   1a5c8:	ldm	ip, {r6, r7}
   1a5cc:	cmp	r7, r3
   1a5d0:	bls	1a614 <fputs@plt+0x11210>
   1a5d4:	ldr	r5, [r6, r3, lsl #3]
   1a5d8:	add	r6, r6, r3, lsl #3
   1a5dc:	cmp	r5, #0
   1a5e0:	moveq	ip, r6
   1a5e4:	beq	1a5fc <fputs@plt+0x111f8>
   1a5e8:	b	1a624 <fputs@plt+0x11220>
   1a5ec:	ldr	r5, [ip, #8]
   1a5f0:	mov	ip, r4
   1a5f4:	cmp	r5, #0
   1a5f8:	bne	1a624 <fputs@plt+0x11220>
   1a5fc:	add	r3, r3, #1
   1a600:	add	r4, ip, #8
   1a604:	cmp	r7, r3
   1a608:	mov	r6, r4
   1a60c:	bhi	1a5ec <fputs@plt+0x111e8>
   1a610:	str	r3, [r0, #4]
   1a614:	mov	r1, #0
   1a618:	mov	r0, r1
   1a61c:	pop	{r4, r5, r6, r7}
   1a620:	bx	lr
   1a624:	str	r5, [r1]
   1a628:	mov	r1, #1
   1a62c:	ldr	ip, [r6, #4]
   1a630:	add	r3, r3, #1
   1a634:	pop	{r4, r5, r6, r7}
   1a638:	str	ip, [r2]
   1a63c:	str	r3, [r0, #4]
   1a640:	mov	r0, r1
   1a644:	bx	lr
   1a648:	mvn	r1, #0
   1a64c:	mov	r2, #0
   1a650:	stm	r0, {r1, r2}
   1a654:	bx	lr
   1a658:	push	{r3, r4, r5, lr}
   1a65c:	mov	r5, r0
   1a660:	mov	r3, #17
   1a664:	mov	r0, #136	; 0x88
   1a668:	str	r3, [r5, #4]
   1a66c:	bl	92b4 <_Znaj@plt>
   1a670:	mvn	ip, #0
   1a674:	mov	r1, #0
   1a678:	add	r3, r0, #8
   1a67c:	add	r4, r0, #144	; 0x90
   1a680:	str	ip, [r3, #-8]
   1a684:	add	r3, r3, #8
   1a688:	str	r1, [r3, #-12]
   1a68c:	cmp	r3, r4
   1a690:	mov	r2, #0
   1a694:	bne	1a680 <fputs@plt+0x1127c>
   1a698:	str	r0, [r5]
   1a69c:	mov	r0, r5
   1a6a0:	str	r2, [r5, #8]
   1a6a4:	pop	{r3, r4, r5, pc}
   1a6a8:	ldr	r1, [r0, #4]
   1a6ac:	push	{r3, r4, r5, lr}
   1a6b0:	cmp	r1, #0
   1a6b4:	mov	r5, r0
   1a6b8:	ldr	r2, [r0]
   1a6bc:	movne	r4, #0
   1a6c0:	beq	1a6ec <fputs@plt+0x112e8>
   1a6c4:	add	r3, r2, r4, lsl #3
   1a6c8:	add	r4, r4, #1
   1a6cc:	ldr	r0, [r3, #4]
   1a6d0:	cmp	r0, #0
   1a6d4:	beq	1a6e4 <fputs@plt+0x112e0>
   1a6d8:	bl	9338 <_ZdaPv@plt>
   1a6dc:	ldr	r2, [r5]
   1a6e0:	ldr	r1, [r5, #4]
   1a6e4:	cmp	r1, r4
   1a6e8:	bhi	1a6c4 <fputs@plt+0x112c0>
   1a6ec:	cmp	r2, #0
   1a6f0:	beq	1a6fc <fputs@plt+0x112f8>
   1a6f4:	mov	r0, r2
   1a6f8:	bl	9338 <_ZdaPv@plt>
   1a6fc:	mov	r0, r5
   1a700:	pop	{r3, r4, r5, pc}
   1a704:	push	{r4, lr}
   1a708:	mov	r4, r0
   1a70c:	add	r0, r0, #1040	; 0x410
   1a710:	bl	1a6a8 <fputs@plt+0x112a4>
   1a714:	add	r0, r4, #4
   1a718:	bl	1a1e4 <fputs@plt+0x10de0>
   1a71c:	mov	r0, r4
   1a720:	pop	{r4, pc}
   1a724:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a728:	subs	r8, r1, #0
   1a72c:	sub	sp, sp, #12
   1a730:	mov	r6, r0
   1a734:	mov	r7, r2
   1a738:	blt	1a8f8 <fputs@plt+0x114f4>
   1a73c:	ldr	sl, [r6, #4]
   1a740:	mov	r0, r8
   1a744:	mov	r1, sl
   1a748:	bl	92c0 <__aeabi_uidivmod@plt>
   1a74c:	ldr	r4, [r6]
   1a750:	b	1a768 <fputs@plt+0x11364>
   1a754:	cmp	r8, r3
   1a758:	beq	1a7ac <fputs@plt+0x113a8>
   1a75c:	cmp	r1, #0
   1a760:	sub	r1, r1, #1
   1a764:	subeq	r1, sl, #1
   1a768:	ldr	r3, [r4, r1, lsl #3]
   1a76c:	lsl	r5, r1, #3
   1a770:	add	r2, r4, r5
   1a774:	cmp	r3, #0
   1a778:	bge	1a754 <fputs@plt+0x11350>
   1a77c:	cmp	r7, #0
   1a780:	beq	1a7a4 <fputs@plt+0x113a0>
   1a784:	ldr	r3, [r6, #8]
   1a788:	add	r1, r3, r3, lsl #1
   1a78c:	cmp	r1, sl, lsl #1
   1a790:	bcs	1a7d0 <fputs@plt+0x113cc>
   1a794:	str	r8, [r2]
   1a798:	add	r3, r3, #1
   1a79c:	str	r7, [r2, #4]
   1a7a0:	str	r3, [r6, #8]
   1a7a4:	add	sp, sp, #12
   1a7a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a7ac:	ldr	r0, [r2, #4]
   1a7b0:	cmp	r0, #0
   1a7b4:	beq	1a7c4 <fputs@plt+0x113c0>
   1a7b8:	bl	9338 <_ZdaPv@plt>
   1a7bc:	ldr	r2, [r6]
   1a7c0:	add	r2, r2, r5
   1a7c4:	str	r7, [r2, #4]
   1a7c8:	add	sp, sp, #12
   1a7cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a7d0:	mov	r0, sl
   1a7d4:	bl	1b04c <_ZdlPv@@Base+0x2b8>
   1a7d8:	cmp	r0, #266338304	; 0xfe00000
   1a7dc:	mov	r9, r0
   1a7e0:	str	r0, [r6, #4]
   1a7e4:	lslls	r0, r0, #3
   1a7e8:	mvnhi	r0, #0
   1a7ec:	bl	92b4 <_Znaj@plt>
   1a7f0:	cmp	r9, #0
   1a7f4:	movne	r2, #0
   1a7f8:	mvnne	r1, #0
   1a7fc:	mov	r5, r0
   1a800:	addne	r3, r0, #8
   1a804:	movne	r0, r2
   1a808:	beq	1a824 <fputs@plt+0x11420>
   1a80c:	add	r2, r2, #1
   1a810:	str	r1, [r3, #-8]
   1a814:	cmp	r2, r9
   1a818:	str	r0, [r3, #-4]
   1a81c:	add	r3, r3, #8
   1a820:	bne	1a80c <fputs@plt+0x11408>
   1a824:	cmp	sl, #0
   1a828:	str	r5, [r6]
   1a82c:	beq	1a90c <fputs@plt+0x11508>
   1a830:	ldr	fp, [r6, #4]
   1a834:	mov	r9, #0
   1a838:	lsl	sl, sl, #3
   1a83c:	str	sl, [sp, #4]
   1a840:	ldr	r3, [r4, r9]
   1a844:	cmp	r3, #0
   1a848:	blt	1a894 <fputs@plt+0x11490>
   1a84c:	add	r2, r4, r9
   1a850:	ldr	sl, [r2, #4]
   1a854:	cmp	sl, #0
   1a858:	beq	1a894 <fputs@plt+0x11490>
   1a85c:	mov	r0, r3
   1a860:	mov	r1, fp
   1a864:	str	r3, [sp]
   1a868:	bl	92c0 <__aeabi_uidivmod@plt>
   1a86c:	ldr	r3, [sp]
   1a870:	b	1a880 <fputs@plt+0x1147c>
   1a874:	cmp	r1, #0
   1a878:	sub	r1, r1, #1
   1a87c:	subeq	r1, fp, #1
   1a880:	ldr	r0, [r5, r1, lsl #3]
   1a884:	add	ip, r5, r1, lsl #3
   1a888:	cmp	r0, #0
   1a88c:	bge	1a874 <fputs@plt+0x11470>
   1a890:	stm	ip, {r3, sl}
   1a894:	ldr	r3, [sp, #4]
   1a898:	add	r9, r9, #8
   1a89c:	cmp	r9, r3
   1a8a0:	bne	1a840 <fputs@plt+0x1143c>
   1a8a4:	mov	r0, r8
   1a8a8:	mov	r1, fp
   1a8ac:	bl	92c0 <__aeabi_uidivmod@plt>
   1a8b0:	b	1a8c0 <fputs@plt+0x114bc>
   1a8b4:	cmp	r1, #0
   1a8b8:	sub	r1, r1, #1
   1a8bc:	subeq	r1, fp, #1
   1a8c0:	ldr	r3, [r5, r1, lsl #3]
   1a8c4:	lsl	r9, r1, #3
   1a8c8:	add	r2, r5, r9
   1a8cc:	cmp	r3, #0
   1a8d0:	bge	1a8b4 <fputs@plt+0x114b0>
   1a8d4:	cmp	r4, #0
   1a8d8:	ldreq	r3, [r6, #8]
   1a8dc:	beq	1a794 <fputs@plt+0x11390>
   1a8e0:	mov	r0, r4
   1a8e4:	bl	9338 <_ZdaPv@plt>
   1a8e8:	ldr	r2, [r6]
   1a8ec:	ldr	r3, [r6, #8]
   1a8f0:	add	r2, r2, r9
   1a8f4:	b	1a794 <fputs@plt+0x11390>
   1a8f8:	movw	r1, #896	; 0x380
   1a8fc:	mov	r0, #46	; 0x2e
   1a900:	movt	r1, #2
   1a904:	bl	14028 <fputs@plt+0xac24>
   1a908:	b	1a73c <fputs@plt+0x11338>
   1a90c:	ldr	fp, [r6, #4]
   1a910:	b	1a8a4 <fputs@plt+0x114a0>
   1a914:	push	{r4, r5, r6, lr}
   1a918:	subs	r4, r1, #0
   1a91c:	mov	r6, r0
   1a920:	blt	1a970 <fputs@plt+0x1156c>
   1a924:	ldr	r5, [r6, #4]
   1a928:	mov	r0, r4
   1a92c:	mov	r1, r5
   1a930:	bl	92c0 <__aeabi_uidivmod@plt>
   1a934:	ldr	r2, [r6]
   1a938:	b	1a950 <fputs@plt+0x1154c>
   1a93c:	cmp	r4, r3
   1a940:	beq	1a968 <fputs@plt+0x11564>
   1a944:	cmp	r1, #0
   1a948:	sub	r1, r1, #1
   1a94c:	subeq	r1, r5, #1
   1a950:	ldr	r3, [r2, r1, lsl #3]
   1a954:	add	r0, r2, r1, lsl #3
   1a958:	cmp	r3, #0
   1a95c:	bge	1a93c <fputs@plt+0x11538>
   1a960:	mov	r0, #0
   1a964:	pop	{r4, r5, r6, pc}
   1a968:	ldr	r0, [r0, #4]
   1a96c:	pop	{r4, r5, r6, pc}
   1a970:	movw	r1, #896	; 0x380
   1a974:	mov	r0, #46	; 0x2e
   1a978:	movt	r1, #2
   1a97c:	bl	14028 <fputs@plt+0xac24>
   1a980:	b	1a924 <fputs@plt+0x11520>
   1a984:	mov	r2, #0
   1a988:	stm	r0, {r1, r2}
   1a98c:	bx	lr
   1a990:	ldr	ip, [r0]
   1a994:	push	{r4, r5, r6}
   1a998:	ldr	r3, [r0, #4]
   1a99c:	ldr	r5, [ip, #4]
   1a9a0:	ldr	r6, [ip]
   1a9a4:	cmp	r5, r3
   1a9a8:	bls	1a9dc <fputs@plt+0x115d8>
   1a9ac:	ldr	ip, [r6, r3, lsl #3]
   1a9b0:	add	r4, r6, r3, lsl #3
   1a9b4:	cmp	ip, #0
   1a9b8:	blt	1a9cc <fputs@plt+0x115c8>
   1a9bc:	b	1a9f0 <fputs@plt+0x115ec>
   1a9c0:	ldr	ip, [r4, #8]!
   1a9c4:	cmp	ip, #0
   1a9c8:	bge	1a9ec <fputs@plt+0x115e8>
   1a9cc:	add	r3, r3, #1
   1a9d0:	cmp	r5, r3
   1a9d4:	bhi	1a9c0 <fputs@plt+0x115bc>
   1a9d8:	str	r3, [r0, #4]
   1a9dc:	mov	r3, #0
   1a9e0:	mov	r0, r3
   1a9e4:	pop	{r4, r5, r6}
   1a9e8:	bx	lr
   1a9ec:	str	r3, [r0, #4]
   1a9f0:	str	ip, [r1]
   1a9f4:	mov	r3, #1
   1a9f8:	ldr	r1, [r0, #4]
   1a9fc:	add	ip, r1, r3
   1aa00:	add	r1, r6, r1, lsl #3
   1aa04:	pop	{r4, r5, r6}
   1aa08:	ldr	r1, [r1, #4]
   1aa0c:	str	r1, [r2]
   1aa10:	str	ip, [r0, #4]
   1aa14:	mov	r0, r3
   1aa18:	bx	lr
   1aa1c:	push	{r4, r5, r6, lr}
   1aa20:	add	r6, r0, #1040	; 0x410
   1aa24:	mov	r5, r0
   1aa28:	mov	r3, #0
   1aa2c:	mov	r4, r0
   1aa30:	str	r3, [r5], #4
   1aa34:	mov	r0, r5
   1aa38:	bl	1a198 <fputs@plt+0x10d94>
   1aa3c:	mov	r0, r6
   1aa40:	bl	1a658 <fputs@plt+0x11254>
   1aa44:	add	r2, r4, #12
   1aa48:	mov	r3, #256	; 0x100
   1aa4c:	mov	ip, #0
   1aa50:	subs	r3, r3, #1
   1aa54:	str	ip, [r2, #4]!
   1aa58:	bne	1aa50 <fputs@plt+0x1164c>
   1aa5c:	add	r1, r6, #8
   1aa60:	mov	r2, #256	; 0x100
   1aa64:	subs	r2, r2, #1
   1aa68:	str	r3, [r1, #4]!
   1aa6c:	bne	1aa64 <fputs@plt+0x11660>
   1aa70:	mov	r0, r4
   1aa74:	pop	{r4, r5, r6, pc}
   1aa78:	mov	r0, r5
   1aa7c:	bl	1a1e4 <fputs@plt+0x10de0>
   1aa80:	bl	91ac <__cxa_end_cleanup@plt>
   1aa84:	push	{r4, r5, r6, r7, lr}
   1aa88:	add	r6, r0, r1, lsl #2
   1aa8c:	movw	r4, #45416	; 0xb168
   1aa90:	movt	r4, #2
   1aa94:	ldr	r3, [r6, #16]
   1aa98:	sub	sp, sp, #20
   1aa9c:	ldr	r2, [r4]
   1aaa0:	mov	r5, r0
   1aaa4:	cmp	r3, #0
   1aaa8:	str	r2, [sp, #12]
   1aaac:	beq	1aacc <fputs@plt+0x116c8>
   1aab0:	ldr	r2, [sp, #12]
   1aab4:	mov	r0, r3
   1aab8:	ldr	r3, [r4]
   1aabc:	cmp	r2, r3
   1aac0:	bne	1ab2c <fputs@plt+0x11728>
   1aac4:	add	sp, sp, #20
   1aac8:	pop	{r4, r5, r6, r7, pc}
   1aacc:	mov	r0, r1
   1aad0:	movw	r3, #26723	; 0x6863
   1aad4:	movt	r3, #29281	; 0x7261
   1aad8:	str	r3, [sp, #4]
   1aadc:	bl	1a0bc <fputs@plt+0x10cb8>
   1aae0:	mov	r2, #4
   1aae4:	mov	r1, r0
   1aae8:	add	r0, sp, #8
   1aaec:	bl	93bc <__strcpy_chk@plt>
   1aaf0:	mov	r0, #12
   1aaf4:	bl	1ad44 <_Znwj@@Base>
   1aaf8:	ldr	r3, [r5]
   1aafc:	mvn	r2, #0
   1ab00:	add	r1, r3, #1
   1ab04:	str	r1, [r5]
   1ab08:	mov	r7, r0
   1ab0c:	add	r0, sp, #4
   1ab10:	str	r3, [r7]
   1ab14:	str	r2, [r7, #4]
   1ab18:	bl	1c1b4 <_ZdlPv@@Base+0x1420>
   1ab1c:	mov	r3, r7
   1ab20:	str	r0, [r7, #8]
   1ab24:	str	r7, [r6, #16]
   1ab28:	b	1aab0 <fputs@plt+0x116ac>
   1ab2c:	bl	92f0 <__stack_chk_fail@plt>
   1ab30:	cmp	r0, #255	; 0xff
   1ab34:	push	{r3, r4, r5, r6, r7, lr}
   1ab38:	mov	r4, r0
   1ab3c:	bhi	1ab68 <fputs@plt+0x11764>
   1ab40:	add	r3, r0, #260	; 0x104
   1ab44:	movw	r5, #57176	; 0xdf58
   1ab48:	add	r3, r3, #2
   1ab4c:	movt	r5, #2
   1ab50:	add	r7, r5, r3, lsl #2
   1ab54:	ldr	r6, [r7, #4]
   1ab58:	cmp	r6, #0
   1ab5c:	beq	1abc0 <fputs@plt+0x117bc>
   1ab60:	mov	r0, r6
   1ab64:	pop	{r3, r4, r5, r6, r7, pc}
   1ab68:	movw	r5, #57176	; 0xdf58
   1ab6c:	movt	r5, #2
   1ab70:	add	r0, r5, #1040	; 0x410
   1ab74:	mov	r1, r4
   1ab78:	bl	1a914 <fputs@plt+0x11510>
   1ab7c:	subs	r6, r0, #0
   1ab80:	bne	1ab60 <fputs@plt+0x1175c>
   1ab84:	mov	r0, #12
   1ab88:	bl	92b4 <_Znaj@plt>
   1ab8c:	ldr	ip, [r5]
   1ab90:	mov	r1, r4
   1ab94:	add	lr, ip, #1
   1ab98:	mov	r3, r0
   1ab9c:	mov	r0, r5
   1aba0:	str	r6, [r3, #8]
   1aba4:	mov	r2, r3
   1aba8:	str	lr, [r0], #1040	; 0x410
   1abac:	mov	r6, r3
   1abb0:	str	r4, [r3, #4]
   1abb4:	str	ip, [r3]
   1abb8:	bl	1a724 <fputs@plt+0x11320>
   1abbc:	b	1ab60 <fputs@plt+0x1175c>
   1abc0:	mov	r0, #12
   1abc4:	bl	1ad44 <_Znwj@@Base>
   1abc8:	ldr	r3, [r5]
   1abcc:	add	r2, r3, #1
   1abd0:	str	r2, [r5]
   1abd4:	stmib	r0, {r4, r6}
   1abd8:	mov	r6, r0
   1abdc:	str	r3, [r0]
   1abe0:	str	r0, [r7, #4]
   1abe4:	b	1ab60 <fputs@plt+0x1175c>
   1abe8:	push	{r4, r5, r6, lr}
   1abec:	movw	r4, #45416	; 0xb168
   1abf0:	movt	r4, #2
   1abf4:	sub	sp, sp, #16
   1abf8:	subs	r5, r0, #0
   1abfc:	ldr	r3, [r4]
   1ac00:	str	r3, [sp, #12]
   1ac04:	beq	1ac68 <fputs@plt+0x11864>
   1ac08:	ldrb	r1, [r5]
   1ac0c:	tst	r1, #223	; 0xdf
   1ac10:	beq	1ac68 <fputs@plt+0x11864>
   1ac14:	ldrb	r3, [r5, #1]
   1ac18:	cmp	r3, #0
   1ac1c:	beq	1ac88 <fputs@plt+0x11884>
   1ac20:	cmp	r1, #99	; 0x63
   1ac24:	str	r5, [sp, #4]
   1ac28:	beq	1ac9c <fputs@plt+0x11898>
   1ac2c:	movw	r5, #57176	; 0xdf58
   1ac30:	movt	r5, #2
   1ac34:	add	r0, r5, #4
   1ac38:	add	r1, sp, #4
   1ac3c:	bl	1a51c <fputs@plt+0x11118>
   1ac40:	cmp	r0, #0
   1ac44:	movne	r3, r0
   1ac48:	beq	1acf8 <fputs@plt+0x118f4>
   1ac4c:	ldr	r2, [sp, #12]
   1ac50:	mov	r0, r3
   1ac54:	ldr	r3, [r4]
   1ac58:	cmp	r2, r3
   1ac5c:	bne	1ad38 <fputs@plt+0x11934>
   1ac60:	add	sp, sp, #16
   1ac64:	pop	{r4, r5, r6, pc}
   1ac68:	movw	r1, #896	; 0x380
   1ac6c:	mov	r0, #152	; 0x98
   1ac70:	movt	r1, #2
   1ac74:	bl	14028 <fputs@plt+0xac24>
   1ac78:	ldrb	r3, [r5, #1]
   1ac7c:	ldrb	r1, [r5]
   1ac80:	cmp	r3, #0
   1ac84:	bne	1ac20 <fputs@plt+0x1181c>
   1ac88:	movw	r0, #57176	; 0xdf58
   1ac8c:	movt	r0, #2
   1ac90:	bl	1aa84 <fputs@plt+0x11680>
   1ac94:	mov	r3, r0
   1ac98:	b	1ac4c <fputs@plt+0x11848>
   1ac9c:	cmp	r3, #104	; 0x68
   1aca0:	bne	1ac2c <fputs@plt+0x11828>
   1aca4:	ldrb	r3, [r5, #2]
   1aca8:	cmp	r3, #97	; 0x61
   1acac:	bne	1ac2c <fputs@plt+0x11828>
   1acb0:	ldrb	r3, [r5, #3]
   1acb4:	cmp	r3, #114	; 0x72
   1acb8:	bne	1ac2c <fputs@plt+0x11828>
   1acbc:	mov	r2, #10
   1acc0:	add	r0, r5, #4
   1acc4:	add	r1, sp, #8
   1acc8:	bl	9254 <strtol@plt>
   1accc:	ldmib	sp, {r2, r3}
   1acd0:	add	r2, r2, #4
   1acd4:	cmp	r3, r2
   1acd8:	beq	1ac2c <fputs@plt+0x11828>
   1acdc:	ldrb	r3, [r3]
   1ace0:	cmp	r3, #0
   1ace4:	bne	1ac2c <fputs@plt+0x11828>
   1ace8:	cmp	r0, #255	; 0xff
   1acec:	bhi	1ac2c <fputs@plt+0x11828>
   1acf0:	uxtb	r1, r0
   1acf4:	b	1ac88 <fputs@plt+0x11884>
   1acf8:	mov	r0, #12
   1acfc:	bl	92b4 <_Znaj@plt>
   1ad00:	ldr	r3, [r5]
   1ad04:	mvn	r1, #0
   1ad08:	add	ip, r3, #1
   1ad0c:	mov	r6, r0
   1ad10:	mov	r0, r5
   1ad14:	str	r1, [r6, #4]
   1ad18:	mov	r2, r6
   1ad1c:	ldr	r1, [sp, #4]
   1ad20:	str	ip, [r0], #4
   1ad24:	str	r3, [r6]
   1ad28:	bl	1a25c <fputs@plt+0x10e58>
   1ad2c:	mov	r3, r6
   1ad30:	str	r0, [r6, #8]
   1ad34:	b	1ac4c <fputs@plt+0x11848>
   1ad38:	bl	92f0 <__stack_chk_fail@plt>
   1ad3c:	ldr	r0, [r0, #8]
   1ad40:	bx	lr

0001ad44 <_Znwj@@Base>:
   1ad44:	cmp	r0, #0
   1ad48:	push	{r3, lr}
   1ad4c:	moveq	r0, #1
   1ad50:	bl	92e4 <malloc@plt>
   1ad54:	cmp	r0, #0
   1ad58:	popne	{r3, pc}
   1ad5c:	movw	r3, #60248	; 0xeb58
   1ad60:	movt	r3, #2
   1ad64:	ldr	r0, [r3]
   1ad68:	cmp	r0, #0
   1ad6c:	beq	1ad80 <_Znwj@@Base+0x3c>
   1ad70:	bl	9410 <fputs@plt+0xc>
   1ad74:	movw	r0, #912	; 0x390
   1ad78:	movt	r0, #2
   1ad7c:	bl	9410 <fputs@plt+0xc>
   1ad80:	movw	r0, #916	; 0x394
   1ad84:	movt	r0, #2
   1ad88:	bl	9410 <fputs@plt+0xc>
   1ad8c:	mvn	r0, #0
   1ad90:	bl	91d0 <_exit@plt>

0001ad94 <_ZdlPv@@Base>:
   1ad94:	cmp	r0, #0
   1ad98:	bxeq	lr
   1ad9c:	b	91dc <free@plt>
   1ada0:	add	r1, r1, r1, lsl #1
   1ada4:	movw	ip, #59256	; 0xe778
   1ada8:	movt	ip, #2
   1adac:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1adb0:	vpush	{d8}
   1adb4:	add	r4, ip, r1, lsl #3
   1adb8:	vldr	d8, [pc, #120]	; 1ae38 <_ZdlPv@@Base+0xa4>
   1adbc:	add	r4, r4, #16
   1adc0:	mov	r9, r0
   1adc4:	mov	r5, r2
   1adc8:	mov	r7, r3
   1adcc:	mov	r6, #48	; 0x30
   1add0:	mov	r8, #0
   1add4:	mov	r0, #3
   1add8:	bl	92b4 <_Znaj@plt>
   1addc:	vmov	s11, r5
   1ade0:	add	r3, r5, r5, lsr #31
   1ade4:	add	r2, r6, #1
   1ade8:	vcvt.f64.s32	d6, s11
   1adec:	mov	r5, r7
   1adf0:	vmov	s11, r7
   1adf4:	asr	r3, r3, #1
   1adf8:	mov	r7, r3
   1adfc:	vcvt.f64.s32	d7, s11
   1ae00:	vdiv.f64	d7, d7, d8
   1ae04:	strb	r6, [r0, #1]
   1ae08:	uxtb	r6, r2
   1ae0c:	cmp	r6, #56	; 0x38
   1ae10:	strb	r9, [r0]
   1ae14:	strb	r8, [r0, #2]
   1ae18:	str	r0, [r4, #-16]
   1ae1c:	vdiv.f64	d6, d6, d8
   1ae20:	vmov	r2, r3, d7
   1ae24:	vstr	d6, [r4, #-8]
   1ae28:	strd	r2, [r4], #24
   1ae2c:	bne	1add4 <_ZdlPv@@Base+0x40>
   1ae30:	vpop	{d8}
   1ae34:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1ae38:	strbtvs	r6, [r6], -r6, ror #12
   1ae3c:	eorsmi	r6, r9, r6, ror #12
   1ae40:	push	{r3, r4, r5, lr}
   1ae44:	vpush	{d8-d9}
   1ae48:	mov	r4, r1
   1ae4c:	vmov.f64	d9, d0
   1ae50:	mov	r5, r0
   1ae54:	add	r4, r4, r4, lsl #1
   1ae58:	lsl	r4, r4, #3
   1ae5c:	vmov.f64	d8, d1
   1ae60:	bl	9218 <strlen@plt>
   1ae64:	add	r0, r0, #1
   1ae68:	bl	92b4 <_Znaj@plt>
   1ae6c:	mov	r1, r5
   1ae70:	bl	9260 <strcpy@plt>
   1ae74:	movw	r3, #59256	; 0xe778
   1ae78:	movt	r3, #2
   1ae7c:	add	r2, r3, r4
   1ae80:	str	r0, [r3, r4]
   1ae84:	vstr	d9, [r2, #8]
   1ae88:	vstr	d8, [r2, #16]
   1ae8c:	vpop	{d8-d9}
   1ae90:	pop	{r3, r4, r5, pc}
   1ae94:	movw	ip, #59256	; 0xe778
   1ae98:	movt	ip, #2
   1ae9c:	push	{r4, lr}
   1aea0:	mov	r4, r0
   1aea4:	ldr	r1, [ip, #984]	; 0x3d8
   1aea8:	cmp	r1, #0
   1aeac:	bne	1afdc <_ZdlPv@@Base+0x248>
   1aeb0:	mov	r0, #97	; 0x61
   1aeb4:	movw	r2, #1189	; 0x4a5
   1aeb8:	movw	r3, #841	; 0x349
   1aebc:	mov	lr, #1
   1aec0:	str	lr, [ip, #984]	; 0x3d8
   1aec4:	bl	1ada0 <_ZdlPv@@Base+0xc>
   1aec8:	mov	r0, #98	; 0x62
   1aecc:	mov	r1, #8
   1aed0:	movw	r2, #1414	; 0x586
   1aed4:	mov	r3, #1000	; 0x3e8
   1aed8:	bl	1ada0 <_ZdlPv@@Base+0xc>
   1aedc:	mov	r0, #99	; 0x63
   1aee0:	mov	r1, #16
   1aee4:	movw	r2, #1297	; 0x511
   1aee8:	movw	r3, #917	; 0x395
   1aeec:	bl	1ada0 <_ZdlPv@@Base+0xc>
   1aef0:	movw	r2, #1090	; 0x442
   1aef4:	movw	r3, #771	; 0x303
   1aef8:	mov	r0, #100	; 0x64
   1aefc:	mov	r1, #24
   1af00:	bl	1ada0 <_ZdlPv@@Base+0xc>
   1af04:	mov	r1, #32
   1af08:	vmov.f64	d0, #38	; 0x41300000  11.0
   1af0c:	movw	r0, #932	; 0x3a4
   1af10:	movt	r0, #2
   1af14:	vmov.f64	d1, #33	; 0x41080000  8.5
   1af18:	bl	1ae40 <_ZdlPv@@Base+0xac>
   1af1c:	mov	r1, #33	; 0x21
   1af20:	movw	r0, #940	; 0x3ac
   1af24:	movt	r0, #2
   1af28:	vmov.f64	d0, #44	; 0x41600000  14.0
   1af2c:	vmov.f64	d1, #33	; 0x41080000  8.5
   1af30:	bl	1ae40 <_ZdlPv@@Base+0xac>
   1af34:	mov	r1, #34	; 0x22
   1af38:	movw	r0, #948	; 0x3b4
   1af3c:	movt	r0, #2
   1af40:	vmov.f64	d0, #49	; 0x41880000  17.0
   1af44:	vmov.f64	d1, #38	; 0x41300000  11.0
   1af48:	bl	1ae40 <_ZdlPv@@Base+0xac>
   1af4c:	mov	r1, #35	; 0x23
   1af50:	movw	r0, #956	; 0x3bc
   1af54:	movt	r0, #2
   1af58:	vmov.f64	d0, #38	; 0x41300000  11.0
   1af5c:	vmov.f64	d1, #49	; 0x41880000  17.0
   1af60:	bl	1ae40 <_ZdlPv@@Base+0xac>
   1af64:	mov	r1, #36	; 0x24
   1af68:	movw	r0, #964	; 0x3c4
   1af6c:	movt	r0, #2
   1af70:	vmov.f64	d0, #33	; 0x41080000  8.5
   1af74:	vmov.f64	d1, #22	; 0x40b00000  5.5
   1af78:	bl	1ae40 <_ZdlPv@@Base+0xac>
   1af7c:	mov	r1, #37	; 0x25
   1af80:	movw	r0, #976	; 0x3d0
   1af84:	movt	r0, #2
   1af88:	vmov.f64	d0, #36	; 0x41200000  10.0
   1af8c:	vmov.f64	d1, #30	; 0x40f00000  7.5
   1af90:	bl	1ae40 <_ZdlPv@@Base+0xac>
   1af94:	mov	r1, #38	; 0x26
   1af98:	vldr	d1, [pc, #72]	; 1afe8 <_ZdlPv@@Base+0x254>
   1af9c:	movw	r0, #988	; 0x3dc
   1afa0:	movt	r0, #2
   1afa4:	vmov.f64	d0, #35	; 0x41180000  9.5
   1afa8:	bl	1ae40 <_ZdlPv@@Base+0xac>
   1afac:	mov	r1, #39	; 0x27
   1afb0:	movw	r0, #996	; 0x3e4
   1afb4:	movt	r0, #2
   1afb8:	vmov.f64	d0, #30	; 0x40f00000  7.5
   1afbc:	vmov.f64	d1, #15	; 0x40780000  3.875
   1afc0:	bl	1ae40 <_ZdlPv@@Base+0xac>
   1afc4:	movw	r0, #1004	; 0x3ec
   1afc8:	mov	r1, #40	; 0x28
   1afcc:	movt	r0, #2
   1afd0:	vldr	d0, [pc, #24]	; 1aff0 <_ZdlPv@@Base+0x25c>
   1afd4:	vldr	d1, [pc, #28]	; 1aff8 <_ZdlPv@@Base+0x264>
   1afd8:	bl	1ae40 <_ZdlPv@@Base+0xac>
   1afdc:	mov	r0, r4
   1afe0:	pop	{r4, pc}
   1afe4:	nop	{0}
   1afe8:	andeq	r0, r0, r0
   1afec:	andsmi	r8, r0, r0
   1aff0:	bmi	fe56594c <stderr@@GLIBC_2.4+0xfe53a7a4>
   1aff4:	eormi	r5, r1, r5, lsr #5
   1aff8:	bmi	fe565954 <stderr@@GLIBC_2.4+0xfe53a7ac>
   1affc:	andsmi	r5, r1, r5, lsr #5
   1b000:	push	{r4, lr}
   1b004:	subs	r4, r0, #0
   1b008:	beq	1b038 <_ZdlPv@@Base+0x2a4>
   1b00c:	sub	r2, r4, #1
   1b010:	mov	r0, #0
   1b014:	b	1b028 <_ZdlPv@@Base+0x294>
   1b018:	add	r0, r3, r0, lsl #4
   1b01c:	ands	r3, r0, #-268435456	; 0xf0000000
   1b020:	eor	r1, r3, r0
   1b024:	eorne	r0, r1, r3, lsr #24
   1b028:	ldrb	r3, [r2, #1]!
   1b02c:	cmp	r3, #0
   1b030:	bne	1b018 <_ZdlPv@@Base+0x284>
   1b034:	pop	{r4, pc}
   1b038:	movw	r1, #1096	; 0x448
   1b03c:	mov	r0, #28
   1b040:	movt	r1, #2
   1b044:	bl	14028 <fputs@plt+0xac24>
   1b048:	b	1b00c <_ZdlPv@@Base+0x278>
   1b04c:	cmp	r0, #100	; 0x64
   1b050:	push	{r3, r4, r5, lr}
   1b054:	mov	r5, r0
   1b058:	bls	1b0a4 <_ZdlPv@@Base+0x310>
   1b05c:	movw	r4, #1008	; 0x3f0
   1b060:	movt	r4, #2
   1b064:	ldr	r0, [r4, #4]!
   1b068:	cmp	r0, r5
   1b06c:	bhi	1b0a0 <_ZdlPv@@Base+0x30c>
   1b070:	cmp	r0, #0
   1b074:	bne	1b064 <_ZdlPv@@Base+0x2d0>
   1b078:	movw	r1, #56944	; 0xde70
   1b07c:	movt	r1, #2
   1b080:	movw	r0, #1108	; 0x454
   1b084:	movt	r0, #2
   1b088:	mov	r2, r1
   1b08c:	mov	r3, r1
   1b090:	bl	153f8 <fputs@plt+0xbff4>
   1b094:	ldr	r0, [r4, #4]!
   1b098:	cmp	r0, r5
   1b09c:	bls	1b070 <_ZdlPv@@Base+0x2dc>
   1b0a0:	pop	{r3, r4, r5, pc}
   1b0a4:	mov	r0, #101	; 0x65
   1b0a8:	pop	{r3, r4, r5, pc}
   1b0ac:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b0b0:	cmp	r3, #0
   1b0b4:	mov	r4, r0
   1b0b8:	mov	r7, r1
   1b0bc:	mov	r5, r2
   1b0c0:	ldr	r8, [sp, #40]	; 0x28
   1b0c4:	moveq	r6, r3
   1b0c8:	bne	1b1e0 <_ZdlPv@@Base+0x44c>
   1b0cc:	cmp	r7, #0
   1b0d0:	beq	1b0f0 <_ZdlPv@@Base+0x35c>
   1b0d4:	mov	r0, r7
   1b0d8:	bl	9158 <getenv@plt>
   1b0dc:	subs	r7, r0, #0
   1b0e0:	beq	1b0f0 <_ZdlPv@@Base+0x35c>
   1b0e4:	ldrb	r3, [r7]
   1b0e8:	cmp	r3, #0
   1b0ec:	bne	1b1d4 <_ZdlPv@@Base+0x440>
   1b0f0:	mov	r9, #1
   1b0f4:	cmp	r8, #0
   1b0f8:	movne	fp, #2
   1b0fc:	moveq	fp, #0
   1b100:	cmp	r6, #0
   1b104:	moveq	sl, r6
   1b108:	beq	1b11c <_ZdlPv@@Base+0x388>
   1b10c:	ldrb	r0, [r6]
   1b110:	cmp	r0, #0
   1b114:	moveq	sl, r0
   1b118:	bne	1b1c4 <_ZdlPv@@Base+0x430>
   1b11c:	cmp	r5, #0
   1b120:	moveq	r0, r5
   1b124:	beq	1b138 <_ZdlPv@@Base+0x3a4>
   1b128:	ldrb	r3, [r5]
   1b12c:	cmp	r3, #0
   1b130:	moveq	r0, r3
   1b134:	bne	1b1b8 <_ZdlPv@@Base+0x424>
   1b138:	add	r9, fp, r9
   1b13c:	add	sl, r9, sl
   1b140:	add	r0, sl, r0
   1b144:	bl	92b4 <_Znaj@plt>
   1b148:	cmp	r7, #0
   1b14c:	mov	r3, #0
   1b150:	str	r0, [r4]
   1b154:	strb	r3, [r0]
   1b158:	beq	1b168 <_ZdlPv@@Base+0x3d4>
   1b15c:	ldrb	r3, [r7]
   1b160:	cmp	r3, #0
   1b164:	bne	1b25c <_ZdlPv@@Base+0x4c8>
   1b168:	cmp	r8, #0
   1b16c:	bne	1b1f4 <_ZdlPv@@Base+0x460>
   1b170:	cmp	r6, #0
   1b174:	beq	1b184 <_ZdlPv@@Base+0x3f0>
   1b178:	ldrb	r3, [r6]
   1b17c:	cmp	r3, #0
   1b180:	bne	1b230 <_ZdlPv@@Base+0x49c>
   1b184:	cmp	r5, #0
   1b188:	beq	1b1a4 <_ZdlPv@@Base+0x410>
   1b18c:	ldrb	r3, [r5]
   1b190:	cmp	r3, #0
   1b194:	beq	1b1a4 <_ZdlPv@@Base+0x410>
   1b198:	mov	r1, r5
   1b19c:	ldr	r0, [r4]
   1b1a0:	bl	932c <strcat@plt>
   1b1a4:	ldr	r0, [r4]
   1b1a8:	bl	9218 <strlen@plt>
   1b1ac:	str	r0, [r4, #4]
   1b1b0:	mov	r0, r4
   1b1b4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b1b8:	mov	r0, r5
   1b1bc:	bl	9218 <strlen@plt>
   1b1c0:	b	1b138 <_ZdlPv@@Base+0x3a4>
   1b1c4:	mov	r0, r6
   1b1c8:	bl	9218 <strlen@plt>
   1b1cc:	add	sl, r0, #1
   1b1d0:	b	1b11c <_ZdlPv@@Base+0x388>
   1b1d4:	bl	9218 <strlen@plt>
   1b1d8:	add	r9, r0, #2
   1b1dc:	b	1b0f4 <_ZdlPv@@Base+0x360>
   1b1e0:	movw	r0, #1128	; 0x468
   1b1e4:	movt	r0, #2
   1b1e8:	bl	9158 <getenv@plt>
   1b1ec:	mov	r6, r0
   1b1f0:	b	1b0cc <_ZdlPv@@Base+0x338>
   1b1f4:	ldr	r7, [r4]
   1b1f8:	mov	r0, r7
   1b1fc:	bl	9218 <strlen@plt>
   1b200:	movw	r3, #61552	; 0xf070
   1b204:	movt	r3, #1
   1b208:	ldrh	r3, [r3]
   1b20c:	strh	r3, [r7, r0]
   1b210:	ldr	r7, [r4]
   1b214:	mov	r0, r7
   1b218:	bl	9218 <strlen@plt>
   1b21c:	movw	r3, #53864	; 0xd268
   1b220:	movt	r3, #1
   1b224:	ldrh	r3, [r3]
   1b228:	strh	r3, [r7, r0]
   1b22c:	b	1b170 <_ZdlPv@@Base+0x3dc>
   1b230:	mov	r1, r6
   1b234:	ldr	r0, [r4]
   1b238:	bl	932c <strcat@plt>
   1b23c:	ldr	r6, [r4]
   1b240:	mov	r0, r6
   1b244:	bl	9218 <strlen@plt>
   1b248:	movw	r3, #53864	; 0xd268
   1b24c:	movt	r3, #1
   1b250:	ldrh	r3, [r3]
   1b254:	strh	r3, [r6, r0]
   1b258:	b	1b184 <_ZdlPv@@Base+0x3f0>
   1b25c:	mov	r1, r7
   1b260:	ldr	r0, [r4]
   1b264:	bl	932c <strcat@plt>
   1b268:	ldr	r7, [r4]
   1b26c:	mov	r0, r7
   1b270:	bl	9218 <strlen@plt>
   1b274:	movw	r3, #53864	; 0xd268
   1b278:	movt	r3, #1
   1b27c:	ldrh	r3, [r3]
   1b280:	strh	r3, [r7, r0]
   1b284:	b	1b168 <_ZdlPv@@Base+0x3d4>
   1b288:	push	{r4, lr}
   1b28c:	mov	r4, r0
   1b290:	ldr	r0, [r0]
   1b294:	cmp	r0, #0
   1b298:	beq	1b2a0 <_ZdlPv@@Base+0x50c>
   1b29c:	bl	9338 <_ZdaPv@plt>
   1b2a0:	mov	r0, r4
   1b2a4:	pop	{r4, pc}
   1b2a8:	push	{r4, r5, r6, r7, r8, lr}
   1b2ac:	mov	r4, r0
   1b2b0:	ldr	r5, [r0]
   1b2b4:	sub	sp, sp, #8
   1b2b8:	mov	r8, r1
   1b2bc:	mov	r0, r5
   1b2c0:	bl	9218 <strlen@plt>
   1b2c4:	mov	r6, r0
   1b2c8:	mov	r0, r8
   1b2cc:	bl	9218 <strlen@plt>
   1b2d0:	mov	r7, r0
   1b2d4:	add	r0, r6, r0
   1b2d8:	add	r0, r0, #2
   1b2dc:	bl	92b4 <_Znaj@plt>
   1b2e0:	ldr	r2, [r4, #4]
   1b2e4:	mov	r1, r5
   1b2e8:	rsb	r2, r2, r6
   1b2ec:	str	r0, [r4]
   1b2f0:	bl	923c <memcpy@plt>
   1b2f4:	ldm	r4, {r1, r3}
   1b2f8:	rsb	r2, r3, r6
   1b2fc:	cmp	r3, #0
   1b300:	add	r3, r1, r2
   1b304:	addeq	r3, r3, #1
   1b308:	moveq	r0, #58	; 0x3a
   1b30c:	strbeq	r0, [r1, r2]
   1b310:	mov	r0, r3
   1b314:	mov	r2, r7
   1b318:	mov	r1, r8
   1b31c:	bl	923c <memcpy@plt>
   1b320:	ldr	r2, [r4, #4]
   1b324:	cmp	r2, #0
   1b328:	mov	r3, r0
   1b32c:	add	r0, r0, r7
   1b330:	bne	1b354 <_ZdlPv@@Base+0x5c0>
   1b334:	cmp	r5, #0
   1b338:	mov	r3, #0
   1b33c:	strb	r3, [r0]
   1b340:	beq	1b390 <_ZdlPv@@Base+0x5fc>
   1b344:	mov	r0, r5
   1b348:	add	sp, sp, #8
   1b34c:	pop	{r4, r5, r6, r7, r8, lr}
   1b350:	b	9338 <_ZdaPv@plt>
   1b354:	mov	r2, #58	; 0x3a
   1b358:	strb	r2, [r3, r7]
   1b35c:	ldr	r2, [r4, #4]
   1b360:	add	r3, r0, #1
   1b364:	rsb	r1, r2, r6
   1b368:	mov	r0, r3
   1b36c:	add	r1, r5, r1
   1b370:	bl	923c <memcpy@plt>
   1b374:	cmp	r5, #0
   1b378:	mov	r3, r0
   1b37c:	ldr	r0, [r4, #4]
   1b380:	add	r0, r3, r0
   1b384:	mov	r3, #0
   1b388:	strb	r3, [r0]
   1b38c:	bne	1b344 <_ZdlPv@@Base+0x5b0>
   1b390:	add	sp, sp, #8
   1b394:	pop	{r4, r5, r6, r7, r8, pc}
   1b398:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b39c:	subs	r8, r1, #0
   1b3a0:	mov	r4, r0
   1b3a4:	mov	sl, r2
   1b3a8:	beq	1b534 <_ZdlPv@@Base+0x7a0>
   1b3ac:	ldrb	r3, [r8]
   1b3b0:	cmp	r3, #47	; 0x2f
   1b3b4:	beq	1b4a8 <_ZdlPv@@Base+0x714>
   1b3b8:	ldr	r5, [r4]
   1b3bc:	ldrb	r3, [r5]
   1b3c0:	cmp	r3, #0
   1b3c4:	beq	1b4a8 <_ZdlPv@@Base+0x714>
   1b3c8:	mov	r0, r8
   1b3cc:	mov	fp, #47	; 0x2f
   1b3d0:	bl	9218 <strlen@plt>
   1b3d4:	add	r9, r0, #1
   1b3d8:	b	1b480 <_ZdlPv@@Base+0x6ec>
   1b3dc:	cmp	r5, r4
   1b3e0:	bcs	1b3fc <_ZdlPv@@Base+0x668>
   1b3e4:	movw	r0, #61564	; 0xf07c
   1b3e8:	ldrb	r1, [r4, #-1]
   1b3ec:	movt	r0, #1
   1b3f0:	bl	917c <strchr@plt>
   1b3f4:	cmp	r0, #0
   1b3f8:	beq	1b4dc <_ZdlPv@@Base+0x748>
   1b3fc:	rsb	r7, r5, r4
   1b400:	add	r0, r9, r7
   1b404:	bl	92b4 <_Znaj@plt>
   1b408:	mov	r1, r5
   1b40c:	mov	r2, r7
   1b410:	mov	r6, r0
   1b414:	bl	923c <memcpy@plt>
   1b418:	mov	r3, #0
   1b41c:	add	r0, r7, r3
   1b420:	mov	r1, r8
   1b424:	add	r0, r6, r0
   1b428:	bl	9260 <strcpy@plt>
   1b42c:	mov	r0, r6
   1b430:	bl	1c1b4 <_ZdlPv@@Base+0x1420>
   1b434:	cmp	r6, #0
   1b438:	mov	r5, r0
   1b43c:	beq	1b448 <_ZdlPv@@Base+0x6b4>
   1b440:	mov	r0, r6
   1b444:	bl	9338 <_ZdaPv@plt>
   1b448:	movw	r1, #57408	; 0xe040
   1b44c:	mov	r0, r5
   1b450:	movt	r1, #1
   1b454:	bl	91a0 <fopen@plt>
   1b458:	subs	r6, r0, #0
   1b45c:	bne	1b514 <_ZdlPv@@Base+0x780>
   1b460:	cmp	r5, #0
   1b464:	beq	1b470 <_ZdlPv@@Base+0x6dc>
   1b468:	mov	r0, r5
   1b46c:	bl	9338 <_ZdaPv@plt>
   1b470:	ldrb	r3, [r4]
   1b474:	cmp	r3, #0
   1b478:	beq	1b508 <_ZdlPv@@Base+0x774>
   1b47c:	add	r5, r4, #1
   1b480:	mov	r0, r5
   1b484:	mov	r1, #58	; 0x3a
   1b488:	bl	917c <strchr@plt>
   1b48c:	subs	r4, r0, #0
   1b490:	bne	1b3dc <_ZdlPv@@Base+0x648>
   1b494:	mov	r1, r4
   1b498:	mov	r0, r5
   1b49c:	bl	917c <strchr@plt>
   1b4a0:	mov	r4, r0
   1b4a4:	b	1b3dc <_ZdlPv@@Base+0x648>
   1b4a8:	movw	r1, #57408	; 0xe040
   1b4ac:	mov	r0, r8
   1b4b0:	movt	r1, #1
   1b4b4:	bl	91a0 <fopen@plt>
   1b4b8:	subs	r6, r0, #0
   1b4bc:	beq	1b508 <_ZdlPv@@Base+0x774>
   1b4c0:	cmp	sl, #0
   1b4c4:	beq	1b4d4 <_ZdlPv@@Base+0x740>
   1b4c8:	mov	r0, r8
   1b4cc:	bl	1c1b4 <_ZdlPv@@Base+0x1420>
   1b4d0:	str	r0, [sl]
   1b4d4:	mov	r0, r6
   1b4d8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b4dc:	rsb	r7, r5, r4
   1b4e0:	add	r0, r7, #1
   1b4e4:	add	r0, r9, r0
   1b4e8:	bl	92b4 <_Znaj@plt>
   1b4ec:	mov	r1, r5
   1b4f0:	mov	r2, r7
   1b4f4:	mov	r6, r0
   1b4f8:	bl	923c <memcpy@plt>
   1b4fc:	strb	fp, [r6, r7]
   1b500:	mov	r3, #1
   1b504:	b	1b41c <_ZdlPv@@Base+0x688>
   1b508:	mov	r6, #0
   1b50c:	mov	r0, r6
   1b510:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b514:	cmp	sl, #0
   1b518:	strne	r5, [sl]
   1b51c:	bne	1b4d4 <_ZdlPv@@Base+0x740>
   1b520:	cmp	r5, #0
   1b524:	beq	1b4d4 <_ZdlPv@@Base+0x740>
   1b528:	mov	r0, r5
   1b52c:	bl	9338 <_ZdaPv@plt>
   1b530:	b	1b4d4 <_ZdlPv@@Base+0x740>
   1b534:	movw	r1, #1136	; 0x470
   1b538:	mov	r0, #98	; 0x62
   1b53c:	movt	r1, #2
   1b540:	bl	14028 <fputs@plt+0xac24>
   1b544:	b	1b3ac <_ZdlPv@@Base+0x618>
   1b548:	cmp	r3, #0
   1b54c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b550:	movw	r8, #57408	; 0xe040
   1b554:	movt	r8, #1
   1b558:	movne	r8, r3
   1b55c:	mov	r7, r1
   1b560:	mov	r5, r0
   1b564:	mov	r1, #114	; 0x72
   1b568:	mov	r0, r8
   1b56c:	mov	r9, r2
   1b570:	bl	917c <strchr@plt>
   1b574:	adds	r4, r0, #0
   1b578:	movne	r4, #1
   1b57c:	cmp	r7, #0
   1b580:	beq	1b6ac <_ZdlPv@@Base+0x918>
   1b584:	movw	r1, #55392	; 0xd860
   1b588:	mov	r0, r7
   1b58c:	movt	r1, #1
   1b590:	bl	93e0 <strcmp@plt>
   1b594:	cmp	r0, #0
   1b598:	beq	1b6ac <_ZdlPv@@Base+0x918>
   1b59c:	cmp	r4, #0
   1b5a0:	beq	1b6f4 <_ZdlPv@@Base+0x960>
   1b5a4:	ldrb	r3, [r7]
   1b5a8:	cmp	r3, #47	; 0x2f
   1b5ac:	beq	1b6f4 <_ZdlPv@@Base+0x960>
   1b5b0:	ldr	r5, [r5]
   1b5b4:	ldrb	r3, [r5]
   1b5b8:	cmp	r3, #0
   1b5bc:	beq	1b6f4 <_ZdlPv@@Base+0x960>
   1b5c0:	mov	r0, r7
   1b5c4:	bl	9218 <strlen@plt>
   1b5c8:	add	sl, r0, #1
   1b5cc:	b	1b684 <_ZdlPv@@Base+0x8f0>
   1b5d0:	cmp	r5, r4
   1b5d4:	bcs	1b5f0 <_ZdlPv@@Base+0x85c>
   1b5d8:	movw	r0, #61564	; 0xf07c
   1b5dc:	ldrb	r1, [r4, #-1]
   1b5e0:	movt	r0, #1
   1b5e4:	bl	917c <strchr@plt>
   1b5e8:	cmp	r0, #0
   1b5ec:	beq	1b728 <_ZdlPv@@Base+0x994>
   1b5f0:	rsb	fp, r5, r4
   1b5f4:	add	r0, sl, fp
   1b5f8:	bl	92b4 <_Znaj@plt>
   1b5fc:	mov	r2, fp
   1b600:	mov	r1, r5
   1b604:	mov	r6, r0
   1b608:	bl	923c <memcpy@plt>
   1b60c:	mov	r2, #0
   1b610:	add	r0, fp, r2
   1b614:	mov	r1, r7
   1b618:	add	r0, r6, r0
   1b61c:	bl	9260 <strcpy@plt>
   1b620:	mov	r0, r6
   1b624:	bl	1c1b4 <_ZdlPv@@Base+0x1420>
   1b628:	cmp	r6, #0
   1b62c:	mov	r5, r0
   1b630:	beq	1b63c <_ZdlPv@@Base+0x8a8>
   1b634:	mov	r0, r6
   1b638:	bl	9338 <_ZdaPv@plt>
   1b63c:	mov	r0, r5
   1b640:	mov	r1, r8
   1b644:	bl	91a0 <fopen@plt>
   1b648:	subs	r6, r0, #0
   1b64c:	bne	1b764 <_ZdlPv@@Base+0x9d0>
   1b650:	bl	93f8 <__errno_location@plt>
   1b654:	cmp	r5, #0
   1b658:	mov	r6, r0
   1b65c:	ldr	fp, [r0]
   1b660:	beq	1b66c <_ZdlPv@@Base+0x8d8>
   1b664:	mov	r0, r5
   1b668:	bl	9338 <_ZdaPv@plt>
   1b66c:	cmp	fp, #2
   1b670:	bne	1b778 <_ZdlPv@@Base+0x9e4>
   1b674:	ldrb	r3, [r4]
   1b678:	cmp	r3, #0
   1b67c:	beq	1b784 <_ZdlPv@@Base+0x9f0>
   1b680:	add	r5, r4, #1
   1b684:	mov	r0, r5
   1b688:	mov	r1, #58	; 0x3a
   1b68c:	bl	917c <strchr@plt>
   1b690:	subs	r4, r0, #0
   1b694:	bne	1b5d0 <_ZdlPv@@Base+0x83c>
   1b698:	mov	r1, r4
   1b69c:	mov	r0, r5
   1b6a0:	bl	917c <strchr@plt>
   1b6a4:	mov	r4, r0
   1b6a8:	b	1b5d0 <_ZdlPv@@Base+0x83c>
   1b6ac:	cmp	r9, #0
   1b6b0:	beq	1b6d4 <_ZdlPv@@Base+0x940>
   1b6b4:	cmp	r4, #0
   1b6b8:	movw	r3, #1152	; 0x480
   1b6bc:	movt	r3, #2
   1b6c0:	movw	r0, #1160	; 0x488
   1b6c4:	movt	r0, #2
   1b6c8:	movne	r0, r3
   1b6cc:	bl	1c1b4 <_ZdlPv@@Base+0x1420>
   1b6d0:	str	r0, [r9]
   1b6d4:	cmp	r4, #0
   1b6d8:	movwne	r3, #45472	; 0xb1a0
   1b6dc:	movweq	r3, #45476	; 0xb1a4
   1b6e0:	movtne	r3, #2
   1b6e4:	movteq	r3, #2
   1b6e8:	ldr	r3, [r3]
   1b6ec:	mov	r0, r3
   1b6f0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b6f4:	mov	r1, r8
   1b6f8:	mov	r0, r7
   1b6fc:	bl	91a0 <fopen@plt>
   1b700:	subs	r4, r0, #0
   1b704:	beq	1b75c <_ZdlPv@@Base+0x9c8>
   1b708:	cmp	r9, #0
   1b70c:	beq	1b75c <_ZdlPv@@Base+0x9c8>
   1b710:	mov	r0, r7
   1b714:	bl	1c1b4 <_ZdlPv@@Base+0x1420>
   1b718:	mov	r3, r4
   1b71c:	str	r0, [r9]
   1b720:	mov	r0, r3
   1b724:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b728:	rsb	r3, r5, r4
   1b72c:	add	r0, r3, #1
   1b730:	add	r0, sl, r0
   1b734:	mov	fp, r3
   1b738:	bl	92b4 <_Znaj@plt>
   1b73c:	mov	r2, fp
   1b740:	mov	r1, r5
   1b744:	mov	r6, r0
   1b748:	bl	923c <memcpy@plt>
   1b74c:	mov	r3, #47	; 0x2f
   1b750:	mov	r2, #1
   1b754:	strb	r3, [r6, fp]
   1b758:	b	1b610 <_ZdlPv@@Base+0x87c>
   1b75c:	mov	r3, r4
   1b760:	b	1b6ec <_ZdlPv@@Base+0x958>
   1b764:	cmp	r9, #0
   1b768:	beq	1b78c <_ZdlPv@@Base+0x9f8>
   1b76c:	str	r5, [r9]
   1b770:	mov	r3, r6
   1b774:	b	1b6ec <_ZdlPv@@Base+0x958>
   1b778:	str	fp, [r6]
   1b77c:	mov	r3, #0
   1b780:	b	1b6ec <_ZdlPv@@Base+0x958>
   1b784:	str	fp, [r6]
   1b788:	b	1b6ec <_ZdlPv@@Base+0x958>
   1b78c:	cmp	r5, #0
   1b790:	moveq	r3, r6
   1b794:	beq	1b6ec <_ZdlPv@@Base+0x958>
   1b798:	mov	r0, r5
   1b79c:	bl	9338 <_ZdaPv@plt>
   1b7a0:	mov	r3, r6
   1b7a4:	b	1b6ec <_ZdlPv@@Base+0x958>
   1b7a8:	cmp	r1, r2
   1b7ac:	push	{r3, r4, r5, lr}
   1b7b0:	mov	r4, r2
   1b7b4:	mov	r5, r3
   1b7b8:	bge	1b7e0 <_ZdlPv@@Base+0xa4c>
   1b7bc:	cmp	r0, #0
   1b7c0:	beq	1b7c8 <_ZdlPv@@Base+0xa34>
   1b7c4:	bl	9338 <_ZdaPv@plt>
   1b7c8:	cmp	r4, #0
   1b7cc:	beq	1b7e8 <_ZdlPv@@Base+0xa54>
   1b7d0:	lsl	r0, r4, #1
   1b7d4:	str	r0, [r5]
   1b7d8:	pop	{r3, r4, r5, lr}
   1b7dc:	b	92b4 <_Znaj@plt>
   1b7e0:	str	r1, [r3]
   1b7e4:	pop	{r3, r4, r5, pc}
   1b7e8:	str	r4, [r5]
   1b7ec:	mov	r0, r4
   1b7f0:	pop	{r3, r4, r5, pc}
   1b7f4:	cmp	r1, r3
   1b7f8:	push	{r3, r4, r5, r6, r7, lr}
   1b7fc:	mov	r4, r3
   1b800:	mov	r6, r2
   1b804:	mov	r5, r0
   1b808:	bge	1b84c <_ZdlPv@@Base+0xab8>
   1b80c:	cmp	r3, #0
   1b810:	beq	1b858 <_ZdlPv@@Base+0xac4>
   1b814:	lsl	r0, r3, #1
   1b818:	ldr	r3, [sp, #24]
   1b81c:	str	r0, [r3]
   1b820:	bl	92b4 <_Znaj@plt>
   1b824:	cmp	r6, #0
   1b828:	cmpne	r6, r4
   1b82c:	mov	r7, r0
   1b830:	blt	1b87c <_ZdlPv@@Base+0xae8>
   1b834:	cmp	r5, #0
   1b838:	beq	1b874 <_ZdlPv@@Base+0xae0>
   1b83c:	mov	r0, r5
   1b840:	bl	9338 <_ZdaPv@plt>
   1b844:	mov	r0, r7
   1b848:	pop	{r3, r4, r5, r6, r7, pc}
   1b84c:	ldr	r3, [sp, #24]
   1b850:	str	r1, [r3]
   1b854:	pop	{r3, r4, r5, r6, r7, pc}
   1b858:	cmp	r0, #0
   1b85c:	beq	1b864 <_ZdlPv@@Base+0xad0>
   1b860:	bl	9338 <_ZdaPv@plt>
   1b864:	ldr	r3, [sp, #24]
   1b868:	mov	r0, #0
   1b86c:	str	r0, [r3]
   1b870:	pop	{r3, r4, r5, r6, r7, pc}
   1b874:	mov	r0, r7
   1b878:	pop	{r3, r4, r5, r6, r7, pc}
   1b87c:	mov	r2, r6
   1b880:	mov	r1, r5
   1b884:	bl	923c <memcpy@plt>
   1b888:	b	1b834 <_ZdlPv@@Base+0xaa0>
   1b88c:	mov	r2, #0
   1b890:	str	r2, [r0]
   1b894:	str	r2, [r0, #4]
   1b898:	str	r2, [r0, #8]
   1b89c:	bx	lr
   1b8a0:	cmp	r2, #0
   1b8a4:	push	{r4, r5, r6, lr}
   1b8a8:	mov	r4, r0
   1b8ac:	mov	r5, r2
   1b8b0:	mov	r6, r1
   1b8b4:	str	r2, [r4, #4]
   1b8b8:	blt	1b8d0 <_ZdlPv@@Base+0xb3c>
   1b8bc:	bne	1b8e0 <_ZdlPv@@Base+0xb4c>
   1b8c0:	str	r2, [r4, #8]
   1b8c4:	mov	r0, r4
   1b8c8:	str	r2, [r4]
   1b8cc:	pop	{r4, r5, r6, pc}
   1b8d0:	movw	r1, #1168	; 0x490
   1b8d4:	mov	r0, #86	; 0x56
   1b8d8:	movt	r1, #2
   1b8dc:	bl	14028 <fputs@plt+0xac24>
   1b8e0:	lsl	r0, r5, #1
   1b8e4:	str	r0, [r4, #8]
   1b8e8:	bl	92b4 <_Znaj@plt>
   1b8ec:	mov	r1, r6
   1b8f0:	mov	r2, r5
   1b8f4:	str	r0, [r4]
   1b8f8:	bl	923c <memcpy@plt>
   1b8fc:	mov	r0, r4
   1b900:	pop	{r4, r5, r6, pc}
   1b904:	push	{r3, r4, r5, lr}
   1b908:	subs	r5, r1, #0
   1b90c:	mov	r4, r0
   1b910:	streq	r5, [r0, #4]
   1b914:	streq	r5, [r0]
   1b918:	streq	r5, [r0, #8]
   1b91c:	beq	1b948 <_ZdlPv@@Base+0xbb4>
   1b920:	mov	r0, r5
   1b924:	bl	9218 <strlen@plt>
   1b928:	cmp	r0, #0
   1b92c:	mov	r2, r0
   1b930:	str	r0, [r4, #4]
   1b934:	bne	1b950 <_ZdlPv@@Base+0xbbc>
   1b938:	str	r0, [r4, #8]
   1b93c:	str	r0, [r4]
   1b940:	mov	r1, r5
   1b944:	bl	923c <memcpy@plt>
   1b948:	mov	r0, r4
   1b94c:	pop	{r3, r4, r5, pc}
   1b950:	lsl	r0, r0, #1
   1b954:	str	r0, [r4, #8]
   1b958:	bl	92b4 <_Znaj@plt>
   1b95c:	ldr	r2, [r4, #4]
   1b960:	b	1b93c <_ZdlPv@@Base+0xba8>
   1b964:	push	{r3, r4, r5, lr}
   1b968:	mov	r4, r0
   1b96c:	mov	r3, #1
   1b970:	mov	r0, #2
   1b974:	str	r3, [r4, #4]
   1b978:	mov	r5, r1
   1b97c:	str	r0, [r4, #8]
   1b980:	bl	92b4 <_Znaj@plt>
   1b984:	mov	r3, r0
   1b988:	mov	r0, r4
   1b98c:	str	r3, [r4]
   1b990:	strb	r5, [r3]
   1b994:	pop	{r3, r4, r5, pc}
   1b998:	push	{r3, r4, r5, lr}
   1b99c:	mov	r4, r0
   1b9a0:	ldr	r0, [r1, #4]
   1b9a4:	mov	r5, r1
   1b9a8:	cmp	r0, #0
   1b9ac:	str	r0, [r4, #4]
   1b9b0:	bne	1b9c4 <_ZdlPv@@Base+0xc30>
   1b9b4:	str	r0, [r4, #8]
   1b9b8:	str	r0, [r4]
   1b9bc:	mov	r0, r4
   1b9c0:	pop	{r3, r4, r5, pc}
   1b9c4:	lsl	r0, r0, #1
   1b9c8:	str	r0, [r4, #8]
   1b9cc:	bl	92b4 <_Znaj@plt>
   1b9d0:	ldr	r2, [r4, #4]
   1b9d4:	cmp	r2, #0
   1b9d8:	str	r0, [r4]
   1b9dc:	beq	1b9bc <_ZdlPv@@Base+0xc28>
   1b9e0:	ldr	r1, [r5]
   1b9e4:	bl	923c <memcpy@plt>
   1b9e8:	mov	r0, r4
   1b9ec:	pop	{r3, r4, r5, pc}
   1b9f0:	push	{r4, lr}
   1b9f4:	mov	r4, r0
   1b9f8:	ldr	r0, [r0]
   1b9fc:	cmp	r0, #0
   1ba00:	beq	1ba08 <_ZdlPv@@Base+0xc74>
   1ba04:	bl	9338 <_ZdaPv@plt>
   1ba08:	mov	r0, r4
   1ba0c:	pop	{r4, pc}
   1ba10:	push	{r3, r4, r5, lr}
   1ba14:	mov	r5, r1
   1ba18:	mov	r3, r0
   1ba1c:	mov	r4, r0
   1ba20:	ldr	r2, [r5, #4]
   1ba24:	ldr	r0, [r0]
   1ba28:	ldr	r1, [r3, #8]!
   1ba2c:	bl	1b7a8 <_ZdlPv@@Base+0xa14>
   1ba30:	ldr	r2, [r5, #4]
   1ba34:	cmp	r2, #0
   1ba38:	stm	r4, {r0, r2}
   1ba3c:	beq	1ba48 <_ZdlPv@@Base+0xcb4>
   1ba40:	ldr	r1, [r5]
   1ba44:	bl	923c <memcpy@plt>
   1ba48:	mov	r0, r4
   1ba4c:	pop	{r3, r4, r5, pc}
   1ba50:	push	{r4, r5, r6, lr}
   1ba54:	subs	r6, r1, #0
   1ba58:	mov	r4, r0
   1ba5c:	beq	1ba9c <_ZdlPv@@Base+0xd08>
   1ba60:	mov	r0, r6
   1ba64:	bl	9218 <strlen@plt>
   1ba68:	mov	r3, r4
   1ba6c:	ldr	r1, [r3, #8]!
   1ba70:	mov	r5, r0
   1ba74:	mov	r2, r0
   1ba78:	ldr	r0, [r4]
   1ba7c:	bl	1b7a8 <_ZdlPv@@Base+0xa14>
   1ba80:	str	r5, [r4, #4]
   1ba84:	mov	r2, r5
   1ba88:	mov	r1, r6
   1ba8c:	str	r0, [r4]
   1ba90:	bl	923c <memcpy@plt>
   1ba94:	mov	r0, r4
   1ba98:	pop	{r4, r5, r6, pc}
   1ba9c:	ldr	r0, [r0]
   1baa0:	cmp	r0, #0
   1baa4:	beq	1baac <_ZdlPv@@Base+0xd18>
   1baa8:	bl	9338 <_ZdaPv@plt>
   1baac:	mov	r3, #0
   1bab0:	mov	r0, r4
   1bab4:	str	r3, [r4, #4]
   1bab8:	str	r3, [r4]
   1babc:	str	r3, [r4, #8]
   1bac0:	pop	{r4, r5, r6, pc}
   1bac4:	push	{r3, r4, r5, lr}
   1bac8:	mov	r3, r0
   1bacc:	mov	r4, r0
   1bad0:	mov	r5, r1
   1bad4:	mov	r2, #1
   1bad8:	ldr	r1, [r3, #8]!
   1badc:	ldr	r0, [r0]
   1bae0:	bl	1b7a8 <_ZdlPv@@Base+0xa14>
   1bae4:	mov	r2, #1
   1bae8:	str	r2, [r4, #4]
   1baec:	mov	r3, r0
   1baf0:	str	r0, [r4]
   1baf4:	mov	r0, r4
   1baf8:	strb	r5, [r3]
   1bafc:	pop	{r3, r4, r5, pc}
   1bb00:	push	{r3, r4, r5, lr}
   1bb04:	mov	r5, r0
   1bb08:	ldr	r0, [r0]
   1bb0c:	mov	r4, r1
   1bb10:	cmp	r0, #0
   1bb14:	beq	1bb1c <_ZdlPv@@Base+0xd88>
   1bb18:	bl	9338 <_ZdaPv@plt>
   1bb1c:	ldmib	r4, {r1, r2}
   1bb20:	mov	r3, #0
   1bb24:	ldr	r0, [r4]
   1bb28:	stm	r5, {r0, r1, r2}
   1bb2c:	str	r3, [r4]
   1bb30:	str	r3, [r4, #4]
   1bb34:	str	r3, [r4, #8]
   1bb38:	pop	{r3, r4, r5, pc}
   1bb3c:	mov	ip, r0
   1bb40:	ldr	r2, [r0, #4]
   1bb44:	ldr	r1, [ip, #8]!
   1bb48:	push	{r4, lr}
   1bb4c:	sub	sp, sp, #8
   1bb50:	mov	r4, r0
   1bb54:	add	r3, r2, #1
   1bb58:	ldr	r0, [r0]
   1bb5c:	str	ip, [sp]
   1bb60:	bl	1b7f4 <_ZdlPv@@Base+0xa60>
   1bb64:	str	r0, [r4]
   1bb68:	add	sp, sp, #8
   1bb6c:	pop	{r4, pc}
   1bb70:	push	{r4, r5, r6, r7, lr}
   1bb74:	subs	r6, r1, #0
   1bb78:	sub	sp, sp, #12
   1bb7c:	mov	r4, r0
   1bb80:	beq	1bbbc <_ZdlPv@@Base+0xe28>
   1bb84:	mov	r0, r6
   1bb88:	bl	9218 <strlen@plt>
   1bb8c:	ldr	r2, [r4, #4]
   1bb90:	ldr	r1, [r4, #8]
   1bb94:	add	r5, r2, r0
   1bb98:	mov	r7, r0
   1bb9c:	cmp	r5, r1
   1bba0:	bgt	1bbc8 <_ZdlPv@@Base+0xe34>
   1bba4:	ldr	r0, [r4]
   1bba8:	add	r0, r0, r2
   1bbac:	mov	r1, r6
   1bbb0:	mov	r2, r7
   1bbb4:	bl	923c <memcpy@plt>
   1bbb8:	str	r5, [r4, #4]
   1bbbc:	mov	r0, r4
   1bbc0:	add	sp, sp, #12
   1bbc4:	pop	{r4, r5, r6, r7, pc}
   1bbc8:	mov	lr, r4
   1bbcc:	mov	r3, r5
   1bbd0:	ldr	r0, [lr], #8
   1bbd4:	str	lr, [sp]
   1bbd8:	bl	1b7f4 <_ZdlPv@@Base+0xa60>
   1bbdc:	ldr	r2, [r4, #4]
   1bbe0:	str	r0, [r4]
   1bbe4:	b	1bba8 <_ZdlPv@@Base+0xe14>
   1bbe8:	ldr	ip, [r1, #4]
   1bbec:	push	{r4, r5, r6, lr}
   1bbf0:	cmp	ip, #0
   1bbf4:	sub	sp, sp, #8
   1bbf8:	mov	r5, r1
   1bbfc:	mov	r4, r0
   1bc00:	beq	1bc30 <_ZdlPv@@Base+0xe9c>
   1bc04:	ldr	lr, [r0, #4]
   1bc08:	ldr	r1, [r0, #8]
   1bc0c:	add	r6, ip, lr
   1bc10:	cmp	r6, r1
   1bc14:	bgt	1bc3c <_ZdlPv@@Base+0xea8>
   1bc18:	ldr	r0, [r0]
   1bc1c:	mov	r2, ip
   1bc20:	add	r0, r0, lr
   1bc24:	ldr	r1, [r5]
   1bc28:	bl	923c <memcpy@plt>
   1bc2c:	str	r6, [r4, #4]
   1bc30:	mov	r0, r4
   1bc34:	add	sp, sp, #8
   1bc38:	pop	{r4, r5, r6, pc}
   1bc3c:	mov	ip, r0
   1bc40:	mov	r2, lr
   1bc44:	ldr	r0, [ip], #8
   1bc48:	mov	r3, r6
   1bc4c:	str	ip, [sp]
   1bc50:	bl	1b7f4 <_ZdlPv@@Base+0xa60>
   1bc54:	ldr	r2, [r5, #4]
   1bc58:	ldr	lr, [r4, #4]
   1bc5c:	str	r0, [r4]
   1bc60:	b	1bc20 <_ZdlPv@@Base+0xe8c>
   1bc64:	push	{r4, r5, r6, r7, lr}
   1bc68:	subs	r6, r2, #0
   1bc6c:	sub	sp, sp, #12
   1bc70:	mov	r4, r0
   1bc74:	mov	r7, r1
   1bc78:	ble	1bca8 <_ZdlPv@@Base+0xf14>
   1bc7c:	ldr	r2, [r0, #4]
   1bc80:	ldr	r1, [r0, #8]
   1bc84:	add	r5, r2, r6
   1bc88:	cmp	r5, r1
   1bc8c:	bgt	1bcb0 <_ZdlPv@@Base+0xf1c>
   1bc90:	ldr	r0, [r0]
   1bc94:	add	r0, r0, r2
   1bc98:	mov	r1, r7
   1bc9c:	mov	r2, r6
   1bca0:	bl	923c <memcpy@plt>
   1bca4:	str	r5, [r4, #4]
   1bca8:	add	sp, sp, #12
   1bcac:	pop	{r4, r5, r6, r7, pc}
   1bcb0:	mov	lr, r0
   1bcb4:	mov	r3, r5
   1bcb8:	ldr	r0, [lr], #8
   1bcbc:	str	lr, [sp]
   1bcc0:	bl	1b7f4 <_ZdlPv@@Base+0xa60>
   1bcc4:	ldr	r2, [r4, #4]
   1bcc8:	str	r0, [r4]
   1bccc:	b	1bc94 <_ZdlPv@@Base+0xf00>
   1bcd0:	push	{r4, r5, r6, r7, r8, lr}
   1bcd4:	mov	r6, r2
   1bcd8:	ldr	r5, [sp, #24]
   1bcdc:	mov	r4, r0
   1bce0:	mov	r8, r1
   1bce4:	mov	r7, r3
   1bce8:	cmp	r2, #0
   1bcec:	cmpge	r5, #0
   1bcf0:	blt	1bd54 <_ZdlPv@@Base+0xfc0>
   1bcf4:	add	ip, r6, r5
   1bcf8:	str	ip, [r4, #4]
   1bcfc:	cmp	ip, #0
   1bd00:	streq	ip, [r4, #8]
   1bd04:	streq	ip, [r4]
   1bd08:	beq	1bd38 <_ZdlPv@@Base+0xfa4>
   1bd0c:	lsl	r0, ip, #1
   1bd10:	str	r0, [r4, #8]
   1bd14:	bl	92b4 <_Znaj@plt>
   1bd18:	cmp	r6, #0
   1bd1c:	str	r0, [r4]
   1bd20:	beq	1bd40 <_ZdlPv@@Base+0xfac>
   1bd24:	mov	r1, r8
   1bd28:	mov	r2, r6
   1bd2c:	bl	923c <memcpy@plt>
   1bd30:	cmp	r5, #0
   1bd34:	bne	1bd68 <_ZdlPv@@Base+0xfd4>
   1bd38:	mov	r0, r4
   1bd3c:	pop	{r4, r5, r6, r7, r8, pc}
   1bd40:	mov	r1, r7
   1bd44:	mov	r2, r5
   1bd48:	bl	923c <memcpy@plt>
   1bd4c:	mov	r0, r4
   1bd50:	pop	{r4, r5, r6, r7, r8, pc}
   1bd54:	movw	r1, #1168	; 0x490
   1bd58:	mov	r0, #212	; 0xd4
   1bd5c:	movt	r1, #2
   1bd60:	bl	14028 <fputs@plt+0xac24>
   1bd64:	b	1bcf4 <_ZdlPv@@Base+0xf60>
   1bd68:	ldr	r0, [r4]
   1bd6c:	mov	r1, r7
   1bd70:	mov	r2, r5
   1bd74:	add	r0, r0, r6
   1bd78:	bl	923c <memcpy@plt>
   1bd7c:	mov	r0, r4
   1bd80:	pop	{r4, r5, r6, r7, r8, pc}
   1bd84:	push	{r3, lr}
   1bd88:	ldr	r2, [r0, #4]
   1bd8c:	ldr	r3, [r1, #4]
   1bd90:	cmp	r2, r3
   1bd94:	bgt	1bdbc <_ZdlPv@@Base+0x1028>
   1bd98:	cmp	r2, #0
   1bd9c:	beq	1bde0 <_ZdlPv@@Base+0x104c>
   1bda0:	ldr	r0, [r0]
   1bda4:	ldr	r1, [r1]
   1bda8:	bl	9104 <memcmp@plt>
   1bdac:	cmp	r0, #0
   1bdb0:	movgt	r0, #0
   1bdb4:	movle	r0, #1
   1bdb8:	pop	{r3, pc}
   1bdbc:	cmp	r3, #0
   1bdc0:	beq	1bdd8 <_ZdlPv@@Base+0x1044>
   1bdc4:	mov	r2, r3
   1bdc8:	ldr	r0, [r0]
   1bdcc:	ldr	r1, [r1]
   1bdd0:	bl	9104 <memcmp@plt>
   1bdd4:	lsr	r3, r0, #31
   1bdd8:	mov	r0, r3
   1bddc:	pop	{r3, pc}
   1bde0:	mov	r0, #1
   1bde4:	pop	{r3, pc}
   1bde8:	push	{r3, lr}
   1bdec:	ldr	r2, [r0, #4]
   1bdf0:	ldr	r3, [r1, #4]
   1bdf4:	cmp	r2, r3
   1bdf8:	bge	1be20 <_ZdlPv@@Base+0x108c>
   1bdfc:	cmp	r2, #0
   1be00:	beq	1be44 <_ZdlPv@@Base+0x10b0>
   1be04:	ldr	r0, [r0]
   1be08:	ldr	r1, [r1]
   1be0c:	bl	9104 <memcmp@plt>
   1be10:	cmp	r0, #0
   1be14:	movgt	r0, #0
   1be18:	movle	r0, #1
   1be1c:	pop	{r3, pc}
   1be20:	cmp	r3, #0
   1be24:	beq	1be3c <_ZdlPv@@Base+0x10a8>
   1be28:	mov	r2, r3
   1be2c:	ldr	r0, [r0]
   1be30:	ldr	r1, [r1]
   1be34:	bl	9104 <memcmp@plt>
   1be38:	lsr	r3, r0, #31
   1be3c:	mov	r0, r3
   1be40:	pop	{r3, pc}
   1be44:	mov	r0, #1
   1be48:	pop	{r3, pc}
   1be4c:	push	{r3, lr}
   1be50:	ldr	r2, [r1, #4]
   1be54:	ldr	r3, [r0, #4]
   1be58:	cmp	r3, r2
   1be5c:	blt	1be80 <_ZdlPv@@Base+0x10ec>
   1be60:	cmp	r2, #0
   1be64:	beq	1beac <_ZdlPv@@Base+0x1118>
   1be68:	ldr	r0, [r0]
   1be6c:	ldr	r1, [r1]
   1be70:	bl	9104 <memcmp@plt>
   1be74:	mvn	r0, r0
   1be78:	lsr	r0, r0, #31
   1be7c:	pop	{r3, pc}
   1be80:	cmp	r3, #0
   1be84:	beq	1bea4 <_ZdlPv@@Base+0x1110>
   1be88:	mov	r2, r3
   1be8c:	ldr	r0, [r0]
   1be90:	ldr	r1, [r1]
   1be94:	bl	9104 <memcmp@plt>
   1be98:	cmp	r0, #0
   1be9c:	movle	r3, #0
   1bea0:	movgt	r3, #1
   1bea4:	mov	r0, r3
   1bea8:	pop	{r3, pc}
   1beac:	mov	r0, #1
   1beb0:	pop	{r3, pc}
   1beb4:	push	{r3, lr}
   1beb8:	ldr	r2, [r1, #4]
   1bebc:	ldr	r3, [r0, #4]
   1bec0:	cmp	r3, r2
   1bec4:	ble	1bee8 <_ZdlPv@@Base+0x1154>
   1bec8:	cmp	r2, #0
   1becc:	beq	1bf14 <_ZdlPv@@Base+0x1180>
   1bed0:	ldr	r0, [r0]
   1bed4:	ldr	r1, [r1]
   1bed8:	bl	9104 <memcmp@plt>
   1bedc:	mvn	r0, r0
   1bee0:	lsr	r0, r0, #31
   1bee4:	pop	{r3, pc}
   1bee8:	cmp	r3, #0
   1beec:	beq	1bf0c <_ZdlPv@@Base+0x1178>
   1bef0:	mov	r2, r3
   1bef4:	ldr	r0, [r0]
   1bef8:	ldr	r1, [r1]
   1befc:	bl	9104 <memcmp@plt>
   1bf00:	cmp	r0, #0
   1bf04:	movle	r3, #0
   1bf08:	movgt	r3, #1
   1bf0c:	mov	r0, r3
   1bf10:	pop	{r3, pc}
   1bf14:	mov	r0, #1
   1bf18:	pop	{r3, pc}
   1bf1c:	push	{r4, r5, lr}
   1bf20:	subs	r5, r1, #0
   1bf24:	sub	sp, sp, #12
   1bf28:	mov	r4, r0
   1bf2c:	blt	1bf60 <_ZdlPv@@Base+0x11cc>
   1bf30:	ldr	r1, [r4, #8]
   1bf34:	cmp	r5, r1
   1bf38:	ble	1bf54 <_ZdlPv@@Base+0x11c0>
   1bf3c:	ldm	r4, {r0, r2}
   1bf40:	add	ip, r4, #8
   1bf44:	mov	r3, r5
   1bf48:	str	ip, [sp]
   1bf4c:	bl	1b7f4 <_ZdlPv@@Base+0xa60>
   1bf50:	str	r0, [r4]
   1bf54:	str	r5, [r4, #4]
   1bf58:	add	sp, sp, #12
   1bf5c:	pop	{r4, r5, pc}
   1bf60:	movw	r1, #1168	; 0x490
   1bf64:	mov	r0, #260	; 0x104
   1bf68:	movt	r1, #2
   1bf6c:	bl	14028 <fputs@plt+0xac24>
   1bf70:	b	1bf30 <_ZdlPv@@Base+0x119c>
   1bf74:	mov	r3, #0
   1bf78:	str	r3, [r0, #4]
   1bf7c:	bx	lr
   1bf80:	push	{r4, lr}
   1bf84:	ldr	r4, [r0]
   1bf88:	cmp	r4, #0
   1bf8c:	beq	1bfac <_ZdlPv@@Base+0x1218>
   1bf90:	ldr	r2, [r0, #4]
   1bf94:	mov	r0, r4
   1bf98:	bl	93d4 <memchr@plt>
   1bf9c:	cmp	r0, #0
   1bfa0:	beq	1bfac <_ZdlPv@@Base+0x1218>
   1bfa4:	rsb	r0, r4, r0
   1bfa8:	pop	{r4, pc}
   1bfac:	mvn	r0, #0
   1bfb0:	pop	{r4, pc}
   1bfb4:	push	{r3, r4, r5, lr}
   1bfb8:	ldm	r0, {r5, lr}
   1bfbc:	cmp	lr, #0
   1bfc0:	ble	1c01c <_ZdlPv@@Base+0x1288>
   1bfc4:	add	r4, r5, lr
   1bfc8:	mov	r2, r5
   1bfcc:	mov	ip, #0
   1bfd0:	ldrb	r1, [r2], #1
   1bfd4:	cmp	r1, #0
   1bfd8:	addeq	ip, ip, #1
   1bfdc:	cmp	r2, r4
   1bfe0:	bne	1bfd0 <_ZdlPv@@Base+0x123c>
   1bfe4:	add	r0, lr, #1
   1bfe8:	rsb	r0, ip, r0
   1bfec:	bl	92b4 <_Znaj@plt>
   1bff0:	mov	r3, r5
   1bff4:	mov	r1, r0
   1bff8:	ldrb	r2, [r3], #1
   1bffc:	cmp	r2, #0
   1c000:	strbne	r2, [r1]
   1c004:	addne	r1, r1, #1
   1c008:	cmp	r3, r4
   1c00c:	bne	1bff8 <_ZdlPv@@Base+0x1264>
   1c010:	mov	r3, #0
   1c014:	strb	r3, [r1]
   1c018:	pop	{r3, r4, r5, pc}
   1c01c:	add	r0, lr, #1
   1c020:	bl	92b4 <_Znaj@plt>
   1c024:	mov	r1, r0
   1c028:	b	1c010 <_ZdlPv@@Base+0x127c>
   1c02c:	push	{r4, r5, r6, lr}
   1c030:	mov	r5, r0
   1c034:	ldr	r0, [r0, #4]
   1c038:	ldr	ip, [r5]
   1c03c:	subs	r0, r0, #1
   1c040:	bmi	1c118 <_ZdlPv@@Base+0x1384>
   1c044:	ldrb	r3, [ip, r0]
   1c048:	cmp	r3, #32
   1c04c:	mov	r3, r0
   1c050:	beq	1c064 <_ZdlPv@@Base+0x12d0>
   1c054:	b	1c0dc <_ZdlPv@@Base+0x1348>
   1c058:	ldrb	r2, [ip, r3]
   1c05c:	cmp	r2, #32
   1c060:	bne	1c0dc <_ZdlPv@@Base+0x1348>
   1c064:	subs	r3, r3, #1
   1c068:	bcs	1c058 <_ZdlPv@@Base+0x12c4>
   1c06c:	cmp	r3, r0
   1c070:	mov	r4, ip
   1c074:	popeq	{r4, r5, r6, pc}
   1c078:	cmp	r3, #0
   1c07c:	blt	1c0b8 <_ZdlPv@@Base+0x1324>
   1c080:	add	r3, r3, #1
   1c084:	ldr	r0, [r5, #8]
   1c088:	str	r3, [r5, #4]
   1c08c:	bl	92b4 <_Znaj@plt>
   1c090:	mov	r1, r4
   1c094:	ldr	r2, [r5, #4]
   1c098:	mov	r6, r0
   1c09c:	bl	923c <memcpy@plt>
   1c0a0:	ldr	r0, [r5]
   1c0a4:	cmp	r0, #0
   1c0a8:	beq	1c0b0 <_ZdlPv@@Base+0x131c>
   1c0ac:	bl	9338 <_ZdaPv@plt>
   1c0b0:	str	r6, [r5]
   1c0b4:	pop	{r4, r5, r6, pc}
   1c0b8:	cmp	ip, #0
   1c0bc:	mov	r4, #0
   1c0c0:	str	r4, [r5, #4]
   1c0c4:	popeq	{r4, r5, r6, pc}
   1c0c8:	mov	r0, ip
   1c0cc:	bl	9338 <_ZdaPv@plt>
   1c0d0:	str	r4, [r5]
   1c0d4:	str	r4, [r5, #8]
   1c0d8:	pop	{r4, r5, r6, pc}
   1c0dc:	cmp	r3, #0
   1c0e0:	beq	1c120 <_ZdlPv@@Base+0x138c>
   1c0e4:	ldrb	r2, [ip]
   1c0e8:	cmp	r2, #32
   1c0ec:	bne	1c130 <_ZdlPv@@Base+0x139c>
   1c0f0:	add	r2, ip, #1
   1c0f4:	ldrb	r1, [r2]
   1c0f8:	mov	r4, r2
   1c0fc:	sub	r3, r3, #1
   1c100:	add	r2, r2, #1
   1c104:	cmp	r1, #32
   1c108:	beq	1c0f4 <_ZdlPv@@Base+0x1360>
   1c10c:	cmp	r3, r0
   1c110:	bne	1c078 <_ZdlPv@@Base+0x12e4>
   1c114:	pop	{r4, r5, r6, pc}
   1c118:	mov	r3, r0
   1c11c:	b	1c06c <_ZdlPv@@Base+0x12d8>
   1c120:	cmp	r0, #0
   1c124:	popeq	{r4, r5, r6, pc}
   1c128:	mov	r4, ip
   1c12c:	b	1c080 <_ZdlPv@@Base+0x12ec>
   1c130:	cmp	r0, r3
   1c134:	bne	1c128 <_ZdlPv@@Base+0x1394>
   1c138:	pop	{r4, r5, r6, pc}
   1c13c:	push	{r4, r5, r6, lr}
   1c140:	mov	r5, r1
   1c144:	ldm	r0, {r4, r6}
   1c148:	cmp	r6, #0
   1c14c:	pople	{r4, r5, r6, pc}
   1c150:	add	r6, r4, r6
   1c154:	ldrb	r0, [r4], #1
   1c158:	mov	r1, r5
   1c15c:	bl	93c8 <_IO_putc@plt>
   1c160:	cmp	r4, r6
   1c164:	bne	1c154 <_ZdlPv@@Base+0x13c0>
   1c168:	pop	{r4, r5, r6, pc}
   1c16c:	push	{r4, r5, lr}
   1c170:	movw	r4, #60252	; 0xeb5c
   1c174:	sub	sp, sp, #12
   1c178:	movt	r4, #2
   1c17c:	mov	r5, r0
   1c180:	mov	r2, #12
   1c184:	str	r1, [sp]
   1c188:	mov	r0, r4
   1c18c:	mov	r1, #1
   1c190:	movw	r3, #53704	; 0xd1c8
   1c194:	movt	r3, #1
   1c198:	bl	9380 <__sprintf_chk@plt>
   1c19c:	mov	r0, r5
   1c1a0:	mov	r1, r4
   1c1a4:	bl	1b904 <_ZdlPv@@Base+0xb70>
   1c1a8:	mov	r0, r5
   1c1ac:	add	sp, sp, #12
   1c1b0:	pop	{r4, r5, pc}
   1c1b4:	push	{r4, lr}
   1c1b8:	subs	r4, r0, #0
   1c1bc:	beq	1c1d8 <_ZdlPv@@Base+0x1444>
   1c1c0:	bl	9218 <strlen@plt>
   1c1c4:	add	r0, r0, #1
   1c1c8:	bl	92b4 <_Znaj@plt>
   1c1cc:	mov	r1, r4
   1c1d0:	bl	9260 <strcpy@plt>
   1c1d4:	pop	{r4, pc}
   1c1d8:	mov	r0, r4
   1c1dc:	pop	{r4, pc}
   1c1e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c1e4:	movw	r9, #45416	; 0xb168
   1c1e8:	movt	r9, #2
   1c1ec:	sub	sp, sp, #28
   1c1f0:	subs	r5, r1, #0
   1c1f4:	ldr	r3, [r9]
   1c1f8:	str	r0, [sp, #4]
   1c1fc:	str	r2, [sp, #8]
   1c200:	str	r3, [sp, #20]
   1c204:	beq	1c4dc <_ZdlPv@@Base+0x1748>
   1c208:	ldrb	r8, [r5]
   1c20c:	cmp	r8, #0
   1c210:	beq	1c38c <_ZdlPv@@Base+0x15f8>
   1c214:	movw	r6, #60264	; 0xeb68
   1c218:	movt	r6, #2
   1c21c:	ldr	r4, [r6]
   1c220:	cmp	r4, #0
   1c224:	beq	1c51c <_ZdlPv@@Base+0x1788>
   1c228:	ldrb	r2, [r5, #1]
   1c22c:	cmp	r2, #0
   1c230:	beq	1c258 <_ZdlPv@@Base+0x14c4>
   1c234:	ldrb	r3, [r5, #2]
   1c238:	add	r8, r2, r8, lsl #7
   1c23c:	add	r2, r5, #2
   1c240:	cmp	r3, #0
   1c244:	beq	1c4ec <_ZdlPv@@Base+0x1758>
   1c248:	add	r8, r3, r8, lsl #4
   1c24c:	ldrb	r3, [r2, #1]!
   1c250:	cmp	r3, #0
   1c254:	bne	1c248 <_ZdlPv@@Base+0x14b4>
   1c258:	ldr	r3, [r6, #4]
   1c25c:	mov	r0, r8
   1c260:	mov	r1, r3
   1c264:	str	r3, [sp, #12]
   1c268:	str	r3, [sp]
   1c26c:	bl	92c0 <__aeabi_uidivmod@plt>
   1c270:	lsl	r1, r1, #2
   1c274:	ldr	r2, [sp]
   1c278:	add	fp, r4, r1
   1c27c:	sub	r7, r2, #-1073741823	; 0xc0000001
   1c280:	add	r7, r4, r7, lsl #2
   1c284:	b	1c2a8 <_ZdlPv@@Base+0x1514>
   1c288:	mov	r0, r5
   1c28c:	mov	r1, sl
   1c290:	bl	93e0 <strcmp@plt>
   1c294:	cmp	r0, #0
   1c298:	beq	1c3b8 <_ZdlPv@@Base+0x1624>
   1c29c:	cmp	fp, r4
   1c2a0:	subne	fp, fp, #4
   1c2a4:	moveq	fp, r7
   1c2a8:	ldr	sl, [fp]
   1c2ac:	cmp	sl, #0
   1c2b0:	bne	1c288 <_ZdlPv@@Base+0x14f4>
   1c2b4:	ldr	r2, [sp, #8]
   1c2b8:	cmp	r2, #2
   1c2bc:	beq	1c4dc <_ZdlPv@@Base+0x1748>
   1c2c0:	ldr	r3, [sp, #12]
   1c2c4:	ldr	r2, [r6, #8]
   1c2c8:	sub	r1, r3, #1
   1c2cc:	cmp	r1, r2
   1c2d0:	ble	1c3c4 <_ZdlPv@@Base+0x1630>
   1c2d4:	vmov	s11, r3
   1c2d8:	vldr	d7, [pc, #712]	; 1c5a8 <_ZdlPv@@Base+0x1814>
   1c2dc:	vcvt.f64.s32	d6, s11
   1c2e0:	vmov	s11, r2
   1c2e4:	vmul.f64	d7, d6, d7
   1c2e8:	vcvt.f64.s32	d6, s11
   1c2ec:	vcmpe.f64	d6, d7
   1c2f0:	vmrs	APSR_nzcv, fpscr
   1c2f4:	bge	1c3c4 <_ZdlPv@@Base+0x1630>
   1c2f8:	ldr	r3, [sp, #8]
   1c2fc:	add	r2, r2, #1
   1c300:	movw	r4, #60264	; 0xeb68
   1c304:	str	r2, [r6, #8]
   1c308:	cmp	r3, #1
   1c30c:	movt	r4, #2
   1c310:	beq	1c50c <_ZdlPv@@Base+0x1778>
   1c314:	mov	r0, r5
   1c318:	bl	9218 <strlen@plt>
   1c31c:	ldr	r2, [r4, #12]
   1c320:	cmp	r2, #0
   1c324:	add	r7, r0, #1
   1c328:	beq	1c33c <_ZdlPv@@Base+0x15a8>
   1c32c:	ldr	r1, [r4, #16]
   1c330:	cmp	r7, r1
   1c334:	movle	r0, r2
   1c338:	ble	1c358 <_ZdlPv@@Base+0x15c4>
   1c33c:	cmp	r7, #1024	; 0x400
   1c340:	movge	r0, r7
   1c344:	movlt	r0, #1024	; 0x400
   1c348:	str	r0, [r6, #16]
   1c34c:	bl	92b4 <_Znaj@plt>
   1c350:	mov	r2, r0
   1c354:	str	r2, [r6, #12]
   1c358:	mov	r1, r5
   1c35c:	bl	9260 <strcpy@plt>
   1c360:	ldr	r2, [r6, #12]
   1c364:	ldr	r3, [sp, #4]
   1c368:	ldr	r1, [r6, #16]
   1c36c:	str	r2, [fp]
   1c370:	str	r2, [r3]
   1c374:	rsb	r1, r7, r1
   1c378:	ldr	r3, [r6, #12]
   1c37c:	str	r1, [r6, #16]
   1c380:	add	r7, r3, r7
   1c384:	str	r7, [r6, #12]
   1c388:	b	1c39c <_ZdlPv@@Base+0x1608>
   1c38c:	ldr	r2, [sp, #4]
   1c390:	movw	r3, #56684	; 0xdd6c
   1c394:	movt	r3, #1
   1c398:	str	r3, [r2]
   1c39c:	ldr	r2, [sp, #20]
   1c3a0:	ldr	r3, [r9]
   1c3a4:	ldr	r0, [sp, #4]
   1c3a8:	cmp	r2, r3
   1c3ac:	bne	1c5a0 <_ZdlPv@@Base+0x180c>
   1c3b0:	add	sp, sp, #28
   1c3b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c3b8:	ldr	r3, [sp, #4]
   1c3bc:	str	sl, [r3]
   1c3c0:	b	1c39c <_ZdlPv@@Base+0x1608>
   1c3c4:	ldr	r2, [sp]
   1c3c8:	movw	r3, #502	; 0x1f6
   1c3cc:	cmp	r2, r3
   1c3d0:	bls	1c580 <_ZdlPv@@Base+0x17ec>
   1c3d4:	ldr	fp, [pc, #468]	; 1c5b0 <_ZdlPv@@Base+0x181c>
   1c3d8:	ldr	r0, [fp, #4]!
   1c3dc:	ldr	r3, [sp]
   1c3e0:	cmp	r0, r3
   1c3e4:	bhi	1c41c <_ZdlPv@@Base+0x1688>
   1c3e8:	cmp	r0, #0
   1c3ec:	bne	1c3d8 <_ZdlPv@@Base+0x1644>
   1c3f0:	movw	r1, #56944	; 0xde70
   1c3f4:	movt	r1, #2
   1c3f8:	movw	r0, #1248	; 0x4e0
   1c3fc:	movt	r0, #2
   1c400:	mov	r3, r1
   1c404:	mov	r2, r1
   1c408:	bl	153f8 <fputs@plt+0xbff4>
   1c40c:	ldr	r0, [fp, #4]!
   1c410:	ldr	r3, [sp]
   1c414:	cmp	r0, r3
   1c418:	bls	1c3e8 <_ZdlPv@@Base+0x1654>
   1c41c:	cmp	r0, #532676608	; 0x1fc00000
   1c420:	str	r0, [r6, #4]
   1c424:	lslls	r0, r0, #2
   1c428:	mov	r3, #0
   1c42c:	mvnhi	r0, #0
   1c430:	str	r3, [r6, #8]
   1c434:	bl	92b4 <_Znaj@plt>
   1c438:	ldr	r2, [r6, #4]
   1c43c:	cmp	r2, #0
   1c440:	movgt	r3, #0
   1c444:	str	r0, [r6]
   1c448:	movgt	r1, r3
   1c44c:	bgt	1c458 <_ZdlPv@@Base+0x16c4>
   1c450:	b	1c480 <_ZdlPv@@Base+0x16ec>
   1c454:	ldr	r0, [r6]
   1c458:	str	r1, [r0, r3, lsl #2]
   1c45c:	add	r3, r3, #1
   1c460:	cmp	r3, r2
   1c464:	bne	1c454 <_ZdlPv@@Base+0x16c0>
   1c468:	cmp	r7, r4
   1c46c:	bcc	1c488 <_ZdlPv@@Base+0x16f4>
   1c470:	ldr	r1, [r7], #-4
   1c474:	add	r0, sp, #16
   1c478:	mov	r2, #1
   1c47c:	bl	1c1e0 <_ZdlPv@@Base+0x144c>
   1c480:	cmp	r7, r4
   1c484:	bcs	1c470 <_ZdlPv@@Base+0x16dc>
   1c488:	cmp	r4, #0
   1c48c:	beq	1c498 <_ZdlPv@@Base+0x1704>
   1c490:	mov	r0, r4
   1c494:	bl	9338 <_ZdaPv@plt>
   1c498:	ldr	r7, [r6, #4]
   1c49c:	mov	r0, r8
   1c4a0:	ldr	r4, [r6]
   1c4a4:	mov	r1, r7
   1c4a8:	sub	r7, r7, #-1073741823	; 0xc0000001
   1c4ac:	bl	92c0 <__aeabi_uidivmod@plt>
   1c4b0:	add	r7, r4, r7, lsl #2
   1c4b4:	add	fp, r4, r1, lsl #2
   1c4b8:	b	1c4c8 <_ZdlPv@@Base+0x1734>
   1c4bc:	cmp	fp, r4
   1c4c0:	subne	fp, fp, #4
   1c4c4:	moveq	fp, r7
   1c4c8:	ldr	r3, [fp]
   1c4cc:	cmp	r3, #0
   1c4d0:	bne	1c4bc <_ZdlPv@@Base+0x1728>
   1c4d4:	ldr	r2, [r6, #8]
   1c4d8:	b	1c2f8 <_ZdlPv@@Base+0x1564>
   1c4dc:	ldr	r2, [sp, #4]
   1c4e0:	mov	r3, #0
   1c4e4:	str	r3, [r2]
   1c4e8:	b	1c39c <_ZdlPv@@Base+0x1608>
   1c4ec:	ldr	r2, [r6, #4]
   1c4f0:	mov	r0, r8
   1c4f4:	mov	r1, r2
   1c4f8:	str	r2, [sp, #12]
   1c4fc:	str	r2, [sp]
   1c500:	bl	92c0 <__aeabi_uidivmod@plt>
   1c504:	lsl	r1, r1, #2
   1c508:	b	1c274 <_ZdlPv@@Base+0x14e0>
   1c50c:	ldr	r2, [sp, #4]
   1c510:	str	r5, [fp]
   1c514:	str	r5, [r2]
   1c518:	b	1c39c <_ZdlPv@@Base+0x1608>
   1c51c:	mov	r0, #404	; 0x194
   1c520:	mov	r3, #101	; 0x65
   1c524:	str	r3, [r6, #4]
   1c528:	bl	92b4 <_Znaj@plt>
   1c52c:	ldr	sl, [r6, #4]
   1c530:	cmp	sl, #0
   1c534:	str	r0, [r6]
   1c538:	ble	1c598 <_ZdlPv@@Base+0x1804>
   1c53c:	mov	r3, r4
   1c540:	b	1c548 <_ZdlPv@@Base+0x17b4>
   1c544:	ldr	r0, [r6]
   1c548:	str	r3, [r0, r4, lsl #2]
   1c54c:	add	r4, r4, #1
   1c550:	cmp	r4, sl
   1c554:	bne	1c544 <_ZdlPv@@Base+0x17b0>
   1c558:	ldr	r4, [r6]
   1c55c:	mov	r3, #0
   1c560:	str	r3, [r6, #8]
   1c564:	ldrb	r8, [r5]
   1c568:	cmp	r8, r3
   1c56c:	bne	1c228 <_ZdlPv@@Base+0x1494>
   1c570:	str	sl, [sp]
   1c574:	mov	r1, r8
   1c578:	str	sl, [sp, #12]
   1c57c:	b	1c274 <_ZdlPv@@Base+0x14e0>
   1c580:	movw	r2, #503	; 0x1f7
   1c584:	mov	r3, #0
   1c588:	str	r2, [r6, #4]
   1c58c:	movw	r0, #2012	; 0x7dc
   1c590:	str	r3, [r6, #8]
   1c594:	b	1c434 <_ZdlPv@@Base+0x16a0>
   1c598:	mov	r4, r0
   1c59c:	b	1c55c <_ZdlPv@@Base+0x17c8>
   1c5a0:	bl	92f0 <__stack_chk_fail@plt>
   1c5a4:	nop	{0}
   1c5a8:	teqcc	r3, #-872415232	; 0xcc000000
   1c5ac:	svccc	0x00d33333
   1c5b0:	andeq	r0, r2, r0, lsr #9
   1c5b4:	push	{r4, r5, r6, r7, lr}
   1c5b8:	movw	r4, #45416	; 0xb168
   1c5bc:	movt	r4, #2
   1c5c0:	sub	sp, sp, #12
   1c5c4:	mov	r6, r1
   1c5c8:	mov	r7, r0
   1c5cc:	ldr	r3, [r4]
   1c5d0:	str	r3, [sp, #4]
   1c5d4:	bl	9218 <strlen@plt>
   1c5d8:	mov	r5, r0
   1c5dc:	mov	r0, r6
   1c5e0:	bl	9218 <strlen@plt>
   1c5e4:	add	r0, r5, r0
   1c5e8:	add	r0, r0, #1
   1c5ec:	bl	92b4 <_Znaj@plt>
   1c5f0:	mov	r1, r7
   1c5f4:	mov	r5, r0
   1c5f8:	bl	9194 <stpcpy@plt>
   1c5fc:	mov	r1, r6
   1c600:	bl	9260 <strcpy@plt>
   1c604:	mov	r1, r5
   1c608:	mov	r0, sp
   1c60c:	mov	r2, #0
   1c610:	bl	1c1e0 <_ZdlPv@@Base+0x144c>
   1c614:	cmp	r5, #0
   1c618:	beq	1c624 <_ZdlPv@@Base+0x1890>
   1c61c:	mov	r0, r5
   1c620:	bl	9338 <_ZdaPv@plt>
   1c624:	ldr	r2, [sp, #4]
   1c628:	ldr	r3, [r4]
   1c62c:	ldr	r0, [sp]
   1c630:	cmp	r2, r3
   1c634:	bne	1c640 <_ZdlPv@@Base+0x18ac>
   1c638:	add	sp, sp, #12
   1c63c:	pop	{r4, r5, r6, r7, pc}
   1c640:	bl	92f0 <__stack_chk_fail@plt>
   1c644:	nop	{0}
   1c648:	movw	r3, #60296	; 0xeb88
   1c64c:	movt	r3, #2
   1c650:	push	{r4, lr}
   1c654:	mov	r4, r0
   1c658:	ldr	r0, [r3]
   1c65c:	cmp	r0, #0
   1c660:	beq	1c668 <_ZdlPv@@Base+0x18d4>
   1c664:	bl	9338 <_ZdaPv@plt>
   1c668:	mov	r0, r4
   1c66c:	pop	{r4, pc}
   1c670:	movw	r3, #60296	; 0xeb88
   1c674:	movt	r3, #2
   1c678:	push	{r4, r5, r6, r7, lr}
   1c67c:	movw	r6, #45416	; 0xb168
   1c680:	movt	r6, #2
   1c684:	ldr	r4, [r3, #4]
   1c688:	sub	sp, sp, #44	; 0x2c
   1c68c:	mov	r7, r0
   1c690:	ldr	r3, [r6]
   1c694:	cmp	r4, #0
   1c698:	str	r3, [sp, #36]	; 0x24
   1c69c:	bne	1c6c8 <_ZdlPv@@Base+0x1934>
   1c6a0:	b	1c71c <_ZdlPv@@Base+0x1988>
   1c6a4:	ldm	r4, {r0, r5}
   1c6a8:	cmp	r0, #0
   1c6ac:	beq	1c6b4 <_ZdlPv@@Base+0x1920>
   1c6b0:	bl	9338 <_ZdaPv@plt>
   1c6b4:	mov	r0, r4
   1c6b8:	bl	1ad94 <_ZdlPv@@Base>
   1c6bc:	cmp	r5, #0
   1c6c0:	beq	1c71c <_ZdlPv@@Base+0x1988>
   1c6c4:	mov	r4, r5
   1c6c8:	ldr	r0, [r4]
   1c6cc:	bl	9230 <unlink@plt>
   1c6d0:	cmp	r0, #0
   1c6d4:	bge	1c6a4 <_ZdlPv@@Base+0x1910>
   1c6d8:	ldr	r1, [r4]
   1c6dc:	mov	r0, sp
   1c6e0:	bl	14ef4 <fputs@plt+0xbaf0>
   1c6e4:	bl	93f8 <__errno_location@plt>
   1c6e8:	ldr	r0, [r0]
   1c6ec:	bl	90ec <strerror@plt>
   1c6f0:	mov	r1, r0
   1c6f4:	add	r0, sp, #16
   1c6f8:	bl	14ef4 <fputs@plt+0xbaf0>
   1c6fc:	movw	r0, #1268	; 0x4f4
   1c700:	movw	r3, #56944	; 0xde70
   1c704:	movt	r0, #2
   1c708:	movt	r3, #2
   1c70c:	mov	r1, sp
   1c710:	add	r2, sp, #16
   1c714:	bl	15398 <fputs@plt+0xbf94>
   1c718:	b	1c6a4 <_ZdlPv@@Base+0x1910>
   1c71c:	ldr	r2, [sp, #36]	; 0x24
   1c720:	mov	r0, r7
   1c724:	ldr	r3, [r6]
   1c728:	cmp	r2, r3
   1c72c:	bne	1c738 <_ZdlPv@@Base+0x19a4>
   1c730:	add	sp, sp, #44	; 0x2c
   1c734:	pop	{r4, r5, r6, r7, pc}
   1c738:	bl	92f0 <__stack_chk_fail@plt>
   1c73c:	push	{r4, r5, r6, r7, r8, lr}
   1c740:	mov	r8, r0
   1c744:	movw	r0, #1300	; 0x514
   1c748:	movt	r0, #2
   1c74c:	bl	9158 <getenv@plt>
   1c750:	subs	r6, r0, #0
   1c754:	beq	1c844 <_ZdlPv@@Base+0x1ab0>
   1c758:	mov	r0, r6
   1c75c:	bl	9218 <strlen@plt>
   1c760:	sub	r2, r0, #1
   1c764:	add	r7, r0, #1
   1c768:	mov	r5, r0
   1c76c:	movw	r4, #61564	; 0xf07c
   1c770:	movt	r4, #1
   1c774:	ldrb	r1, [r6, r2]
   1c778:	mov	r0, r4
   1c77c:	bl	917c <strchr@plt>
   1c780:	cmp	r0, #0
   1c784:	beq	1c824 <_ZdlPv@@Base+0x1a90>
   1c788:	mov	r0, r7
   1c78c:	mov	r7, r5
   1c790:	bl	92b4 <_Znaj@plt>
   1c794:	mov	r1, r6
   1c798:	mov	r5, r0
   1c79c:	bl	9260 <strcpy@plt>
   1c7a0:	mov	r0, r5
   1c7a4:	bl	1cb78 <_ZdlPv@@Base+0x1de4>
   1c7a8:	cmp	r0, #14
   1c7ac:	bhi	1c80c <_ZdlPv@@Base+0x1a78>
   1c7b0:	movw	r4, #60296	; 0xeb88
   1c7b4:	movt	r4, #2
   1c7b8:	movw	r6, #56684	; 0xdd6c
   1c7bc:	movt	r6, #1
   1c7c0:	mov	r3, #1
   1c7c4:	str	r3, [r4, #8]
   1c7c8:	mov	r3, #0
   1c7cc:	add	r0, r3, r7
   1c7d0:	str	r0, [r4, #12]
   1c7d4:	add	r0, r0, #1
   1c7d8:	bl	92b4 <_Znaj@plt>
   1c7dc:	mov	r1, r5
   1c7e0:	str	r0, [r4]
   1c7e4:	bl	9260 <strcpy@plt>
   1c7e8:	ldr	r0, [r4]
   1c7ec:	mov	r1, r6
   1c7f0:	bl	932c <strcat@plt>
   1c7f4:	cmp	r5, #0
   1c7f8:	beq	1c804 <_ZdlPv@@Base+0x1a70>
   1c7fc:	mov	r0, r5
   1c800:	bl	9338 <_ZdaPv@plt>
   1c804:	mov	r0, r8
   1c808:	pop	{r4, r5, r6, r7, r8, pc}
   1c80c:	movw	r6, #54732	; 0xd5cc
   1c810:	movw	r4, #60296	; 0xeb88
   1c814:	movt	r6, #1
   1c818:	movt	r4, #2
   1c81c:	mov	r3, #5
   1c820:	b	1c7cc <_ZdlPv@@Base+0x1a38>
   1c824:	add	r0, r5, #2
   1c828:	bl	92b4 <_Znaj@plt>
   1c82c:	mov	r1, r6
   1c830:	mov	r5, r0
   1c834:	bl	9194 <stpcpy@plt>
   1c838:	ldrh	r3, [r4]
   1c83c:	strh	r3, [r0]
   1c840:	b	1c7a0 <_ZdlPv@@Base+0x1a0c>
   1c844:	movw	r0, #1316	; 0x524
   1c848:	movt	r0, #2
   1c84c:	bl	9158 <getenv@plt>
   1c850:	subs	r6, r0, #0
   1c854:	bne	1c758 <_ZdlPv@@Base+0x19c4>
   1c858:	movw	r6, #1292	; 0x50c
   1c85c:	mov	r7, #5
   1c860:	movt	r6, #2
   1c864:	mov	r2, #3
   1c868:	mov	r5, #4
   1c86c:	b	1c76c <_ZdlPv@@Base+0x19d8>
   1c870:	push	{r3, r4, r5, r6, r7, lr}
   1c874:	movw	r5, #60296	; 0xeb88
   1c878:	movt	r5, #2
   1c87c:	ldr	r6, [r5, #8]
   1c880:	cmp	r6, #0
   1c884:	movne	r6, r1
   1c888:	moveq	r6, r0
   1c88c:	cmp	r6, #0
   1c890:	beq	1c904 <_ZdlPv@@Base+0x1b70>
   1c894:	mov	r0, r6
   1c898:	bl	9218 <strlen@plt>
   1c89c:	mov	r7, r0
   1c8a0:	ldr	r0, [r5, #12]
   1c8a4:	add	r0, r0, #7
   1c8a8:	add	r0, r0, r7
   1c8ac:	bl	92b4 <_Znaj@plt>
   1c8b0:	ldr	r1, [r5]
   1c8b4:	mov	r4, r0
   1c8b8:	bl	9194 <stpcpy@plt>
   1c8bc:	cmp	r7, #0
   1c8c0:	ble	1c8cc <_ZdlPv@@Base+0x1b38>
   1c8c4:	mov	r1, r6
   1c8c8:	bl	9260 <strcpy@plt>
   1c8cc:	mov	r0, r4
   1c8d0:	bl	9218 <strlen@plt>
   1c8d4:	movw	r3, #1324	; 0x52c
   1c8d8:	movt	r3, #2
   1c8dc:	ldrh	ip, [r3, #4]
   1c8e0:	add	r2, r4, r0
   1c8e4:	mov	r1, r0
   1c8e8:	ldr	r0, [r3]
   1c8ec:	ldrb	r3, [r3, #6]
   1c8f0:	str	r0, [r4, r1]
   1c8f4:	mov	r0, r4
   1c8f8:	strh	ip, [r2, #4]
   1c8fc:	strb	r3, [r2, #6]
   1c900:	pop	{r3, r4, r5, r6, r7, pc}
   1c904:	ldr	r0, [r5, #12]
   1c908:	add	r0, r0, #7
   1c90c:	bl	92b4 <_Znaj@plt>
   1c910:	ldr	r1, [r5]
   1c914:	mov	r4, r0
   1c918:	bl	9260 <strcpy@plt>
   1c91c:	b	1c8cc <_ZdlPv@@Base+0x1b38>
   1c920:	push	{r4, r5, r6, r7, r8, r9, lr}
   1c924:	movw	r4, #45416	; 0xb168
   1c928:	movt	r4, #2
   1c92c:	sub	sp, sp, #28
   1c930:	mov	r7, r0
   1c934:	mov	r0, r1
   1c938:	ldr	ip, [r4]
   1c93c:	mov	r1, r2
   1c940:	mov	r8, r3
   1c944:	str	ip, [sp, #20]
   1c948:	bl	1c870 <_ZdlPv@@Base+0x1adc>
   1c94c:	mov	r5, r0
   1c950:	bl	93f8 <__errno_location@plt>
   1c954:	mov	r3, #0
   1c958:	mov	r6, r0
   1c95c:	mov	r0, r5
   1c960:	str	r3, [r6]
   1c964:	bl	91f4 <mkstemp@plt>
   1c968:	subs	r9, r0, #0
   1c96c:	blt	1ca1c <_ZdlPv@@Base+0x1c88>
   1c970:	mov	r0, r9
   1c974:	mov	r3, #0
   1c978:	movw	r1, #1368	; 0x558
   1c97c:	str	r3, [r6]
   1c980:	movt	r1, #2
   1c984:	bl	929c <fdopen@plt>
   1c988:	subs	r9, r0, #0
   1c98c:	beq	1ca50 <_ZdlPv@@Base+0x1cbc>
   1c990:	cmp	r8, #0
   1c994:	bne	1c9c0 <_ZdlPv@@Base+0x1c2c>
   1c998:	cmp	r7, #0
   1c99c:	strne	r5, [r7]
   1c9a0:	beq	1ca08 <_ZdlPv@@Base+0x1c74>
   1c9a4:	ldr	r2, [sp, #20]
   1c9a8:	mov	r0, r9
   1c9ac:	ldr	r3, [r4]
   1c9b0:	cmp	r2, r3
   1c9b4:	bne	1ca84 <_ZdlPv@@Base+0x1cf0>
   1c9b8:	add	sp, sp, #28
   1c9bc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1c9c0:	mov	r0, r5
   1c9c4:	bl	9218 <strlen@plt>
   1c9c8:	add	r0, r0, #1
   1c9cc:	bl	92b4 <_Znaj@plt>
   1c9d0:	mov	r1, r5
   1c9d4:	mov	r6, r0
   1c9d8:	bl	9260 <strcpy@plt>
   1c9dc:	mov	r0, #8
   1c9e0:	bl	1ad44 <_Znwj@@Base>
   1c9e4:	movw	r3, #60296	; 0xeb88
   1c9e8:	movt	r3, #2
   1c9ec:	cmp	r7, #0
   1c9f0:	ldr	r2, [r3, #4]
   1c9f4:	str	r6, [r0]
   1c9f8:	str	r2, [r0, #4]
   1c9fc:	str	r0, [r3, #4]
   1ca00:	strne	r5, [r7]
   1ca04:	bne	1c9a4 <_ZdlPv@@Base+0x1c10>
   1ca08:	cmp	r5, #0
   1ca0c:	beq	1c9a4 <_ZdlPv@@Base+0x1c10>
   1ca10:	mov	r0, r5
   1ca14:	bl	9338 <_ZdaPv@plt>
   1ca18:	b	1c9a4 <_ZdlPv@@Base+0x1c10>
   1ca1c:	ldr	r0, [r6]
   1ca20:	bl	90ec <strerror@plt>
   1ca24:	mov	r1, r0
   1ca28:	mov	r0, sp
   1ca2c:	bl	14ef4 <fputs@plt+0xbaf0>
   1ca30:	movw	r2, #56944	; 0xde70
   1ca34:	movt	r2, #2
   1ca38:	mov	r1, sp
   1ca3c:	movw	r0, #1332	; 0x534
   1ca40:	movt	r0, #2
   1ca44:	mov	r3, r2
   1ca48:	bl	153f8 <fputs@plt+0xbff4>
   1ca4c:	b	1c970 <_ZdlPv@@Base+0x1bdc>
   1ca50:	ldr	r0, [r6]
   1ca54:	bl	90ec <strerror@plt>
   1ca58:	mov	r1, r0
   1ca5c:	mov	r0, sp
   1ca60:	bl	14ef4 <fputs@plt+0xbaf0>
   1ca64:	movw	r2, #56944	; 0xde70
   1ca68:	movt	r2, #2
   1ca6c:	mov	r1, sp
   1ca70:	movw	r0, #1372	; 0x55c
   1ca74:	movt	r0, #2
   1ca78:	mov	r3, r2
   1ca7c:	bl	153f8 <fputs@plt+0xbff4>
   1ca80:	b	1c990 <_ZdlPv@@Base+0x1bfc>
   1ca84:	bl	92f0 <__stack_chk_fail@plt>
   1ca88:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   1ca8c:	ldrb	r3, [r0]
   1ca90:	cmp	r3, #117	; 0x75
   1ca94:	bne	1cb4c <_ZdlPv@@Base+0x1db8>
   1ca98:	add	sl, r0, #1
   1ca9c:	movw	r4, #54888	; 0xd668
   1caa0:	movw	r5, #54632	; 0xd568
   1caa4:	movw	r7, #54120	; 0xd368
   1caa8:	movw	r6, #65535	; 0xffff
   1caac:	movt	r4, #2
   1cab0:	movt	r5, #2
   1cab4:	movt	r7, #2
   1cab8:	movt	r6, #16
   1cabc:	mov	r8, sl
   1cac0:	mov	r1, r8
   1cac4:	mov	ip, #0
   1cac8:	ldrb	r9, [r1], #1
   1cacc:	mov	r3, r9
   1cad0:	b	1cb14 <_ZdlPv@@Base+0x1d80>
   1cad4:	ldrb	r0, [r5, r3]
   1cad8:	cmp	r0, #0
   1cadc:	addne	ip, fp, ip, lsl #4
   1cae0:	bne	1caf4 <_ZdlPv@@Base+0x1d60>
   1cae4:	ldrb	r0, [r7, r3]
   1cae8:	add	ip, r2, ip, lsl #4
   1caec:	cmp	r0, #0
   1caf0:	beq	1cb28 <_ZdlPv@@Base+0x1d94>
   1caf4:	cmp	ip, r6
   1caf8:	mov	r0, r1
   1cafc:	bgt	1cb4c <_ZdlPv@@Base+0x1db8>
   1cb00:	ldrb	r2, [r1], #1
   1cb04:	cmp	r2, #0
   1cb08:	cmpne	r2, #95	; 0x5f
   1cb0c:	mov	r3, r2
   1cb10:	beq	1cb30 <_ZdlPv@@Base+0x1d9c>
   1cb14:	ldrb	r0, [r4, r3]
   1cb18:	sub	fp, r3, #48	; 0x30
   1cb1c:	sub	r2, r3, #55	; 0x37
   1cb20:	cmp	r0, #0
   1cb24:	bne	1cad4 <_ZdlPv@@Base+0x1d40>
   1cb28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1cb2c:	bx	lr
   1cb30:	sub	r3, ip, #55296	; 0xd800
   1cb34:	cmp	r3, #2048	; 0x800
   1cb38:	bcc	1cb4c <_ZdlPv@@Base+0x1db8>
   1cb3c:	cmp	ip, #65536	; 0x10000
   1cb40:	blt	1cb58 <_ZdlPv@@Base+0x1dc4>
   1cb44:	cmp	r9, #48	; 0x30
   1cb48:	bne	1cb64 <_ZdlPv@@Base+0x1dd0>
   1cb4c:	mov	r0, #0
   1cb50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1cb54:	bx	lr
   1cb58:	rsb	r8, r8, r0
   1cb5c:	cmp	r8, #4
   1cb60:	bne	1cb4c <_ZdlPv@@Base+0x1db8>
   1cb64:	cmp	r2, #0
   1cb68:	addne	r8, r0, #1
   1cb6c:	bne	1cac0 <_ZdlPv@@Base+0x1d2c>
   1cb70:	mov	r0, sl
   1cb74:	b	1cb28 <_ZdlPv@@Base+0x1d94>
   1cb78:	mov	r1, #3
   1cb7c:	b	9350 <pathconf@plt>
   1cb80:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1cb84:	mov	r7, r0
   1cb88:	ldr	r6, [pc, #76]	; 1cbdc <_ZdlPv@@Base+0x1e48>
   1cb8c:	mov	r8, r1
   1cb90:	ldr	r5, [pc, #72]	; 1cbe0 <_ZdlPv@@Base+0x1e4c>
   1cb94:	mov	r9, r2
   1cb98:	add	r6, pc, r6
   1cb9c:	bl	90cc <strerror@plt-0x20>
   1cba0:	add	r5, pc, r5
   1cba4:	rsb	r6, r5, r6
   1cba8:	asrs	r6, r6, #2
   1cbac:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1cbb0:	sub	r5, r5, #4
   1cbb4:	mov	r4, #0
   1cbb8:	add	r4, r4, #1
   1cbbc:	ldr	r3, [r5, #4]!
   1cbc0:	mov	r0, r7
   1cbc4:	mov	r1, r8
   1cbc8:	mov	r2, r9
   1cbcc:	blx	r3
   1cbd0:	cmp	r4, r6
   1cbd4:	bne	1cbb8 <_ZdlPv@@Base+0x1e24>
   1cbd8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1cbdc:	andeq	sp, r0, r0, asr r3
   1cbe0:	andeq	sp, r0, r0, lsl r3
   1cbe4:	bx	lr

Disassembly of section .fini:

0001cbe8 <.fini>:
   1cbe8:	push	{r3, lr}
   1cbec:	pop	{r3, pc}
