// Seed: 358461034
module module_0;
  always id_1 <= id_1;
  initial id_1 = id_1;
  wand id_2 = 1, id_3 = id_2;
  wire id_4;
  wire id_5;
  tri0 id_6 = id_6 * id_2;
  assign id_2 = 1;
  wire id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    input logic id_0
);
  logic id_2, id_3 = {id_3, 1'h0 == id_0, 1'b0, 1'd0, id_0 * id_2, 1};
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_2 = id_0;
  logic id_4 = id_0;
  always id_3 <= 1'b0;
  assign id_2 = id_3 && id_2;
endmodule
