
*** Running vivado
    with args -log design_1_ImageRotate_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ImageRotate_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_ImageRotate_0_0.tcl -notrace
Command: synth_design -top design_1_ImageRotate_0_0 -part xc7vx690tffg1761-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 453.414 ; gain = 104.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ImageRotate_0_0' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_ImageRotate_0_0/synth/design_1_ImageRotate_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ImageRotate' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate.v:12]
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_arr0_ocq' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_arr0_ocq.v:11]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_arr0_ocq_memcore' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_arr0_ocq_memcore.v:58]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_arr0_ocq_memcore_ram' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_arr0_ocq_memcore.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_arr0_ocq_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_arr0_ocq_memcore_ram' (1#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_arr0_ocq_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_arr0_ocq_memcore' (2#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_arr0_ocq_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_arr0_ocq' (3#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_arr0_ocq.v:11]
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_arr1_pcA' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_arr1_pcA.v:11]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_arr1_pcA_memcore' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_arr1_pcA_memcore.v:62]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_arr1_pcA_memcore_ram' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_arr1_pcA_memcore.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_arr1_pcA_memcore.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_arr1_pcA_memcore_ram' (4#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_arr1_pcA_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_arr1_pcA_memcore' (5#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_arr1_pcA_memcore.v:62]
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_arr1_pcA' (6#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_arr1_pcA.v:11]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit26_pro' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Block_Mat_exit26_pro.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Block_Mat_exit26_pro.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit26_pro' (7#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Block_Mat_exit26_pro.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/AXIvideo2Mat.v:103]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (8#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit2628_p' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Block_Mat_exit2628_p.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Block_Mat_exit2628_p.v:83]
INFO: [Synth 8-6157] synthesizing module 'Mat2Array2D' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Mat2Array2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Mat2Array2D.v:64]
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_mux_4bkb' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_mux_4bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_mux_4bkb' (9#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_mux_4bkb.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Mat2Array2D.v:480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Mat2Array2D.v:488]
INFO: [Synth 8-6155] done synthesizing module 'Mat2Array2D' (10#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Mat2Array2D.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit2628_p' (11#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Block_Mat_exit2628_p.v:10]
INFO: [Synth 8-6157] synthesizing module 'Rotate' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 21'b000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 21'b000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 21'b000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 21'b000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 21'b000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 21'b000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 21'b000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 21'b000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 21'b000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 21'b000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 21'b000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 21'b000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 21'b000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 21'b000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 21'b000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 21'b000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 21'b000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 21'b000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 21'b001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 21'b010000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 21'b100000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:133]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_s' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:46]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_dEe' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_dEe.v:43]
	Parameter DataWidth bound to: 100 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_dEe_rom' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_dEe.v:9]
	Parameter DWIDTH bound to: 100 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_dEe.v:21]
INFO: [Synth 8-3876] $readmem data file './sin_or_cos_float_dEe_rom.dat' is read successfully [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_dEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_dEe_rom' (12#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_dEe' (13#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_dEe.v:43]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_eOg' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_eOg.v:43]
	Parameter DataWidth bound to: 30 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_eOg_rom' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_eOg.v:9]
	Parameter DWIDTH bound to: 30 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_eOg.v:21]
INFO: [Synth 8-3876] $readmem data file './sin_or_cos_float_eOg_rom.dat' is read successfully [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_eOg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_eOg_rom' (14#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_eOg' (15#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_eOg.v:43]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_fYi' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_fYi.v:43]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_fYi_rom' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_fYi.v:9]
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_fYi.v:21]
INFO: [Synth 8-3876] $readmem data file './sin_or_cos_float_fYi_rom.dat' is read successfully [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_fYi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_fYi_rom' (16#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_fYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_fYi' (17#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_fYi.v:43]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_g8j' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_g8j.v:43]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_g8j_rom' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_g8j.v:9]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_g8j.v:21]
INFO: [Synth 8-3876] $readmem data file './sin_or_cos_float_g8j_rom.dat' is read successfully [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_g8j.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_g8j_rom' (18#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_g8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_g8j' (19#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_g8j.v:43]
INFO: [Synth 8-6157] synthesizing module 'scaled_fixed2ieee' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee.v:45]
INFO: [Synth 8-6157] synthesizing module 'scaled_fixed2ieeecud' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieeecud.v:62]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scaled_fixed2ieeecud_ram' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieeecud.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieeecud.v:26]
INFO: [Synth 8-6155] done synthesizing module 'scaled_fixed2ieeecud_ram' (20#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieeecud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'scaled_fixed2ieeecud' (21#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieeecud.v:62]
INFO: [Synth 8-6157] synthesizing module 'scaled_fixed2ieee_c' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee_c.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scaled_fixed2ieee_c_ram' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee_c.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee_c.v:22]
INFO: [Synth 8-6155] done synthesizing module 'scaled_fixed2ieee_c_ram' (22#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee_c.v:9]
INFO: [Synth 8-6155] done synthesizing module 'scaled_fixed2ieee_c' (23#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee_c.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee.v:505]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee.v:519]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee.v:537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee.v:543]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_mux_p_Val2_in_phi_fu_198_p4_reg' and it is trimmed from '29' to '28' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee.v:285]
INFO: [Synth 8-6155] done synthesizing module 'scaled_fixed2ieee' (24#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee.v:10]
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_mux_8hbi' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_mux_8hbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_mux_8hbi' (25#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_mux_8hbi.v:11]
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_mux_1ibs' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_mux_1ibs.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_mux_1ibs' (26#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_mux_1ibs.v:11]
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_mul_mjbC' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_mul_mjbC.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_mul_mjbC_DSP48_0' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_mul_mjbC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_mul_mjbC_DSP48_0' (27#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_mul_mjbC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_mul_mjbC' (28#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_mul_mjbC.v:14]
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_mul_mkbM' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_mul_mkbM.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_mul_mkbM_DSP48_1' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_mul_mkbM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_mul_mkbM_DSP48_1' (29#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_mul_mkbM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_mul_mkbM' (30#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_mul_mkbM.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:633]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:823]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_s' (31#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_fmul_lbW' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_fmul_lbW.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImageRotate_ap_fmul_0_max_dsp_32' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/ip/ImageRotate_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/ip/ImageRotate_ap_fmul_0_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'ImageRotate_ap_fmul_0_max_dsp_32' (47#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/ip/ImageRotate_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_fmul_lbW' (48#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_fmul_lbW.v:11]
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_fdiv_mb6' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_fdiv_mb6.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImageRotate_ap_fdiv_5_no_dsp_32' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/ip/ImageRotate_ap_fdiv_5_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 5 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/ip/ImageRotate_ap_fdiv_5_no_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'ImageRotate_ap_fdiv_5_no_dsp_32' (55#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/ip/ImageRotate_ap_fdiv_5_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_fdiv_mb6' (56#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_fdiv_mb6.v:11]
INFO: [Synth 8-6157] synthesizing module 'ImageRotate_fpextncg' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_fpextncg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImageRotate_ap_fpext_0_no_dsp_32' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/ip/ImageRotate_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/ip/ImageRotate_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'ImageRotate_ap_fpext_0_no_dsp_32' (60#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/ip/ImageRotate_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate_fpextncg' (61#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate_fpextncg.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2042]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2058]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2070]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2080]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2434]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2436]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2438]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2440]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2446]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2448]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2454]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2456]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2458]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2460]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2466]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'Rotate' (62#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit2633_p' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Block_Mat_exit2633_p.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Block_Mat_exit2633_p.v:58]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit2633_p' (63#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Block_Mat_exit2633_p.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit2636_p' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Block_Mat_exit2636_p.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Block_Mat_exit2636_p.v:63]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit2636_p' (64#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Block_Mat_exit2636_p.v:10]
INFO: [Synth 8-6157] synthesizing module 'Array2D2Mat' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Array2D2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Array2D2Mat.v:92]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Array2D2Mat.v:514]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Array2D2Mat.v:516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Array2D2Mat.v:518]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Array2D2Mat.v:528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Array2D2Mat.v:532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Array2D2Mat.v:534]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Array2D2Mat.v:536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Array2D2Mat.v:542]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Array2D2Mat.v:546]
INFO: [Synth 8-6155] done synthesizing module 'Array2D2Mat' (65#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Array2D2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Mat2AXIvideo.v:77]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Mat2AXIvideo.v:261]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Mat2AXIvideo.v:287]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Mat2AXIvideo.v:313]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Mat2AXIvideo.v:375]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (66#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (67#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (68#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (69#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (70#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w2_d2_A' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w2_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w2_d2_A_shiftReg' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w2_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w2_d2_A_shiftReg' (71#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w2_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w2_d2_A' (72#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w2_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w17_d2_A' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w17_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w17_d2_A_shiftReg' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w17_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w17_d2_A_shiftReg' (73#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w17_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w17_d2_A' (74#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w17_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w17_d3_A' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w17_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w17_d3_A_shiftReg' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w17_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w17_d3_A_shiftReg' (75#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w17_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w17_d3_A' (76#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w17_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w19_d2_A' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w19_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 19 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w19_d2_A_shiftReg' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w19_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 19 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w19_d2_A_shiftReg' (77#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w19_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w19_d2_A' (78#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w19_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w18_d2_A' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w18_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w18_d2_A_shiftReg' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w18_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w18_d2_A_shiftReg' (79#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w18_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w18_d2_A' (80#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/fifo_w18_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_MqcK' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/start_for_Block_MqcK.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_MqcK_shiftReg' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/start_for_Block_MqcK.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_MqcK_shiftReg' (81#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/start_for_Block_MqcK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_MqcK' (82#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/start_for_Block_MqcK.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_MrcU' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/start_for_Block_MrcU.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_MrcU_shiftReg' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/start_for_Block_MrcU.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_MrcU_shiftReg' (83#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/start_for_Block_MrcU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_MrcU' (84#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/start_for_Block_MrcU.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIsc4' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/start_for_Mat2AXIsc4.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIsc4_shiftReg' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/start_for_Mat2AXIsc4.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIsc4_shiftReg' (85#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/start_for_Mat2AXIsc4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIsc4' (86#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/start_for_Mat2AXIsc4.v:45]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate.v:1010]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit26_pro_U0_ap_ready_count_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate.v:1018]
INFO: [Synth 8-6155] done synthesizing module 'ImageRotate' (87#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/ImageRotate.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ImageRotate_0_0' (88#1) [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_ImageRotate_0_0/synth/design_1_ImageRotate_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized38 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized38 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized38 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized38 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized38 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized1 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 603.723 ; gain = 254.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 603.723 ; gain = 254.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 603.723 ; gain = 254.453
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_ImageRotate_0_0/constraints/ImageRotate_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_ImageRotate_0_0/constraints/ImageRotate_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/design_1_ImageRotate_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/design_1_ImageRotate_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1094.449 ; gain = 3.418
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1094.449 ; gain = 745.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1094.449 ; gain = 745.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/design_1_ImageRotate_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1094.449 ; gain = 745.180
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_58_reg_558_reg' and it is trimmed from '18' to '16' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Mat2Array2D.v:324]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_66_cast_reg_544_reg' and it is trimmed from '10' to '8' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Mat2Array2D.v:318]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_19_fu_187_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_in_reg_195_reg' and it is trimmed from '29' to '28' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee.v:226]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_491_reg' and it is trimmed from '2' to '1' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/scaled_fixed2ieee.v:263]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_388_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_11_fu_417_p2" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond_fu_271_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_s_fu_388_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_11_fu_417_p2" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond_fu_271_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_6_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_478_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:725]
WARNING: [Synth 8-6014] Unused sequential element result_V_reg_1135_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:271]
WARNING: [Synth 8-6014] Unused sequential element Med_V_reg_1017_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:443]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_12_reg_1090_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:468]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:725]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:725]
INFO: [Synth 8-5546] ROM "tmp_6_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_478_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_cast_cast_cast_fu_875_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_44_cast_reg_3086_reg[7:0]' into 'tmp_47_cast_reg_3061_reg[7:0]' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:2178]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_52_reg_3181_reg' and it is trimmed from '18' to '16' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:969]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_51_reg_3176_reg' and it is trimmed from '18' to '16' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:968]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_56_reg_3186_pp0_iter1_reg_reg' and it is trimmed from '18' to '16' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1059]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_56_reg_3186_reg' and it is trimmed from '18' to '16' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:970]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_37_reg_3269_reg' and it is trimmed from '18' to '16' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1159]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_44_cast_reg_3086_reg' and it is trimmed from '10' to '8' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1080]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_47_cast_reg_3061_reg' and it is trimmed from '10' to '8' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1114]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_110_i_i_fu_2066_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_105_i_i_fu_2027_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_93_i_i_fu_1822_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_91_i_i_fu_1816_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_50_i_i_fu_666_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_692_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_66_i_i_fu_884_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_910_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_45_i_i_fu_561_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_61_i_i_fu_597_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_77_i_i_fu_1314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_78_i_i_fu_1399_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_79_i_i_fu_1489_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_80_i_i_fu_1574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_i_i_fu_1136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_76_i_i_fu_1225_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'p_Val2_44_reg_3141_reg[31:0]' into 'OP1_V_5_cast_i_i_reg_3156_reg[31:0]' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:965]
INFO: [Synth 8-4471] merging register 'p_Val2_46_reg_3146_reg[31:0]' into 'OP2_V_4_cast_i_i_reg_3151_reg[31:0]' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:966]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_44_reg_3141_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:965]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_46_reg_3146_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:966]
INFO: [Synth 8-5546] ROM "tmp_110_i_i_fu_2066_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_105_i_i_fu_2027_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_93_i_i_fu_1822_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_91_i_i_fu_1816_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_50_i_i_fu_666_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_692_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_66_i_i_fu_884_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_910_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_45_i_i_fu_561_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_61_i_i_fu_597_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_77_i_i_fu_1314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_78_i_i_fu_1399_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_79_i_i_fu_1489_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_80_i_i_fu_1574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_i_i_fu_1136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_76_i_i_fu_1225_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'cols1_preg_reg[16:0]' into 'ap_return_1_preg_reg[16:0]' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Block_Mat_exit2636_p.v:159]
INFO: [Synth 8-4471] merging register 'ap_return_1_preg_reg[18:17]' into 'ap_return_0_preg_reg[18:17]' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Block_Mat_exit2636_p.v:299]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_129_reg_459_reg' and it is trimmed from '10' to '8' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Array2D2Mat.v:281]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_137_i_fu_209_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/start_for_Mat2AXIsc4.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1094.449 ; gain = 745.180
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/ImageRotate_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/ImageRotate_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/ImageRotate_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/ImageRotate_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ND_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL' (delay__parameterized20) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized36) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'ImageRotate_fpextncg:/ImageRotate_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'ImageRotate_fpextncg:/ImageRotate_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'ImageRotate_fpextncg:/ImageRotate_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'ImageRotate_fpextncg:/ImageRotate_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImageRotate_fpextncg:/ImageRotate_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'ImageRotate_fpextncg:/ImageRotate_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:725]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:725]
WARNING: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '13' to '12' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '13' to '12' bits. [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
INFO: [Synth 8-5544] ROM "tmp_91_i_i_fu_1816_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_93_i_i_fu_1822_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_342/tmp_8_fu_478_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_342/tmp_6_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_342/tmp_7_fu_348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_357/tmp_8_fu_478_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_357/tmp_6_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_357/tmp_7_fu_348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_45_i_i_fu_561_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_50_i_i_fu_666_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_692_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_i_i_fu_1136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_61_i_i_fu_597_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_66_i_i_fu_884_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_910_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_79_i_i_fu_1489_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_77_i_i_fu_1314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_76_i_i_fu_1225_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_80_i_i_fu_1574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_78_i_i_fu_1399_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_105_i_i_fu_2027_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_110_i_i_fu_2066_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1840]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1906]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1950]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1826]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1872]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:715]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:715]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1846]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1940]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1824]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1944]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1820]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1936]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1948]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1832]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1890]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1912]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1884]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1918]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1904]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1924]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1896]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1930]
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_Val2_i_i_reg_2903_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1028]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_19_i_i_reg_2925_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1024]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_3_i_i_reg_2915_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1026]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_2_i_i_reg_2909_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1025]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_5_i_i_reg_2920_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1027]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_7_i_i_reg_3051_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1112]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_8_i_i_reg_3056_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1113]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_6_i_i_reg_3081_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1079]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_26_i_i_reg_3076_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1078]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_68_0_1_i_i_reg_3231_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1104]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_68_0_i_i_reg_3226_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1105]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:725]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:725]
WARNING: [Synth 8-6014] Unused sequential element cos_t_V_reg_2877_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:983]
WARNING: [Synth 8-6014] Unused sequential element sin_t_V_reg_2887_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:985]
WARNING: [Synth 8-6014] Unused sequential element src_val_load_2_reg_3211_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1131]
WARNING: [Synth 8-6014] Unused sequential element tmp_120_i_i_reg_3196_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1145]
WARNING: [Synth 8-6014] Unused sequential element src_val_load_1_reg_3206_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1130]
WARNING: [Synth 8-6014] Unused sequential element tmp_118_i_i_reg_3191_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1144]
WARNING: [Synth 8-6014] Unused sequential element tmp_124_i_i_reg_3161_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:967]
WARNING: [Synth 8-6014] Unused sequential element tmp_122_i_i_reg_3201_reg was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1146]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1840]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1840]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1906]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1906]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1950]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1950]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1826]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1826]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1872]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1872]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:725]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:725]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:725]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:725]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1846]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1940]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1824]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1944]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1820]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1936]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1948]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:1832]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "grp_Mat2Array2D_fu_58/tmp_19_fu_187_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5545] ROM "tmp_s_fu_388_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_11_fu_417_p2" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5545] ROM "tmp_s_fu_388_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_11_fu_417_p2" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'angle_reg_2809_reg[31:0]' into 'angle_reg_2809_reg[31:0]' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:730]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_342/loc_V_1_reg_995_reg[22:0]' into 'grp_sin_or_cos_float_s_fu_342/loc_V_1_reg_995_reg[22:0]' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:450]
INFO: [Synth 8-4471] merging register 'angle_reg_2809_reg[31:0]' into 'angle_reg_2809_reg[31:0]' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/Rotate.v:730]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_357/loc_V_1_reg_995_reg[22:0]' into 'grp_sin_or_cos_float_s_fu_357/loc_V_1_reg_995_reg[22:0]' [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ipshared/0ef3/hdl/verilog/sin_or_cos_float_s.v:450]
INFO: [Synth 8-5545] ROM "tmp_45_i_i_fu_561_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_50_i_i_fu_666_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_692_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_i_i_fu_1136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_61_i_i_fu_597_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_66_i_i_fu_884_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_910_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_79_i_i_fu_1489_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_77_i_i_fu_1314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_76_i_i_fu_1225_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_80_i_i_fu_1574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_78_i_i_fu_1399_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_342/tmp_8_fu_478_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_342/tmp_6_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_342/tmp_7_fu_348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_357/tmp_8_fu_478_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_357/tmp_6_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_357/tmp_7_fu_348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_105_i_i_fu_2027_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_110_i_i_fu_2066_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal out_bits_V_U/scaled_fixed2ieeecud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal out_bits_V_U/scaled_fixed2ieeecud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[31]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[5]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[0]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[1]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[2]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[3]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[4]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[11]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[6]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[7]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[8]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[9]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[10]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[17]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[12]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[13]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[14]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[15]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[16]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[18]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[19]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[20]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[21]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[22]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Rotate_U0/ImageRotate_fmul_lbW_U53/\din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[23]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[24]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[25]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[26]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[27]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[28]' (FDE) to 'inst/Rotate_U0/ImageRotate_fmul_lbW_U53/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/ImageRotate_fmul_lbW_U53/\din1_buf1_reg[29] )
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[31]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[23]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[29]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[30]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[28]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[27]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[26]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[25]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[24]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[0]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[1]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[2]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[3]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[4]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[5]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[6]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[7]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[8]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[9]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[10]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[11]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[12]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[13]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[14]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[15]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[16]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[17]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[18]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[19]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[20]' (FDE) to 'inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/din1_buf1_reg[21]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/\din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/\din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Rotate_U0/\grp_sin_or_cos_float_s_fu_357/second_order_float_s_U /\sin_or_cos_float_g8j_rom_U/q0_reg[14] )
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/isNeg_reg_1058_reg[0]' (FDE) to 'inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/Ex_V_reg_1052_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Rotate_U0/\grp_sin_or_cos_float_s_fu_342/second_order_float_s_U /\sin_or_cos_float_g8j_rom_U/q0_reg[14] )
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/isNeg_reg_1058_reg[0]' (FDE) to 'inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/Ex_V_reg_1052_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/ref_4oPi_table_100_V_U/sin_or_cos_float_dEe_rom_U/q0_reg[70]' (FDE) to 'inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/ref_4oPi_table_100_V_U/sin_or_cos_float_dEe_rom_U/q0_reg[84]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/ref_4oPi_table_100_V_U/sin_or_cos_float_dEe_rom_U/q0_reg[96]' (FDE) to 'inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/ref_4oPi_table_100_V_U/sin_or_cos_float_dEe_rom_U/q0_reg[99]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/ref_4oPi_table_100_V_U/sin_or_cos_float_dEe_rom_U/q0_reg[70]' (FDE) to 'inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/ref_4oPi_table_100_V_U/sin_or_cos_float_dEe_rom_U/q0_reg[84]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/ref_4oPi_table_100_V_U/sin_or_cos_float_dEe_rom_U/q0_reg[96]' (FDE) to 'inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/ref_4oPi_table_100_V_U/sin_or_cos_float_dEe_rom_U/q0_reg[99]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/\grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218 /\ap_return_preg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/\grp_sin_or_cos_float_s_fu_342/grp_scaled_fixed2ieee_fu_218 /\ap_return_preg_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[0]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[1]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[2]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[3]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[4]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[5]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[6]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[7]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[8]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[9]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[10]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[11]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[12]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[13]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[14]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[15]' (FDE) to 'inst/Rotate_U0/tmp_100_reg_3120_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[16]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[17]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[18]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[19]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[20]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[21]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[22]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[23]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[24]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[25]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[26]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[27]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[28]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[29]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Rotate_U0/p_Val2_42_reg_3101_reg[30]' (FDE) to 'inst/Rotate_U0/ret_V_21_reg_3113_reg[14]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Rotate_U0/\grp_sin_or_cos_float_s_fu_357/not_do_cos_i_reg_1100_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/\grp_sin_or_cos_float_s_fu_342/not_do_cos_i_reg_1100_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/tmp_66_cast_reg_544_reg[0]' (FD) to 'inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/tmp_66_cast_reg_544_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/tmp_66_cast_reg_544_reg[1]' (FD) to 'inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/tmp_66_cast_reg_544_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/tmp_66_cast_reg_544_reg[2]' (FD) to 'inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/tmp_66_cast_reg_544_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_Mat_exit2628_p_U0/\grp_Mat2Array2D_fu_58/tmp_66_cast_reg_544_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/\tmp_40_reg_2826_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Array2D2Mat_U0/\tmp_129_reg_459_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/\tmp_47_cast_reg_3061_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/\tmp_47_cast_reg_3061_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/\tmp_47_cast_reg_3061_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/\tmp_47_cast_reg_3061_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/\tmp_47_cast_reg_3061_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/\tmp_47_cast_reg_3061_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/\tmp_47_cast_reg_3061_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/\tmp_47_cast_reg_3061_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Array2D2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_Mat_exit26_pro_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_Mat_exit26_pro_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_Mat_exit2636_p_U0/\cols1_preg_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Block_Mat_exit2636_p_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_Mat_exit2633_p_U0/\rows1_preg_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Block_Mat_exit2633_p_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/\ImageRotate_ap_fdiv_5_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/\grp_sin_or_cos_float_s_fu_357/resultf_reg_1145_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/\grp_sin_or_cos_float_s_fu_342/resultf_reg_1145_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/\ImageRotate_ap_fdiv_5_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/\ImageRotate_ap_fdiv_5_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22] )
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (sin_or_cos_float_eOg_rom_U/q0_reg[0]) is unused and will be removed from module sin_or_cos_float_eOg__1.
WARNING: [Synth 8-3332] Sequential element (sin_or_cos_float_g8j_rom_U/q0_reg[14]) is unused and will be removed from module sin_or_cos_float_g8j__1.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[4]) is unused and will be removed from module scaled_fixed2ieee__1.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[3]) is unused and will be removed from module scaled_fixed2ieee__1.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[2]) is unused and will be removed from module scaled_fixed2ieee__1.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[1]) is unused and will be removed from module scaled_fixed2ieee__1.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[0]) is unused and will be removed from module scaled_fixed2ieee__1.
WARNING: [Synth 8-3332] Sequential element (sin_or_cos_float_eOg_rom_U/q0_reg[0]) is unused and will be removed from module sin_or_cos_float_eOg.
WARNING: [Synth 8-3332] Sequential element (sin_or_cos_float_g8j_rom_U/q0_reg[14]) is unused and will be removed from module sin_or_cos_float_g8j.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[4]) is unused and will be removed from module scaled_fixed2ieee.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[3]) is unused and will be removed from module scaled_fixed2ieee.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[2]) is unused and will be removed from module scaled_fixed2ieee.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[1]) is unused and will be removed from module scaled_fixed2ieee.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[0]) is unused and will be removed from module scaled_fixed2ieee.
WARNING: [Synth 8-3332] Sequential element (din1_buf1_reg[30]) is unused and will be removed from module ImageRotate_fmul_lbW.
WARNING: [Synth 8-3332] Sequential element (din1_buf1_reg[29]) is unused and will be removed from module ImageRotate_fmul_lbW.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/OP/DIV_BY_ZERO_REG.REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[0]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (din1_buf1_reg[22]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (din1_buf1_reg[21]) is unused and will be removed from module ImageRotate_fdiv_mb6.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[47]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[46]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[45]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[44]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[43]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[42]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[41]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[40]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[39]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[38]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[37]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[36]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[35]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[34]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[33]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[32]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[31]) is unused and will be removed from module Rotate.
WARNING: [Synth 8-3332] Sequential element (p_Val2_i_i_reg_2903_reg[30]) is unused and will be removed from module Rotate.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/param1_val_1_V_U/\U_fifo_w19_d2_A_ram/SRL_SIG_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/param1_val_0_V_U/\U_fifo_w19_d2_A_ram/SRL_SIG_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/param1_val_1_V_U/\U_fifo_w19_d2_A_ram/SRL_SIG_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/param1_val_0_V_U/\U_fifo_w19_d2_A_ram/SRL_SIG_reg[1][17] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1094.449 ; gain = 745.180
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_0/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/i_4_1/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_0/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_0/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_0/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_0/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_0/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_0/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_0/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_0/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_1/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_1/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_1/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_1/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_1/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_1/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_1/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/i_4_1/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/grp_scaled_fixed2ieee_fu_218/i_4_1/out_bits_V_U/scaled_fixed2ieeecud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/i_4_1/out_bits_V_U/scaled_fixed2ieeecud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1215.566 ; gain = 866.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 1330.469 ; gain = 981.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[0].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr0_val_U/gen_buffer[1].ImageRotate_arr0_ocq_memcore_U/ImageRotate_arr0_ocq_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[0].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arr1_val_U/gen_buffer[1].ImageRotate_arr1_pcA_memcore_U/ImageRotate_arr1_pcA_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/grp_scaled_fixed2ieee_fu_218/out_bits_V_U/scaled_fixed2ieeecud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/out_bits_V_U/scaled_fixed2ieeecud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:47 . Memory (MB): peak = 1457.941 ; gain = 1108.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:48 . Memory (MB): peak = 1457.941 ; gain = 1108.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:48 . Memory (MB): peak = 1457.941 ; gain = 1108.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:01:51 . Memory (MB): peak = 1457.941 ; gain = 1108.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:01:51 . Memory (MB): peak = 1457.941 ; gain = 1108.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:01:51 . Memory (MB): peak = 1457.941 ; gain = 1108.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:01:51 . Memory (MB): peak = 1457.941 ; gain = 1108.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   743|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_10 |     4|
|5     |DSP48E1_11 |     2|
|6     |DSP48E1_12 |     5|
|7     |DSP48E1_13 |     1|
|8     |DSP48E1_14 |     2|
|9     |DSP48E1_2  |     1|
|10    |DSP48E1_4  |    21|
|11    |DSP48E1_5  |     8|
|12    |DSP48E1_6  |     2|
|13    |DSP48E1_7  |    14|
|14    |DSP48E1_8  |    20|
|15    |DSP48E1_9  |     2|
|16    |LUT1       |   510|
|17    |LUT2       |  1870|
|18    |LUT3       |   838|
|19    |LUT4       |  1369|
|20    |LUT5       |  1080|
|21    |LUT6       |  2435|
|22    |MUXCY      |   678|
|23    |MUXF7      |   194|
|24    |MUXF8      |    94|
|25    |RAM16X1S   |    14|
|26    |RAMB36E1   |    16|
|27    |RAMB36E1_1 |    16|
|28    |RAMB36E1_2 |    16|
|29    |RAMB36E1_3 |    16|
|30    |RAMB36E1_4 |     2|
|31    |SRL16E     |    60|
|32    |XORCY      |   665|
|33    |FDRE       |  4281|
|34    |FDSE       |    70|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:01:51 . Memory (MB): peak = 1457.941 ; gain = 1108.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1250 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:32 . Memory (MB): peak = 1457.941 ; gain = 617.945
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:01:51 . Memory (MB): peak = 1457.941 ; gain = 1108.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2538 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 210 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 196 instances
  RAM16X1S => RAM32X1S (RAMS32): 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
710 Infos, 380 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:59 . Memory (MB): peak = 1457.941 ; gain = 1120.145
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/design_1_ImageRotate_0_0_synth_1/design_1_ImageRotate_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_ImageRotate_0_0/design_1_ImageRotate_0_0.xci
INFO: [Coretcl 2-1174] Renamed 231 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/design_1_ImageRotate_0_0_synth_1/design_1_ImageRotate_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ImageRotate_0_0_utilization_synth.rpt -pb design_1_ImageRotate_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.529 . Memory (MB): peak = 1457.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov  9 10:04:38 2018...
