{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522213188738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522213188738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 00:59:48 2018 " "Processing started: Wed Mar 28 00:59:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522213188738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522213188738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off phase2 -c phase2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off phase2 -c phase2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522213188738 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522213189228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orGate_tb-behaviour " "Found design unit 1: orGate_tb-behaviour" {  } { { "orGate_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/orGate_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189758 ""} { "Info" "ISGN_ENTITY_NAME" "1 orGate_tb " "Found entity 1: orGate_tb" {  } { { "orGate_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/orGate_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orGate-behaviour " "Found design unit 1: orGate-behaviour" {  } { { "orGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/orGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189762 ""} { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "orGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/orGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32bits-behavioural " "Found design unit 1: encoder32bits-behavioural" {  } { { "encoder32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/encoder32bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189765 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32bits " "Found entity 1: encoder32bits" {  } { { "encoder32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/encoder32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andGate_tb-behaviour " "Found design unit 1: andGate_tb-behaviour" {  } { { "andGate_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189769 ""} { "Info" "ISGN_ENTITY_NAME" "1 andGate_tb " "Found entity 1: andGate_tb" {  } { { "andGate_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andGate-behaviour " "Found design unit 1: andGate-behaviour" {  } { { "andGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189772 ""} { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "andGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-arc " "Found design unit 1: reg_32-arc" {  } { { "reg_32.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189777 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexermdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexermdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexerMDR-behaviour " "Found design unit 1: multiplexerMDR-behaviour" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189780 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexerMDR " "Found entity 1: multiplexerMDR" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189784 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodelogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeLogic-behaviour " "Found design unit 1: selectAndEncodeLogic-behaviour" {  } { { "selectAndEncodeLogic.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189787 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeLogic " "Found entity 1: selectAndEncodeLogic" {  } { { "selectAndEncodeLogic.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder16bits-behavioural " "Found design unit 1: decoder16bits-behavioural" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189791 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder16bits " "Found entity 1: decoder16bits" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodesubcomponent1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodesubcomponent1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeSubComponent1-behaviour " "Found design unit 1: selectAndEncodeSubComponent1-behaviour" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189794 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeSubComponent1 " "Found entity 1: selectAndEncodeSubComponent1" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodesubcomponent2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodesubcomponent2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeSubComponent2-behaviour " "Found design unit 1: selectAndEncodeSubComponent2-behaviour" {  } { { "selectAndEncodeSubComponent2.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189798 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeSubComponent2 " "Found entity 1: selectAndEncodeSubComponent2" {  } { { "selectAndEncodeSubComponent2.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectencode_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectencode_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectEncode_tb-behaviour " "Found design unit 1: selectEncode_tb-behaviour" {  } { { "selectEncode_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectEncode_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189801 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectEncode_tb " "Found entity 1: selectEncode_tb" {  } { { "selectEncode_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectEncode_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodesubcomponent1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodesubcomponent1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeSubComponent1_tb-behaviour " "Found design unit 1: selectAndEncodeSubComponent1_tb-behaviour" {  } { { "selectAndEncodeSubComponent1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189804 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeSubComponent1_tb " "Found entity 1: selectAndEncodeSubComponent1_tb" {  } { { "selectAndEncodeSubComponent1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_IR-arc " "Found design unit 1: reg_IR-arc" {  } { { "reg_IR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189808 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_IR " "Found entity 1: reg_IR" {  } { { "reg_IR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ir_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_ir_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_IR_tb-behaviour " "Found design unit 1: reg_IR_tb-behaviour" {  } { { "reg_IR_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189811 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_IR_tb " "Found entity 1: reg_IR_tb" {  } { { "reg_IR_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conFF-behaviour " "Found design unit 1: conFF-behaviour" {  } { { "conFF.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189814 ""} { "Info" "ISGN_ENTITY_NAME" "1 conFF " "Found entity 1: conFF" {  } { { "conFF.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conffsubcomponent1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conffsubcomponent1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conFFSubComponent1-behaviour " "Found design unit 1: conFFSubComponent1-behaviour" {  } { { "conFFSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189818 ""} { "Info" "ISGN_ENTITY_NAME" "1 conFFSubComponent1 " "Found entity 1: conFFSubComponent1" {  } { { "conFFSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_Zero-behaviour " "Found design unit 1: reg_Zero-behaviour" {  } { { "reg_Zero.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189821 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_Zero " "Found entity 1: reg_Zero" {  } { { "reg_Zero.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate_32vs1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate_32vs1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andGate_32vs1-behaviour " "Found design unit 1: andGate_32vs1-behaviour" {  } { { "andGate_32vs1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189825 ""} { "Info" "ISGN_ENTITY_NAME" "1 andGate_32vs1 " "Found entity 1: andGate_32vs1" {  } { { "andGate_32vs1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder4bits-behavioural " "Found design unit 1: decoder4bits-behavioural" {  } { { "decoder4bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189828 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder4bits " "Found entity 1: decoder4bits" {  } { { "decoder4bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-behaviour " "Found design unit 1: flipFlop-behaviour" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189833 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodesubcomponent3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodesubcomponent3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeSubComponent3-behaviour " "Found design unit 1: selectAndEncodeSubComponent3-behaviour" {  } { { "selectAndEncodeSubComponent3.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189836 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeSubComponent3 " "Found entity 1: selectAndEncodeSubComponent3" {  } { { "selectAndEncodeSubComponent3.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_zero_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_zero_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_Zero_tb-behaviour " "Found design unit 1: reg_Zero_tb-behaviour" {  } { { "reg_Zero_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189840 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_Zero_tb " "Found entity 1: reg_Zero_tb" {  } { { "reg_Zero_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate_32vs1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate_32vs1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate_31vs1_tb-behaviour " "Found design unit 1: andgate_31vs1_tb-behaviour" {  } { { "andGate_32vs1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189845 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate_31vs1_tb " "Found entity 1: andgate_31vs1_tb" {  } { { "andGate_32vs1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regzero_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regzero_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regZero_tb-behaviour " "Found design unit 1: regZero_tb-behaviour" {  } { { "regZero_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regZero_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189849 ""} { "Info" "ISGN_ENTITY_NAME" "1 regZero_tb " "Found entity 1: regZero_tb" {  } { { "regZero_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regZero_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conFF_tb-behaviour " "Found design unit 1: conFF_tb-behaviour" {  } { { "conFF_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189853 ""} { "Info" "ISGN_ENTITY_NAME" "1 conFF_tb " "Found entity 1: conFF_tb" {  } { { "conFF_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conffsubcomponent1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conffsubcomponent1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conFFSubComponent1_tb-behaviour " "Found design unit 1: conFFSubComponent1_tb-behaviour" {  } { { "conFFSubComponent1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189857 ""} { "Info" "ISGN_ENTITY_NAME" "1 conFFSubComponent1_tb " "Found entity 1: conFFSubComponent1_tb" {  } { { "conFFSubComponent1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522213189857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522213189857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "conFFSubComponent1 " "Elaborating entity \"conFFSubComponent1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522213189915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522213190076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 28 00:59:50 2018 " "Processing ended: Wed Mar 28 00:59:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522213190076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522213190076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522213190076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522213190076 ""}
