{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458516469822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458516469826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 00:27:49 2016 " "Processing started: Mon Mar 21 00:27:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458516469826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458516469826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off robinsun-fpga -c robinsun-fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off robinsun-fpga -c robinsun-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458516469826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1458516470136 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 sonars.sv(56) " "Verilog HDL Expression warning at sonars.sv(56): truncated literal to match 9 bits" {  } { { "sonars.sv" "" { Text "D:/Documents/Github/robinsun-fpga/sonars.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1458516478336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonars.sv 1 1 " "Found 1 design units, including 1 entities, in source file sonars.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sonars " "Found entity 1: sonars" {  } { { "sonars.sv" "" { Text "D:/Documents/Github/robinsun-fpga/sonars.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516478336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516478336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robinsun_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file robinsun_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 robinsun_fpga " "Found entity 1: robinsun_fpga" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516478336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516478336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "MySPI.sv" "" { Text "D:/Documents/Github/robinsun-fpga/MySPI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516478336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516478336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.sv" "" { Text "D:/Documents/Github/robinsun-fpga/encoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516478336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516478336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "robinsun_fpga " "Elaborating entity \"robinsun_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458516478368 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PIC32_INT1 robinsun_fpga.sv(90) " "Verilog HDL warning at robinsun_fpga.sv(90): object PIC32_INT1 used but never assigned" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PIC32_INT2 robinsun_fpga.sv(90) " "Verilog HDL warning at robinsun_fpga.sv(90): object PIC32_INT2 used but never assigned" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "START robinsun_fpga.sv(125) " "Verilog HDL or VHDL warning at robinsun_fpga.sv(125): object \"START\" assigned a value but never read" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PARASOL robinsun_fpga.sv(125) " "Verilog HDL or VHDL warning at robinsun_fpga.sv(125): object \"PARASOL\" assigned a value but never read" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 robinsun_fpga.sv(193) " "Verilog HDL assignment warning at robinsun_fpga.sv(193): truncated value with size 32 to match size of target (8)" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 robinsun_fpga.sv(194) " "Verilog HDL assignment warning at robinsun_fpga.sv(194): truncated value with size 32 to match size of target (8)" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PIC32_INT1 0 robinsun_fpga.sv(90) " "Net \"PIC32_INT1\" at robinsun_fpga.sv(90) has no driver or initial value, using a default initial value '0'" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PIC32_INT2 0 robinsun_fpga.sv(90) " "Net \"PIC32_INT2\" at robinsun_fpga.sv(90) has no driver or initial value, using a default initial value '0'" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED robinsun_fpga.sv(49) " "Output port \"LED\" at robinsun_fpga.sv(49) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_B robinsun_fpga.sv(67) " "Output port \"LCDLTM_B\" at robinsun_fpga.sv(67) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_G robinsun_fpga.sv(69) " "Output port \"LCDLTM_G\" at robinsun_fpga.sv(69) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_R robinsun_fpga.sv(73) " "Output port \"LCDLTM_R\" at robinsun_fpga.sv(73) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_ADC_DCLK robinsun_fpga.sv(63) " "Output port \"LCDLTM_ADC_DCLK\" at robinsun_fpga.sv(63) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_ADC_DIN robinsun_fpga.sv(64) " "Output port \"LCDLTM_ADC_DIN\" at robinsun_fpga.sv(64) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_DEN robinsun_fpga.sv(68) " "Output port \"LCDLTM_DEN\" at robinsun_fpga.sv(68) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_GREST robinsun_fpga.sv(70) " "Output port \"LCDLTM_GREST\" at robinsun_fpga.sv(70) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_HD robinsun_fpga.sv(71) " "Output port \"LCDLTM_HD\" at robinsun_fpga.sv(71) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_NCLK robinsun_fpga.sv(72) " "Output port \"LCDLTM_NCLK\" at robinsun_fpga.sv(72) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_SCEN robinsun_fpga.sv(74) " "Output port \"LCDLTM_SCEN\" at robinsun_fpga.sv(74) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_VD robinsun_fpga.sv(76) " "Output port \"LCDLTM_VD\" at robinsun_fpga.sv(76) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO1\[32\] GPIO_2\[9\] robinsun_fpga.sv(58) " "Bidirectional port \"GPIO_2\[9\]\" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port \"GPIO1\[32\]\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO1\[31\] GPIO_2\[8\] robinsun_fpga.sv(58) " "Bidirectional port \"GPIO_2\[8\]\" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port \"GPIO1\[31\]\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO1\[30\] GPIO_2\[6\] robinsun_fpga.sv(58) " "Bidirectional port \"GPIO_2\[6\]\" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port \"GPIO1\[30\]\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516478368 "|robinsun_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:MotR " "Elaborating entity \"encoder\" for hierarchy \"encoder:MotR\"" {  } { { "robinsun_fpga.sv" "MotR" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458516478368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonars sonars:front " "Elaborating entity \"sonars\" for hierarchy \"sonars:front\"" {  } { { "robinsun_fpga.sv" "front" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458516478399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySPI MySPI:MySPI_instance " "Elaborating entity \"MySPI\" for hierarchy \"MySPI:MySPI_instance\"" {  } { { "robinsun_fpga.sv" "MySPI_instance" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458516478435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MySPI.sv(121) " "Verilog HDL assignment warning at MySPI.sv(121): truncated value with size 32 to match size of target (4)" {  } { { "MySPI.sv" "" { Text "D:/Documents/Github/robinsun-fpga/MySPI.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458516478437 "|robinsun_fpga|MySPI:MySPI_instance"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_u8p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_u8p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_u8p " "Found entity 1: sld_ela_trigger_u8p" {  } { { "db/sld_ela_trigger_u8p.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/sld_ela_trigger_u8p.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516479740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516479740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_robinsun_fpga_auto_signaltap_0_1_70e.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_robinsun_fpga_auto_signaltap_0_1_70e.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_robinsun_fpga_auto_signaltap_0_1_70e " "Found entity 1: sld_reserved_robinsun_fpga_auto_signaltap_0_1_70e" {  } { { "db/sld_reserved_robinsun_fpga_auto_signaltap_0_1_70e.v" "" { Text "D:/Documents/Github/robinsun-fpga/db/sld_reserved_robinsun_fpga_auto_signaltap_0_1_70e.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516479856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516479856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8124 " "Found entity 1: altsyncram_8124" {  } { { "db/altsyncram_8124.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/altsyncram_8124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516480755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516480755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/mux_vsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516480948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516480948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516481059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516481059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/cntr_qgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516481285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516481285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516481348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516481348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/cntr_o9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516481412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516481412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/cntr_igi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516481512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516481512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516481581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516481581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516481644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516481644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516481697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516481697 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516481960 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1458516482029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.03.21.00:28:05 Progress: Loading slde840da38/alt_sld_fab_wrapper_hw.tcl " "2016.03.21.00:28:05 Progress: Loading slde840da38/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458516485685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458516487693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458516487908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458516488780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458516488795 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458516488814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458516488845 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458516488860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458516488860 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1458516489648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde840da38/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde840da38/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde840da38/alt_sld_fab.v" "" { Text "D:/Documents/Github/robinsun-fpga/db/ip/slde840da38/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516489764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516489764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Documents/Github/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516489779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516489779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Documents/Github/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516489779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516489779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Documents/Github/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516489795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516489795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/Github/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516489817 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/Github/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516489817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516489817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Documents/Github/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516489833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516489833 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "robinsun_fpga.sv" "Div4" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 194 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516491425 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "robinsun_fpga.sv" "Div2" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516491425 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "robinsun_fpga.sv" "Div0" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516491425 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "robinsun_fpga.sv" "Div5" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 194 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516491425 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "robinsun_fpga.sv" "Div3" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 194 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516491425 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "robinsun_fpga.sv" "Div1" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516491425 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1458516491425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 194 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516491536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458516491552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458516491552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458516491552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458516491552 ""}  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 194 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458516491552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckm " "Found entity 1: lpm_divide_ckm" {  } { { "db/lpm_divide_ckm.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/lpm_divide_ckm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516491583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516491583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/sign_div_unsign_4nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516491619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516491619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/alt_u_div_s9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516491668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516491668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516491768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516491768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Documents/Github/robinsun-fpga/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516491821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516491821 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[12\]\" and its non-tri-state driver." {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[14\]\" and its non-tri-state driver." {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[16\]\" and its non-tri-state driver." {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[18\]\" and its non-tri-state driver." {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[20\]\" and its non-tri-state driver." {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[22\]\" and its non-tri-state driver." {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1458516492501 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1458516492501 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[0\] " "bidirectional pin \"GPIO1\[0\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[1\] " "bidirectional pin \"GPIO1\[1\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[2\] " "bidirectional pin \"GPIO1\[2\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[3\] " "bidirectional pin \"GPIO1\[3\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[4\] " "bidirectional pin \"GPIO1\[4\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[5\] " "bidirectional pin \"GPIO1\[5\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[6\] " "bidirectional pin \"GPIO1\[6\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[7\] " "bidirectional pin \"GPIO1\[7\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[8\] " "bidirectional pin \"GPIO1\[8\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[9\] " "bidirectional pin \"GPIO1\[9\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[10\] " "bidirectional pin \"GPIO1\[10\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[11\] " "bidirectional pin \"GPIO1\[11\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[13\] " "bidirectional pin \"GPIO1\[13\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[15\] " "bidirectional pin \"GPIO1\[15\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[17\] " "bidirectional pin \"GPIO1\[17\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[19\] " "bidirectional pin \"GPIO1\[19\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[21\] " "bidirectional pin \"GPIO1\[21\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[23\] " "bidirectional pin \"GPIO1\[23\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[29\] " "bidirectional pin \"GPIO1\[29\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCDLTM_SDA " "bidirectional pin \"LCDLTM_SDA\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[24\] " "bidirectional pin \"GPIO1\[24\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[25\] " "bidirectional pin \"GPIO1\[25\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[26\] " "bidirectional pin \"GPIO1\[26\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[27\] " "bidirectional pin \"GPIO1\[27\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[28\] " "bidirectional pin \"GPIO1\[28\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[33\] " "bidirectional pin \"GPIO1\[33\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458516492501 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1458516492501 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[4\] GND pin " "The pin \"GPIO_2\[4\]\" is fed by GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1458516492501 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[5\] GND pin " "The pin \"GPIO_2\[5\]\" is fed by GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1458516492501 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1458516492501 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "encoder.sv" "" { Text "D:/Documents/Github/robinsun-fpga/encoder.sv" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1458516492523 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1458516492523 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[12\]~synth " "Node \"GPIO1\[12\]~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516493260 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[14\]~synth " "Node \"GPIO1\[14\]~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516493260 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[16\]~synth " "Node \"GPIO1\[16\]~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516493260 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[18\]~synth " "Node \"GPIO1\[18\]~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516493260 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[20\]~synth " "Node \"GPIO1\[20\]~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516493260 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[22\]~synth " "Node \"GPIO1\[22\]~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516493260 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PIC32_C1TX~synth " "Node \"PIC32_C1TX~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516493260 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PIC32_SCL3A~synth " "Node \"PIC32_SCL3A~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516493260 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PIC32_SDA3A~synth " "Node \"PIC32_SDA3A~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516493260 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1458516493260 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_ADC_DCLK GND " "Pin \"LCDLTM_ADC_DCLK\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_ADC_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_ADC_DIN GND " "Pin \"LCDLTM_ADC_DIN\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[0\] GND " "Pin \"LCDLTM_B\[0\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[1\] GND " "Pin \"LCDLTM_B\[1\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[2\] GND " "Pin \"LCDLTM_B\[2\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[3\] GND " "Pin \"LCDLTM_B\[3\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[4\] GND " "Pin \"LCDLTM_B\[4\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[5\] GND " "Pin \"LCDLTM_B\[5\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[6\] GND " "Pin \"LCDLTM_B\[6\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[7\] GND " "Pin \"LCDLTM_B\[7\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_DEN GND " "Pin \"LCDLTM_DEN\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_DEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[0\] GND " "Pin \"LCDLTM_G\[0\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[1\] GND " "Pin \"LCDLTM_G\[1\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[2\] GND " "Pin \"LCDLTM_G\[2\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[3\] GND " "Pin \"LCDLTM_G\[3\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[4\] GND " "Pin \"LCDLTM_G\[4\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[5\] GND " "Pin \"LCDLTM_G\[5\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[6\] GND " "Pin \"LCDLTM_G\[6\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[7\] GND " "Pin \"LCDLTM_G\[7\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_GREST GND " "Pin \"LCDLTM_GREST\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_GREST"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_HD GND " "Pin \"LCDLTM_HD\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_HD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_NCLK GND " "Pin \"LCDLTM_NCLK\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_NCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[0\] GND " "Pin \"LCDLTM_R\[0\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[1\] GND " "Pin \"LCDLTM_R\[1\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[2\] GND " "Pin \"LCDLTM_R\[2\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[3\] GND " "Pin \"LCDLTM_R\[3\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[4\] GND " "Pin \"LCDLTM_R\[4\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[5\] GND " "Pin \"LCDLTM_R\[5\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[6\] GND " "Pin \"LCDLTM_R\[6\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[7\] GND " "Pin \"LCDLTM_R\[7\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_SCEN GND " "Pin \"LCDLTM_SCEN\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_SCEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_VD GND " "Pin \"LCDLTM_VD\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458516493263 "|robinsun_fpga|LCDLTM_VD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1458516493263 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516493445 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.back_S2 GPIO1\[21\] " "Output pin \"pre_syn.bp.back_S2\" driven by bidirectional pin \"GPIO1\[21\]\" cannot be tri-stated" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1458516493646 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1458516494895 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 119 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 119 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1458516495927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458516496025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516496025 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516496595 "|robinsun_fpga|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516496595 "|robinsun_fpga|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516496595 "|robinsun_fpga|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCDLTM_ADC_BUSY " "No output dependent on input pin \"LCDLTM_ADC_BUSY\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516496595 "|robinsun_fpga|LCDLTM_ADC_BUSY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCDLTM_ADC_DOUT " "No output dependent on input pin \"LCDLTM_ADC_DOUT\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516496595 "|robinsun_fpga|LCDLTM_ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCDLTM_ADC_PENIRQ_n " "No output dependent on input pin \"LCDLTM_ADC_PENIRQ_n\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516496595 "|robinsun_fpga|LCDLTM_ADC_PENIRQ_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1458516496595 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4854 " "Implemented 4854 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458516496595 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458516496595 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1458516496595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4703 " "Implemented 4703 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458516496595 ""} { "Info" "ICUT_CUT_TM_RAMS" "43 " "Implemented 43 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1458516496595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458516496595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "794 " "Peak virtual memory: 794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458516496642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 00:28:16 2016 " "Processing ended: Mon Mar 21 00:28:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458516496642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458516496642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458516496642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458516496642 ""}
