arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k6_frac_N10_40nm.xml	test_eblif.eblif	common	0.30	vpr	58.70 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	1	3	-1	-1	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T13:56:35	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	60112	3	1	5	6	1	4	5	3	3	9	-1	auto	20.3 MiB	0.00	9	9	12	7	0	5	58.7 MiB	0.00	0.00	0.603526	0.603526	-0.959365	-0.603526	0.603526	0.00	1.1378e-05	7.865e-06	8.8744e-05	6.4179e-05	-1	-1	-1	-1	20	6	2	53894	53894	4880.82	542.314	0.00	0.00103466	0.000954785	379	725	-1	10	1	3	3	47	36	0.9134	0.9134	-1.45893	-0.9134	0	0	6579.40	731.044	0.00	0.00	0.00	-1	-1	0.00	0.000913265	0.000883012	
k6_frac_N10_40nm.xml	conn_order.eblif	common	0.31	vpr	58.71 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	1	2	-1	-1	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T13:56:35	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	60116	2	1	4	5	1	3	4	3	3	9	-1	auto	20.2 MiB	0.00	6	6	9	5	0	4	58.7 MiB	0.00	0.00	0.69084	0.69084	-1.29437	-0.69084	0.69084	0.00	1.2426e-05	8.42e-06	9.6097e-05	7.3042e-05	-1	-1	-1	-1	20	5	1	53894	53894	4880.82	542.314	0.00	0.00113025	0.00103832	379	725	-1	9	1	2	2	37	30	1.2484	1.2484	-1.79304	-1.2484	0	0	6579.40	731.044	0.00	0.00	0.00	-1	-1	0.00	0.000921953	0.000892688	
