vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_wireless_mgr_0_0/sim/design_1_wireless_mgr_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ipshared/e147/xlconstant.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_quad_spi_0_0/sim/design_1_axi_quad_spi_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ipshared/7bc1/hdl/vhdl/clock_generator_pll_7_to_1_diff_sdr.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ipshared/7bc1/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ipshared/7bc1/hdl/vhdl/zed_ali3_controller.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_zed_ali3_controller_0_0/sim/design_1_zed_ali3_controller_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_ila_0_1/sim/design_1_ila_0_1.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_rst_ps7_0_50M_1/sim/design_1_rst_ps7_0_50M_1.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_ila_1_0/sim/design_1_ila_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_ila_0_2/sim/design_1_ila_0_2.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_1_1/sim/design_1_xlconstant_1_1.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/hdl/design_1.vhd" 

nosort
