Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue May 12 20:27:08 2020
| Host         : linux running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file arpeggiator_timing_summary_routed.rpt -rpx arpeggiator_timing_summary_routed.rpx
| Design       : arpeggiator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.753      -33.663                     21                  162        0.179        0.000                      0                  162        4.500        0.000                       0                    97  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.753      -33.663                     21                  162        0.179        0.000                      0                  162        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           21  Failing Endpoints,  Worst Slack       -1.753ns,  Total Violation      -33.663ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.753ns  (required time - arrival time)
  Source:                 f_base_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.271ns  (logic 6.057ns (53.741%)  route 5.214ns (46.259%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     5.317    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  f_base_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  f_base_reg[7]/Q
                         net (fo=27, routed)          0.486     6.222    f_base[7]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.299     6.521 r  clkdiv[12]_i_155/O
                         net (fo=1, routed)           0.490     7.011    clkdiv[12]_i_155_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.396 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.396    clkdiv_reg[12]_i_132_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.618 r  clkdiv_reg[12]_i_114/O[0]
                         net (fo=4, routed)           0.641     8.259    clkdiv_reg[12]_i_114_n_7
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.299     8.558 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     8.558    clkdiv[12]_i_106_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.108 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.108    clkdiv_reg[12]_i_76_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.442 r  clkdiv_reg[12]_i_73/O[1]
                         net (fo=6, routed)           0.472     9.914    clkdiv_reg[12]_i_73_n_6
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.303    10.217 r  clkdiv[12]_i_153/O
                         net (fo=1, routed)           0.000    10.217    clkdiv[12]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.730 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.730    clkdiv_reg[12]_i_124_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.053 r  clkdiv_reg[12]_i_93/O[1]
                         net (fo=2, routed)           0.561    11.615    clkdiv_reg[12]_i_93_n_6
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.306    11.921 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    11.921    clkdiv[12]_i_97_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.491 f  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.592    13.082    clkdiv_reg[12]_i_75_n_1
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.313    13.395 r  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.181    13.576    clkdiv[12]_i_72_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124    13.700 r  clkdiv[12]_i_54/O
                         net (fo=2, routed)           0.594    14.294    clkdiv[12]_i_54_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.124    14.418 r  clkdiv[12]_i_25/O
                         net (fo=1, routed)           0.000    14.418    clkdiv[12]_i_25_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.954 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.448    15.402    data2
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.313    15.715 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.161    15.877    clkdiv[12]_i_3_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.001 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.587    16.587    addra
    SLICE_X1Y87          FDRE                                         r  clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.601    15.024    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  clkdiv_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -16.587    
  -------------------------------------------------------------------
                         slack                                 -1.753    

Slack (VIOLATED) :        -1.753ns  (required time - arrival time)
  Source:                 f_base_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.271ns  (logic 6.057ns (53.741%)  route 5.214ns (46.259%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     5.317    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  f_base_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  f_base_reg[7]/Q
                         net (fo=27, routed)          0.486     6.222    f_base[7]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.299     6.521 r  clkdiv[12]_i_155/O
                         net (fo=1, routed)           0.490     7.011    clkdiv[12]_i_155_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.396 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.396    clkdiv_reg[12]_i_132_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.618 r  clkdiv_reg[12]_i_114/O[0]
                         net (fo=4, routed)           0.641     8.259    clkdiv_reg[12]_i_114_n_7
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.299     8.558 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     8.558    clkdiv[12]_i_106_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.108 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.108    clkdiv_reg[12]_i_76_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.442 r  clkdiv_reg[12]_i_73/O[1]
                         net (fo=6, routed)           0.472     9.914    clkdiv_reg[12]_i_73_n_6
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.303    10.217 r  clkdiv[12]_i_153/O
                         net (fo=1, routed)           0.000    10.217    clkdiv[12]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.730 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.730    clkdiv_reg[12]_i_124_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.053 r  clkdiv_reg[12]_i_93/O[1]
                         net (fo=2, routed)           0.561    11.615    clkdiv_reg[12]_i_93_n_6
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.306    11.921 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    11.921    clkdiv[12]_i_97_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.491 f  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.592    13.082    clkdiv_reg[12]_i_75_n_1
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.313    13.395 r  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.181    13.576    clkdiv[12]_i_72_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124    13.700 r  clkdiv[12]_i_54/O
                         net (fo=2, routed)           0.594    14.294    clkdiv[12]_i_54_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.124    14.418 r  clkdiv[12]_i_25/O
                         net (fo=1, routed)           0.000    14.418    clkdiv[12]_i_25_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.954 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.448    15.402    data2
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.313    15.715 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.161    15.877    clkdiv[12]_i_3_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.001 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.587    16.587    addra
    SLICE_X1Y87          FDRE                                         r  clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.601    15.024    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -16.587    
  -------------------------------------------------------------------
                         slack                                 -1.753    

Slack (VIOLATED) :        -1.753ns  (required time - arrival time)
  Source:                 f_base_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.271ns  (logic 6.057ns (53.741%)  route 5.214ns (46.259%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     5.317    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  f_base_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  f_base_reg[7]/Q
                         net (fo=27, routed)          0.486     6.222    f_base[7]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.299     6.521 r  clkdiv[12]_i_155/O
                         net (fo=1, routed)           0.490     7.011    clkdiv[12]_i_155_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.396 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.396    clkdiv_reg[12]_i_132_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.618 r  clkdiv_reg[12]_i_114/O[0]
                         net (fo=4, routed)           0.641     8.259    clkdiv_reg[12]_i_114_n_7
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.299     8.558 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     8.558    clkdiv[12]_i_106_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.108 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.108    clkdiv_reg[12]_i_76_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.442 r  clkdiv_reg[12]_i_73/O[1]
                         net (fo=6, routed)           0.472     9.914    clkdiv_reg[12]_i_73_n_6
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.303    10.217 r  clkdiv[12]_i_153/O
                         net (fo=1, routed)           0.000    10.217    clkdiv[12]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.730 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.730    clkdiv_reg[12]_i_124_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.053 r  clkdiv_reg[12]_i_93/O[1]
                         net (fo=2, routed)           0.561    11.615    clkdiv_reg[12]_i_93_n_6
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.306    11.921 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    11.921    clkdiv[12]_i_97_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.491 f  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.592    13.082    clkdiv_reg[12]_i_75_n_1
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.313    13.395 r  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.181    13.576    clkdiv[12]_i_72_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124    13.700 r  clkdiv[12]_i_54/O
                         net (fo=2, routed)           0.594    14.294    clkdiv[12]_i_54_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.124    14.418 r  clkdiv[12]_i_25/O
                         net (fo=1, routed)           0.000    14.418    clkdiv[12]_i_25_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.954 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.448    15.402    data2
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.313    15.715 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.161    15.877    clkdiv[12]_i_3_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.001 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.587    16.587    addra
    SLICE_X1Y87          FDRE                                         r  clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.601    15.024    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -16.587    
  -------------------------------------------------------------------
                         slack                                 -1.753    

Slack (VIOLATED) :        -1.753ns  (required time - arrival time)
  Source:                 f_base_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.271ns  (logic 6.057ns (53.741%)  route 5.214ns (46.259%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     5.317    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  f_base_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  f_base_reg[7]/Q
                         net (fo=27, routed)          0.486     6.222    f_base[7]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.299     6.521 r  clkdiv[12]_i_155/O
                         net (fo=1, routed)           0.490     7.011    clkdiv[12]_i_155_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.396 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.396    clkdiv_reg[12]_i_132_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.618 r  clkdiv_reg[12]_i_114/O[0]
                         net (fo=4, routed)           0.641     8.259    clkdiv_reg[12]_i_114_n_7
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.299     8.558 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     8.558    clkdiv[12]_i_106_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.108 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.108    clkdiv_reg[12]_i_76_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.442 r  clkdiv_reg[12]_i_73/O[1]
                         net (fo=6, routed)           0.472     9.914    clkdiv_reg[12]_i_73_n_6
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.303    10.217 r  clkdiv[12]_i_153/O
                         net (fo=1, routed)           0.000    10.217    clkdiv[12]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.730 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.730    clkdiv_reg[12]_i_124_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.053 r  clkdiv_reg[12]_i_93/O[1]
                         net (fo=2, routed)           0.561    11.615    clkdiv_reg[12]_i_93_n_6
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.306    11.921 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    11.921    clkdiv[12]_i_97_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.491 f  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.592    13.082    clkdiv_reg[12]_i_75_n_1
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.313    13.395 r  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.181    13.576    clkdiv[12]_i_72_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124    13.700 r  clkdiv[12]_i_54/O
                         net (fo=2, routed)           0.594    14.294    clkdiv[12]_i_54_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.124    14.418 r  clkdiv[12]_i_25/O
                         net (fo=1, routed)           0.000    14.418    clkdiv[12]_i_25_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.954 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.448    15.402    data2
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.313    15.715 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.161    15.877    clkdiv[12]_i_3_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.001 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.587    16.587    addra
    SLICE_X1Y87          FDRE                                         r  clkdiv_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.601    15.024    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -16.587    
  -------------------------------------------------------------------
                         slack                                 -1.753    

Slack (VIOLATED) :        -1.753ns  (required time - arrival time)
  Source:                 f_base_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.272ns  (logic 6.057ns (53.736%)  route 5.215ns (46.264%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     5.317    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  f_base_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  f_base_reg[7]/Q
                         net (fo=27, routed)          0.486     6.222    f_base[7]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.299     6.521 r  clkdiv[12]_i_155/O
                         net (fo=1, routed)           0.490     7.011    clkdiv[12]_i_155_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.396 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.396    clkdiv_reg[12]_i_132_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.618 r  clkdiv_reg[12]_i_114/O[0]
                         net (fo=4, routed)           0.641     8.259    clkdiv_reg[12]_i_114_n_7
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.299     8.558 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     8.558    clkdiv[12]_i_106_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.108 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.108    clkdiv_reg[12]_i_76_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.442 r  clkdiv_reg[12]_i_73/O[1]
                         net (fo=6, routed)           0.472     9.914    clkdiv_reg[12]_i_73_n_6
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.303    10.217 r  clkdiv[12]_i_153/O
                         net (fo=1, routed)           0.000    10.217    clkdiv[12]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.730 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.730    clkdiv_reg[12]_i_124_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.053 r  clkdiv_reg[12]_i_93/O[1]
                         net (fo=2, routed)           0.561    11.615    clkdiv_reg[12]_i_93_n_6
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.306    11.921 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    11.921    clkdiv[12]_i_97_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.491 f  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.592    13.082    clkdiv_reg[12]_i_75_n_1
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.313    13.395 r  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.181    13.576    clkdiv[12]_i_72_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124    13.700 r  clkdiv[12]_i_54/O
                         net (fo=2, routed)           0.594    14.294    clkdiv[12]_i_54_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.124    14.418 r  clkdiv[12]_i_25/O
                         net (fo=1, routed)           0.000    14.418    clkdiv[12]_i_25_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.954 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.448    15.402    data2
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.313    15.715 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.161    15.877    clkdiv[12]_i_3_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.001 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.588    16.588    addra
    SLICE_X1Y88          FDRE                                         r  clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -16.588    
  -------------------------------------------------------------------
                         slack                                 -1.753    

Slack (VIOLATED) :        -1.753ns  (required time - arrival time)
  Source:                 f_base_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.272ns  (logic 6.057ns (53.736%)  route 5.215ns (46.264%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     5.317    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  f_base_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  f_base_reg[7]/Q
                         net (fo=27, routed)          0.486     6.222    f_base[7]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.299     6.521 r  clkdiv[12]_i_155/O
                         net (fo=1, routed)           0.490     7.011    clkdiv[12]_i_155_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.396 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.396    clkdiv_reg[12]_i_132_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.618 r  clkdiv_reg[12]_i_114/O[0]
                         net (fo=4, routed)           0.641     8.259    clkdiv_reg[12]_i_114_n_7
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.299     8.558 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     8.558    clkdiv[12]_i_106_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.108 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.108    clkdiv_reg[12]_i_76_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.442 r  clkdiv_reg[12]_i_73/O[1]
                         net (fo=6, routed)           0.472     9.914    clkdiv_reg[12]_i_73_n_6
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.303    10.217 r  clkdiv[12]_i_153/O
                         net (fo=1, routed)           0.000    10.217    clkdiv[12]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.730 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.730    clkdiv_reg[12]_i_124_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.053 r  clkdiv_reg[12]_i_93/O[1]
                         net (fo=2, routed)           0.561    11.615    clkdiv_reg[12]_i_93_n_6
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.306    11.921 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    11.921    clkdiv[12]_i_97_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.491 f  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.592    13.082    clkdiv_reg[12]_i_75_n_1
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.313    13.395 r  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.181    13.576    clkdiv[12]_i_72_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124    13.700 r  clkdiv[12]_i_54/O
                         net (fo=2, routed)           0.594    14.294    clkdiv[12]_i_54_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.124    14.418 r  clkdiv[12]_i_25/O
                         net (fo=1, routed)           0.000    14.418    clkdiv[12]_i_25_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.954 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.448    15.402    data2
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.313    15.715 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.161    15.877    clkdiv[12]_i_3_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.001 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.588    16.588    addra
    SLICE_X1Y88          FDRE                                         r  clkdiv_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  clkdiv_reg[6]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -16.588    
  -------------------------------------------------------------------
                         slack                                 -1.753    

Slack (VIOLATED) :        -1.753ns  (required time - arrival time)
  Source:                 f_base_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.272ns  (logic 6.057ns (53.736%)  route 5.215ns (46.264%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     5.317    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  f_base_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  f_base_reg[7]/Q
                         net (fo=27, routed)          0.486     6.222    f_base[7]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.299     6.521 r  clkdiv[12]_i_155/O
                         net (fo=1, routed)           0.490     7.011    clkdiv[12]_i_155_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.396 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.396    clkdiv_reg[12]_i_132_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.618 r  clkdiv_reg[12]_i_114/O[0]
                         net (fo=4, routed)           0.641     8.259    clkdiv_reg[12]_i_114_n_7
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.299     8.558 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     8.558    clkdiv[12]_i_106_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.108 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.108    clkdiv_reg[12]_i_76_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.442 r  clkdiv_reg[12]_i_73/O[1]
                         net (fo=6, routed)           0.472     9.914    clkdiv_reg[12]_i_73_n_6
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.303    10.217 r  clkdiv[12]_i_153/O
                         net (fo=1, routed)           0.000    10.217    clkdiv[12]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.730 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.730    clkdiv_reg[12]_i_124_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.053 r  clkdiv_reg[12]_i_93/O[1]
                         net (fo=2, routed)           0.561    11.615    clkdiv_reg[12]_i_93_n_6
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.306    11.921 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    11.921    clkdiv[12]_i_97_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.491 f  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.592    13.082    clkdiv_reg[12]_i_75_n_1
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.313    13.395 r  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.181    13.576    clkdiv[12]_i_72_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124    13.700 r  clkdiv[12]_i_54/O
                         net (fo=2, routed)           0.594    14.294    clkdiv[12]_i_54_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.124    14.418 r  clkdiv[12]_i_25/O
                         net (fo=1, routed)           0.000    14.418    clkdiv[12]_i_25_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.954 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.448    15.402    data2
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.313    15.715 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.161    15.877    clkdiv[12]_i_3_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.001 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.588    16.588    addra
    SLICE_X1Y88          FDRE                                         r  clkdiv_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  clkdiv_reg[7]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -16.588    
  -------------------------------------------------------------------
                         slack                                 -1.753    

Slack (VIOLATED) :        -1.753ns  (required time - arrival time)
  Source:                 f_base_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.272ns  (logic 6.057ns (53.736%)  route 5.215ns (46.264%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     5.317    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  f_base_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  f_base_reg[7]/Q
                         net (fo=27, routed)          0.486     6.222    f_base[7]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.299     6.521 r  clkdiv[12]_i_155/O
                         net (fo=1, routed)           0.490     7.011    clkdiv[12]_i_155_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.396 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.396    clkdiv_reg[12]_i_132_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.618 r  clkdiv_reg[12]_i_114/O[0]
                         net (fo=4, routed)           0.641     8.259    clkdiv_reg[12]_i_114_n_7
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.299     8.558 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     8.558    clkdiv[12]_i_106_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.108 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.108    clkdiv_reg[12]_i_76_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.442 r  clkdiv_reg[12]_i_73/O[1]
                         net (fo=6, routed)           0.472     9.914    clkdiv_reg[12]_i_73_n_6
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.303    10.217 r  clkdiv[12]_i_153/O
                         net (fo=1, routed)           0.000    10.217    clkdiv[12]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.730 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.730    clkdiv_reg[12]_i_124_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.053 r  clkdiv_reg[12]_i_93/O[1]
                         net (fo=2, routed)           0.561    11.615    clkdiv_reg[12]_i_93_n_6
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.306    11.921 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    11.921    clkdiv[12]_i_97_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.491 f  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.592    13.082    clkdiv_reg[12]_i_75_n_1
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.313    13.395 r  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.181    13.576    clkdiv[12]_i_72_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124    13.700 r  clkdiv[12]_i_54/O
                         net (fo=2, routed)           0.594    14.294    clkdiv[12]_i_54_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.124    14.418 r  clkdiv[12]_i_25/O
                         net (fo=1, routed)           0.000    14.418    clkdiv[12]_i_25_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.954 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.448    15.402    data2
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.313    15.715 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.161    15.877    clkdiv[12]_i_3_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.001 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.588    16.588    addra
    SLICE_X1Y88          FDRE                                         r  clkdiv_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  clkdiv_reg[8]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -16.588    
  -------------------------------------------------------------------
                         slack                                 -1.753    

Slack (VIOLATED) :        -1.751ns  (required time - arrival time)
  Source:                 f_base_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.271ns  (logic 6.057ns (53.741%)  route 5.214ns (46.259%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     5.317    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  f_base_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  f_base_reg[7]/Q
                         net (fo=27, routed)          0.486     6.222    f_base[7]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.299     6.521 r  clkdiv[12]_i_155/O
                         net (fo=1, routed)           0.490     7.011    clkdiv[12]_i_155_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.396 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.396    clkdiv_reg[12]_i_132_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.618 r  clkdiv_reg[12]_i_114/O[0]
                         net (fo=4, routed)           0.641     8.259    clkdiv_reg[12]_i_114_n_7
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.299     8.558 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     8.558    clkdiv[12]_i_106_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.108 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.108    clkdiv_reg[12]_i_76_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.442 r  clkdiv_reg[12]_i_73/O[1]
                         net (fo=6, routed)           0.472     9.914    clkdiv_reg[12]_i_73_n_6
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.303    10.217 r  clkdiv[12]_i_153/O
                         net (fo=1, routed)           0.000    10.217    clkdiv[12]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.730 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.730    clkdiv_reg[12]_i_124_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.053 r  clkdiv_reg[12]_i_93/O[1]
                         net (fo=2, routed)           0.561    11.615    clkdiv_reg[12]_i_93_n_6
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.306    11.921 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    11.921    clkdiv[12]_i_97_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.491 f  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.592    13.082    clkdiv_reg[12]_i_75_n_1
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.313    13.395 r  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.181    13.576    clkdiv[12]_i_72_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124    13.700 r  clkdiv[12]_i_54/O
                         net (fo=2, routed)           0.594    14.294    clkdiv[12]_i_54_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.124    14.418 r  clkdiv[12]_i_25/O
                         net (fo=1, routed)           0.000    14.418    clkdiv[12]_i_25_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.954 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.448    15.402    data2
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.313    15.715 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.161    15.877    clkdiv[12]_i_3_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.001 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.587    16.587    addra
    SLICE_X1Y89          FDRE                                         r  clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  clkdiv_reg[0]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -16.587    
  -------------------------------------------------------------------
                         slack                                 -1.751    

Slack (VIOLATED) :        -1.751ns  (required time - arrival time)
  Source:                 f_base_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.271ns  (logic 6.057ns (53.741%)  route 5.214ns (46.259%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     5.317    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  f_base_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  f_base_reg[7]/Q
                         net (fo=27, routed)          0.486     6.222    f_base[7]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.299     6.521 r  clkdiv[12]_i_155/O
                         net (fo=1, routed)           0.490     7.011    clkdiv[12]_i_155_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.396 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.396    clkdiv_reg[12]_i_132_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.618 r  clkdiv_reg[12]_i_114/O[0]
                         net (fo=4, routed)           0.641     8.259    clkdiv_reg[12]_i_114_n_7
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.299     8.558 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     8.558    clkdiv[12]_i_106_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.108 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.108    clkdiv_reg[12]_i_76_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.442 r  clkdiv_reg[12]_i_73/O[1]
                         net (fo=6, routed)           0.472     9.914    clkdiv_reg[12]_i_73_n_6
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.303    10.217 r  clkdiv[12]_i_153/O
                         net (fo=1, routed)           0.000    10.217    clkdiv[12]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.730 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.730    clkdiv_reg[12]_i_124_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.053 r  clkdiv_reg[12]_i_93/O[1]
                         net (fo=2, routed)           0.561    11.615    clkdiv_reg[12]_i_93_n_6
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.306    11.921 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    11.921    clkdiv[12]_i_97_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.491 f  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.592    13.082    clkdiv_reg[12]_i_75_n_1
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.313    13.395 r  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.181    13.576    clkdiv[12]_i_72_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124    13.700 r  clkdiv[12]_i_54/O
                         net (fo=2, routed)           0.594    14.294    clkdiv[12]_i_54_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.124    14.418 r  clkdiv[12]_i_25/O
                         net (fo=1, routed)           0.000    14.418    clkdiv[12]_i_25_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.954 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.448    15.402    data2
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.313    15.715 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.161    15.877    clkdiv[12]_i_3_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.001 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.587    16.587    addra
    SLICE_X1Y89          FDRE                                         r  clkdiv_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  clkdiv_reg[10]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -16.587    
  -------------------------------------------------------------------
                         slack                                 -1.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pwm_mod/PWM_ramp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/PWM_ramp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.746%)  route 0.074ns (26.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.571     1.490    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  pwm_mod/PWM_ramp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  pwm_mod/PWM_ramp_reg[7]/Q
                         net (fo=7, routed)           0.074     1.729    pwm_mod/PWM_ramp_reg__0[7]
    SLICE_X11Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  pwm_mod/PWM_ramp[10]_i_1/O
                         net (fo=1, routed)           0.000     1.774    pwm_mod/p_0_in__1[10]
    SLICE_X11Y86         FDRE                                         r  pwm_mod/PWM_ramp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.841     2.006    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y86         FDRE                                         r  pwm_mod/PWM_ramp_reg[10]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.091     1.594    pwm_mod/PWM_ramp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.571     1.490    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  PWM_reg[3]/Q
                         net (fo=1, routed)           0.108     1.763    pwm_mod/Q[3]
    SLICE_X11Y84         FDRE                                         r  pwm_mod/new_pwm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.840     2.005    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  pwm_mod/new_pwm_reg[3]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X11Y84         FDRE (Hold_fdre_C_D)         0.047     1.550    pwm_mod/new_pwm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 PWM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.223%)  route 0.144ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.571     1.490    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  PWM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  PWM_reg[6]/Q
                         net (fo=1, routed)           0.144     1.798    pwm_mod/Q[6]
    SLICE_X11Y84         FDRE                                         r  pwm_mod/new_pwm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.840     2.005    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  pwm_mod/new_pwm_reg[6]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X11Y84         FDRE (Hold_fdre_C_D)         0.076     1.580    pwm_mod/new_pwm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 note_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  note_reg[1]/Q
                         net (fo=3, routed)           0.083     1.733    note_reg_n_0_[1]
    SLICE_X3Y88          LUT6 (Prop_lut6_I3_O)        0.099     1.832 r  note[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    note[2]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  note_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  note_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.092     1.613    note_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PWM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.223%)  route 0.144ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.571     1.490    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  PWM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  PWM_reg[5]/Q
                         net (fo=1, routed)           0.144     1.798    pwm_mod/Q[5]
    SLICE_X11Y84         FDRE                                         r  pwm_mod/new_pwm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.840     2.005    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  pwm_mod/new_pwm_reg[5]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X11Y84         FDRE (Hold_fdre_C_D)         0.071     1.575    pwm_mod/new_pwm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PWM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.440%)  route 0.161ns (49.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.571     1.490    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  PWM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  PWM_reg[8]/Q
                         net (fo=1, routed)           0.161     1.815    pwm_mod/Q[8]
    SLICE_X11Y85         FDRE                                         r  pwm_mod/new_pwm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.841     2.006    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  pwm_mod/new_pwm_reg[8]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.066     1.592    pwm_mod/new_pwm_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 PWM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.092%)  route 0.170ns (50.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.571     1.490    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  PWM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  PWM_reg[9]/Q
                         net (fo=1, routed)           0.170     1.824    pwm_mod/Q[9]
    SLICE_X11Y85         FDRE                                         r  pwm_mod/new_pwm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.841     2.006    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  pwm_mod/new_pwm_reg[9]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.070     1.596    pwm_mod/new_pwm_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 pwm_mod/new_pwm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/PWM_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.283ns (75.647%)  route 0.091ns (24.353%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.571     1.490    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  pwm_mod/new_pwm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  pwm_mod/new_pwm_reg[10]/Q
                         net (fo=2, routed)           0.091     1.722    pwm_mod/new_pwm[10]
    SLICE_X10Y85         LUT2 (Prop_lut2_I0_O)        0.048     1.770 r  pwm_mod/PWM_out0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.770    pwm_mod/PWM_out0_carry__0_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     1.864 r  pwm_mod/PWM_out0_carry__0/CO[1]
                         net (fo=1, routed)           0.000     1.864    pwm_mod/PWM_out0_carry__0_n_2
    SLICE_X10Y85         FDRE                                         r  pwm_mod/PWM_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.841     2.006    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  pwm_mod/PWM_out_reg/C
                         clock pessimism             -0.502     1.503    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.129     1.632    pwm_mod/PWM_out_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 pwm_mod/PWM_ramp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/PWM_ramp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.717%)  route 0.130ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.571     1.490    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  pwm_mod/PWM_ramp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  pwm_mod/PWM_ramp_reg[3]/Q
                         net (fo=7, routed)           0.130     1.784    pwm_mod/PWM_ramp_reg__0[3]
    SLICE_X11Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.829 r  pwm_mod/PWM_ramp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.829    pwm_mod/p_0_in__1[5]
    SLICE_X11Y86         FDRE                                         r  pwm_mod/PWM_ramp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.841     2.006    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y86         FDRE                                         r  pwm_mod/PWM_ramp_reg[5]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.092     1.595    pwm_mod/PWM_ramp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.200%)  route 0.177ns (45.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  addra_reg[1]/Q
                         net (fo=8, routed)           0.177     1.862    addra_reg__0[1]
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  addra[5]_i_1/O
                         net (fo=1, routed)           0.000     1.907    p_0_in__0[5]
    SLICE_X2Y88          FDRE                                         r  addra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  addra_reg[5]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.120     1.657    addra_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y84    PWM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y85    PWM_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y84    PWM_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y84    PWM_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y84    PWM_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y85    PWM_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y85    PWM_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y89     clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y89     clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y89     clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y89     clkdiv_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84     note_switch_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84     note_switch_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84     note_switch_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82     note_switch_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82     note_switch_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82     note_switch_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     note_switch_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84     note_switch_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84     note_switch_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84     note_switch_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     note_switch_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     note_switch_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     note_switch_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84     note_switch_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y84    PWM_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y84    PWM_reg[0]/C



