Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Aug  7 23:06:22 2024
| Host         : X68030 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          12          
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.880      -66.979                     12                   88        0.153        0.000                      0                   88        4.500        0.000                       0                    41  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -5.880      -66.979                     12                   88        0.153        0.000                      0                   88        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           12  Failing Endpoints,  Worst Slack       -5.880ns,  Total Violation      -66.979ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.880ns  (required time - arrival time)
  Source:                 U1/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.842ns  (logic 6.334ns (39.982%)  route 9.508ns (60.018%))
  Logic Levels:           13  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.545     5.066    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  U1/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.856     6.378    U1/y_w[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  U1/addr0_i_20/O
                         net (fo=1, routed)           0.436     6.938    U1/addr0_i_20_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.062 r  U1/addr0_i_1/O
                         net (fo=96, routed)          0.628     7.690    U1/A[8]
    SLICE_X53Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.814 r  U1/addr0_i_4/O
                         net (fo=1, routed)           0.559     8.373    U2/A[5]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      3.841    12.214 r  U2/addr0/P[4]
                         net (fo=465, routed)         1.456    13.670    U2/P[0]
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.124    13.794 r  U2/g0_b0_i_5/O
                         net (fo=930, routed)         2.147    15.941    U2/g0_b0_i_5_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I4_O)        0.124    16.065 r  U2/g57_b7/O
                         net (fo=1, routed)           0.810    16.875    U2/g57_b7_n_0
    SLICE_X13Y48         LUT5 (Prop_lut5_I3_O)        0.124    16.999 r  U2/RGB[7]_i_249/O
                         net (fo=1, routed)           0.000    16.999    U2/RGB[7]_i_249_n_0
    SLICE_X13Y48         MUXF7 (Prop_muxf7_I0_O)      0.212    17.211 r  U2/RGB_reg[7]_i_101/O
                         net (fo=1, routed)           0.759    17.971    U2/RGB_reg[7]_i_101_n_0
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.299    18.270 r  U2/RGB[7]_i_33/O
                         net (fo=1, routed)           0.801    19.071    U2/RGB[7]_i_33_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.124    19.195 r  U2/RGB[7]_i_13/O
                         net (fo=1, routed)           0.000    19.195    U2/RGB[7]_i_13_n_0
    SLICE_X9Y48          MUXF7 (Prop_muxf7_I0_O)      0.238    19.433 r  U2/RGB_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    19.433    U2/RGB_reg[7]_i_5_n_0
    SLICE_X9Y48          MUXF8 (Prop_muxf8_I0_O)      0.104    19.537 r  U2/RGB_reg[7]_i_2/O
                         net (fo=1, routed)           1.055    20.592    U2/RGB_reg[7]_i_2_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.316    20.908 r  U2/RGB[7]_i_1/O
                         net (fo=1, routed)           0.000    20.908    Data[7]
    SLICE_X5Y61          FDRE                                         r  RGB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.504    14.845    CLK_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  RGB_reg[7]/C
                         clock pessimism              0.187    15.032    
                         clock uncertainty           -0.035    14.996    
    SLICE_X5Y61          FDRE (Setup_fdre_C_D)        0.032    15.028    RGB_reg[7]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -20.908    
  -------------------------------------------------------------------
                         slack                                 -5.880    

Slack (VIOLATED) :        -5.860ns  (required time - arrival time)
  Source:                 U1/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.818ns  (logic 6.187ns (39.113%)  route 9.631ns (60.887%))
  Logic Levels:           12  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.545     5.066    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  U1/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.856     6.378    U1/y_w[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  U1/addr0_i_20/O
                         net (fo=1, routed)           0.436     6.938    U1/addr0_i_20_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.062 r  U1/addr0_i_1/O
                         net (fo=96, routed)          0.628     7.690    U1/A[8]
    SLICE_X53Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.814 r  U1/addr0_i_4/O
                         net (fo=1, routed)           0.559     8.373    U2/A[5]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    12.214 f  U2/addr0/P[0]
                         net (fo=70, routed)          1.443    13.657    U2/addr0_n_105
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.124    13.781 f  U2/g233_b2_i_1/O
                         net (fo=932, routed)         1.979    15.760    U2/g233_b2_i_1_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    15.884 r  U2/g330_b1/O
                         net (fo=1, routed)           1.033    16.917    U2/g330_b1_n_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I0_O)        0.124    17.041 r  U2/RGB[1]_i_139/O
                         net (fo=1, routed)           0.000    17.041    U2/RGB[1]_i_139_n_0
    SLICE_X58Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    17.253 r  U2/RGB_reg[1]_i_51/O
                         net (fo=1, routed)           1.084    18.337    U2/RGB_reg[1]_i_51_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.299    18.636 r  U2/RGB[1]_i_18/O
                         net (fo=1, routed)           0.564    19.199    U2/RGB[1]_i_18_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I1_O)        0.124    19.323 r  U2/RGB[1]_i_7/O
                         net (fo=1, routed)           0.000    19.323    U2/RGB[1]_i_7_n_0
    SLICE_X48Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    19.535 r  U2/RGB_reg[1]_i_3/O
                         net (fo=1, routed)           1.049    20.585    U2/RGB_reg[1]_i_3_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.299    20.884 r  U2/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000    20.884    Data[1]
    SLICE_X37Y65         FDRE                                         r  RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.429    14.770    CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  RGB_reg[1]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X37Y65         FDRE (Setup_fdre_C_D)        0.031    15.024    RGB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -20.884    
  -------------------------------------------------------------------
                         slack                                 -5.860    

Slack (VIOLATED) :        -5.759ns  (required time - arrival time)
  Source:                 U1/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.659ns  (logic 6.182ns (39.479%)  route 9.477ns (60.521%))
  Logic Levels:           12  (DSP48E1=1 LUT2=1 LUT4=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.545     5.066    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  U1/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.856     6.378    U1/y_w[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  U1/addr0_i_20/O
                         net (fo=1, routed)           0.436     6.938    U1/addr0_i_20_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.062 r  U1/addr0_i_1/O
                         net (fo=96, routed)          0.628     7.690    U1/A[8]
    SLICE_X53Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.814 r  U1/addr0_i_4/O
                         net (fo=1, routed)           0.559     8.373    U2/A[5]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    12.214 f  U2/addr0/P[2]
                         net (fo=413, routed)         1.260    13.474    U2/addr0_n_103
    SLICE_X49Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.598 f  U2/g0_b0_i_3/O
                         net (fo=930, routed)         1.978    15.576    U2/g0_b0_i_3_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I2_O)        0.124    15.700 r  U2/g13_b2/O
                         net (fo=1, routed)           0.680    16.380    U1/RGB_reg[2]_i_77_0
    SLICE_X56Y41         LUT4 (Prop_lut4_I2_O)        0.124    16.504 r  U1/RGB[2]_i_198/O
                         net (fo=1, routed)           0.000    16.504    U1/RGB[2]_i_198_n_0
    SLICE_X56Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    16.718 r  U1/RGB_reg[2]_i_77/O
                         net (fo=1, routed)           1.416    18.134    U2/RGB_reg[2]_i_8_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.297    18.431 r  U2/RGB[2]_i_23/O
                         net (fo=1, routed)           0.000    18.431    U2/RGB[2]_i_23_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    18.640 r  U2/RGB_reg[2]_i_8/O
                         net (fo=1, routed)           0.948    19.589    U2/RGB_reg[2]_i_8_n_0
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.297    19.886 r  U2/RGB[2]_i_2/O
                         net (fo=1, routed)           0.715    20.601    U2/RGB[2]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    20.725 r  U2/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000    20.725    Data[2]
    SLICE_X29Y48         FDRE                                         r  RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.448    14.789    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  RGB_reg[2]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)        0.032    14.966    RGB_reg[2]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -20.725    
  -------------------------------------------------------------------
                         slack                                 -5.759    

Slack (VIOLATED) :        -5.713ns  (required time - arrival time)
  Source:                 U1/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.608ns  (logic 6.212ns (39.800%)  route 9.396ns (60.200%))
  Logic Levels:           12  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.545     5.066    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  U1/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.856     6.378    U1/y_w[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  U1/addr0_i_20/O
                         net (fo=1, routed)           0.436     6.938    U1/addr0_i_20_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.062 r  U1/addr0_i_1/O
                         net (fo=96, routed)          0.628     7.690    U1/A[8]
    SLICE_X53Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.814 r  U1/addr0_i_4/O
                         net (fo=1, routed)           0.559     8.373    U2/A[5]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    12.214 r  U2/addr0/P[2]
                         net (fo=413, routed)         1.591    13.805    U2/addr0_n_103
    SLICE_X30Y72         LUT2 (Prop_lut2_I0_O)        0.124    13.929 r  U2/g581_b6_i_3/O
                         net (fo=932, routed)         1.926    15.855    U2/g581_b6_i_3_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I2_O)        0.124    15.979 r  U2/g609_b3/O
                         net (fo=1, routed)           0.762    16.740    U2/g609_b3_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I3_O)        0.124    16.864 r  U2/RGB[3]_i_248/O
                         net (fo=1, routed)           0.000    16.864    U2/RGB[3]_i_248_n_0
    SLICE_X15Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    17.076 r  U2/RGB_reg[3]_i_101/O
                         net (fo=1, routed)           0.665    17.741    U2/RGB_reg[3]_i_101_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.299    18.040 r  U2/RGB[3]_i_29/O
                         net (fo=1, routed)           0.798    18.838    U2/RGB[3]_i_29_n_0
    SLICE_X28Y71         LUT6 (Prop_lut6_I0_O)        0.124    18.962 r  U2/RGB[3]_i_11/O
                         net (fo=1, routed)           0.000    18.962    U2/RGB[3]_i_11_n_0
    SLICE_X28Y71         MUXF7 (Prop_muxf7_I0_O)      0.238    19.200 r  U2/RGB_reg[3]_i_4/O
                         net (fo=1, routed)           1.176    20.376    U2/RGB_reg[3]_i_4_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.298    20.674 r  U2/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000    20.674    Data[3]
    SLICE_X29Y52         FDRE                                         r  RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.438    14.779    CLK_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  RGB_reg[3]/C
                         clock pessimism              0.187    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.031    14.961    RGB_reg[3]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -20.674    
  -------------------------------------------------------------------
                         slack                                 -5.713    

Slack (VIOLATED) :        -5.578ns  (required time - arrival time)
  Source:                 U1/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.465ns  (logic 6.613ns (42.761%)  route 8.852ns (57.239%))
  Logic Levels:           13  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.545     5.066    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  U1/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.856     6.378    U1/y_w[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  U1/addr0_i_20/O
                         net (fo=1, routed)           0.436     6.938    U1/addr0_i_20_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.062 r  U1/addr0_i_1/O
                         net (fo=96, routed)          0.628     7.690    U1/A[8]
    SLICE_X53Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.814 r  U1/addr0_i_4/O
                         net (fo=1, routed)           0.559     8.373    U2/A[5]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    12.214 r  U2/addr0/P[0]
                         net (fo=70, routed)          1.095    13.309    U2/addr0_n_105
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.124    13.433 r  U2/g136_b11_i_1/O
                         net (fo=932, routed)         1.999    15.431    U2/g136_b11_i_1_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.555 r  U2/g173_b5/O
                         net (fo=1, routed)           0.000    15.555    U2/g173_b5_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    15.772 r  U2/RGB_reg[5]_i_246/O
                         net (fo=1, routed)           0.899    16.671    U2/RGB_reg[5]_i_246_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I1_O)        0.299    16.970 r  U2/RGB[5]_i_154/O
                         net (fo=1, routed)           0.000    16.970    U2/RGB[5]_i_154_n_0
    SLICE_X60Y46         MUXF7 (Prop_muxf7_I1_O)      0.247    17.217 r  U2/RGB_reg[5]_i_57/O
                         net (fo=1, routed)           0.000    17.217    U2/RGB_reg[5]_i_57_n_0
    SLICE_X60Y46         MUXF8 (Prop_muxf8_I0_O)      0.098    17.315 r  U2/RGB_reg[5]_i_17/O
                         net (fo=1, routed)           1.407    18.722    U2/RGB_reg[5]_i_17_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.319    19.041 r  U2/RGB[5]_i_6/O
                         net (fo=1, routed)           0.000    19.041    U2/RGB[5]_i_6_n_0
    SLICE_X35Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    19.258 r  U2/RGB_reg[5]_i_2/O
                         net (fo=1, routed)           0.974    20.232    U2/RGB_reg[5]_i_2_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.299    20.531 r  U2/RGB[5]_i_1/O
                         net (fo=1, routed)           0.000    20.531    Data[5]
    SLICE_X32Y64         FDRE                                         r  RGB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.430    14.771    CLK_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  RGB_reg[5]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)        0.031    14.953    RGB_reg[5]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -20.531    
  -------------------------------------------------------------------
                         slack                                 -5.578    

Slack (VIOLATED) :        -5.520ns  (required time - arrival time)
  Source:                 U1/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.482ns  (logic 6.614ns (42.722%)  route 8.868ns (57.278%))
  Logic Levels:           13  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.545     5.066    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  U1/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.856     6.378    U1/y_w[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  U1/addr0_i_20/O
                         net (fo=1, routed)           0.436     6.938    U1/addr0_i_20_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.062 r  U1/addr0_i_1/O
                         net (fo=96, routed)          0.628     7.690    U1/A[8]
    SLICE_X53Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.814 r  U1/addr0_i_4/O
                         net (fo=1, routed)           0.559     8.373    U2/A[5]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[3])
                                                      3.841    12.214 r  U2/addr0/P[3]
                         net (fo=464, routed)         1.930    14.144    U2/addr0_n_102
    SLICE_X33Y72         LUT2 (Prop_lut2_I0_O)        0.124    14.268 r  U2/g581_b6_i_4/O
                         net (fo=932, routed)         1.592    15.860    U2/g581_b6_i_4_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I3_O)        0.124    15.984 r  U2/g596_b4/O
                         net (fo=1, routed)           0.000    15.984    U2/g596_b4_n_0
    SLICE_X12Y83         MUXF7 (Prop_muxf7_I0_O)      0.241    16.225 r  U2/RGB_reg[4]_i_382/O
                         net (fo=1, routed)           0.905    17.130    U2/RGB_reg[4]_i_382_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I1_O)        0.298    17.428 r  U2/RGB[4]_i_210/O
                         net (fo=1, routed)           0.000    17.428    U2/RGB[4]_i_210_n_0
    SLICE_X13Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    17.640 r  U2/RGB_reg[4]_i_84/O
                         net (fo=1, routed)           0.000    17.640    U2/RGB_reg[4]_i_84_n_0
    SLICE_X13Y81         MUXF8 (Prop_muxf8_I1_O)      0.094    17.734 r  U2/RGB_reg[4]_i_28/O
                         net (fo=1, routed)           1.020    18.754    U2/RGB_reg[4]_i_28_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.316    19.070 r  U2/RGB[4]_i_9/O
                         net (fo=1, routed)           0.000    19.070    U2/RGB[4]_i_9_n_0
    SLICE_X37Y72         MUXF7 (Prop_muxf7_I0_O)      0.238    19.308 r  U2/RGB_reg[4]_i_4/O
                         net (fo=1, routed)           0.941    20.249    U2/RGB_reg[4]_i_4_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.298    20.547 r  U2/RGB[4]_i_1/O
                         net (fo=1, routed)           0.000    20.547    Data[4]
    SLICE_X43Y62         FDRE                                         r  RGB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.433    14.774    CLK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  RGB_reg[4]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.031    15.028    RGB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -20.547    
  -------------------------------------------------------------------
                         slack                                 -5.520    

Slack (VIOLATED) :        -5.515ns  (required time - arrival time)
  Source:                 U1/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.479ns  (logic 6.609ns (42.696%)  route 8.870ns (57.304%))
  Logic Levels:           13  (DSP48E1=1 LUT4=2 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.545     5.066    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  U1/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.856     6.378    U1/y_w[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  U1/addr0_i_20/O
                         net (fo=1, routed)           0.436     6.938    U1/addr0_i_20_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.062 r  U1/addr0_i_1/O
                         net (fo=96, routed)          0.628     7.690    U1/A[8]
    SLICE_X53Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.814 r  U1/addr0_i_4/O
                         net (fo=1, routed)           0.559     8.373    U2/A[5]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[5])
                                                      3.841    12.214 r  U2/addr0/P[5]
                         net (fo=11, routed)          0.940    13.154    U1/P[1]
    SLICE_X48Y69         LUT4 (Prop_lut4_I0_O)        0.124    13.278 r  U1/g403_b9_i_1/O
                         net (fo=998, routed)         2.116    15.394    U2/RGB_reg[7]_i_157_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.124    15.518 r  U2/g458_b8/O
                         net (fo=1, routed)           0.000    15.518    U2/g458_b8_n_0
    SLICE_X59Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    15.730 r  U2/RGB_reg[8]_i_319/O
                         net (fo=1, routed)           0.810    16.540    U2/RGB_reg[8]_i_319_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I3_O)        0.299    16.839 r  U2/RGB[8]_i_182/O
                         net (fo=1, routed)           0.000    16.839    U2/RGB[8]_i_182_n_0
    SLICE_X59Y77         MUXF7 (Prop_muxf7_I1_O)      0.245    17.084 r  U2/RGB_reg[8]_i_73/O
                         net (fo=1, routed)           0.000    17.084    U2/RGB_reg[8]_i_73_n_0
    SLICE_X59Y77         MUXF8 (Prop_muxf8_I0_O)      0.104    17.188 r  U2/RGB_reg[8]_i_24/O
                         net (fo=1, routed)           1.943    19.131    U2/RGB_reg[8]_i_24_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I1_O)        0.316    19.447 r  U2/RGB[8]_i_8/O
                         net (fo=1, routed)           0.000    19.447    U2/RGB[8]_i_8_n_0
    SLICE_X36Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    19.664 r  U2/RGB_reg[8]_i_3/O
                         net (fo=1, routed)           0.582    20.246    U2/RGB_reg[8]_i_3_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.299    20.545 r  U2/RGB[8]_i_1/O
                         net (fo=1, routed)           0.000    20.545    Data[8]
    SLICE_X36Y55         FDRE                                         r  RGB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.435    14.776    CLK_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  RGB_reg[8]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)        0.031    15.030    RGB_reg[8]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -20.545    
  -------------------------------------------------------------------
                         slack                                 -5.515    

Slack (VIOLATED) :        -5.487ns  (required time - arrival time)
  Source:                 U1/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.380ns  (logic 6.602ns (42.927%)  route 8.778ns (57.073%))
  Logic Levels:           13  (DSP48E1=1 LUT4=2 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.545     5.066    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  U1/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.856     6.378    U1/y_w[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  U1/addr0_i_20/O
                         net (fo=1, routed)           0.436     6.938    U1/addr0_i_20_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.062 r  U1/addr0_i_1/O
                         net (fo=96, routed)          0.628     7.690    U1/A[8]
    SLICE_X53Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.814 r  U1/addr0_i_4/O
                         net (fo=1, routed)           0.559     8.373    U2/A[5]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[5])
                                                      3.841    12.214 r  U2/addr0/P[5]
                         net (fo=11, routed)          0.858    13.072    U1/P[1]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124    13.196 r  U1/g491_b8_i_1/O
                         net (fo=667, routed)         2.453    15.649    U2/RGB_reg[0]_i_371_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.773 r  U2/g547_b6/O
                         net (fo=1, routed)           0.000    15.773    U2/g547_b6_n_0
    SLICE_X33Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    15.990 r  U2/RGB_reg[6]_i_394/O
                         net (fo=1, routed)           0.838    16.828    U2/RGB_reg[6]_i_394_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.299    17.127 r  U2/RGB[6]_i_215/O
                         net (fo=1, routed)           0.000    17.127    U2/RGB[6]_i_215_n_0
    SLICE_X32Y85         MUXF7 (Prop_muxf7_I0_O)      0.238    17.365 r  U2/RGB_reg[6]_i_87/O
                         net (fo=1, routed)           0.000    17.365    U2/RGB_reg[6]_i_87_n_0
    SLICE_X32Y85         MUXF8 (Prop_muxf8_I0_O)      0.104    17.469 r  U2/RGB_reg[6]_i_31/O
                         net (fo=1, routed)           1.330    18.799    U2/RGB_reg[6]_i_31_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I3_O)        0.316    19.115 r  U2/RGB[6]_i_11/O
                         net (fo=1, routed)           0.000    19.115    U2/RGB[6]_i_11_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    19.327 r  U2/RGB_reg[6]_i_4/O
                         net (fo=1, routed)           0.819    20.147    U2/RGB_reg[6]_i_4_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.299    20.446 r  U2/RGB[6]_i_1/O
                         net (fo=1, routed)           0.000    20.446    Data[6]
    SLICE_X31Y56         FDRE                                         r  RGB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.435    14.776    CLK_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  RGB_reg[6]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)        0.031    14.958    RGB_reg[6]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -20.446    
  -------------------------------------------------------------------
                         slack                                 -5.487    

Slack (VIOLATED) :        -5.454ns  (required time - arrival time)
  Source:                 U1/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.421ns  (logic 6.592ns (42.746%)  route 8.829ns (57.254%))
  Logic Levels:           13  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.545     5.066    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  U1/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.856     6.378    U1/y_w[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  U1/addr0_i_20/O
                         net (fo=1, routed)           0.436     6.938    U1/addr0_i_20_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.062 r  U1/addr0_i_1/O
                         net (fo=96, routed)          0.628     7.690    U1/A[8]
    SLICE_X53Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.814 r  U1/addr0_i_4/O
                         net (fo=1, routed)           0.559     8.373    U2/A[5]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[3])
                                                      3.841    12.214 r  U2/addr0/P[3]
                         net (fo=464, routed)         1.930    14.144    U2/addr0_n_102
    SLICE_X33Y72         LUT2 (Prop_lut2_I0_O)        0.124    14.268 r  U2/g581_b6_i_4/O
                         net (fo=932, routed)         1.366    15.634    U2/g581_b6_i_4_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.758 r  U2/g610_b11/O
                         net (fo=1, routed)           0.000    15.758    U2/g610_b11_n_0
    SLICE_X33Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    15.970 r  U2/RGB_reg[11]_i_289/O
                         net (fo=1, routed)           0.805    16.775    U2/RGB_reg[11]_i_289_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299    17.074 r  U2/RGB[11]_i_263/O
                         net (fo=1, routed)           0.000    17.074    U2/RGB[11]_i_263_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I0_O)      0.238    17.312 r  U2/RGB_reg[11]_i_152/O
                         net (fo=1, routed)           0.000    17.312    U2/RGB_reg[11]_i_152_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I0_O)      0.104    17.416 r  U2/RGB_reg[11]_i_57/O
                         net (fo=1, routed)           1.243    18.659    U2/RGB_reg[11]_i_57_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I0_O)        0.316    18.975 r  U2/RGB[11]_i_23/O
                         net (fo=1, routed)           0.000    18.975    U2/RGB[11]_i_23_n_0
    SLICE_X50Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    19.184 r  U2/RGB_reg[11]_i_11/O
                         net (fo=1, routed)           1.006    20.190    U2/RGB_reg[11]_i_11_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I4_O)        0.297    20.487 r  U2/RGB[11]_i_3/O
                         net (fo=1, routed)           0.000    20.487    Data[11]
    SLICE_X55Y62         FDRE                                         r  RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.438    14.779    CLK_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  RGB_reg[11]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X55Y62         FDRE (Setup_fdre_C_D)        0.032    15.034    RGB_reg[11]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -20.487    
  -------------------------------------------------------------------
                         slack                                 -5.454    

Slack (VIOLATED) :        -5.414ns  (required time - arrival time)
  Source:                 U1/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.300ns  (logic 6.187ns (40.438%)  route 9.113ns (59.562%))
  Logic Levels:           12  (DSP48E1=1 LUT2=1 LUT4=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.545     5.066    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  U1/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.856     6.378    U1/y_w[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  U1/addr0_i_20/O
                         net (fo=1, routed)           0.436     6.938    U1/addr0_i_20_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.062 r  U1/addr0_i_1/O
                         net (fo=96, routed)          0.628     7.690    U1/A[8]
    SLICE_X53Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.814 r  U1/addr0_i_4/O
                         net (fo=1, routed)           0.559     8.373    U2/A[5]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    12.214 r  U2/addr0/P[2]
                         net (fo=413, routed)         1.260    13.474    U2/addr0_n_103
    SLICE_X49Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.598 r  U2/g0_b0_i_3/O
                         net (fo=930, routed)         2.070    15.668    U2/g0_b0_i_3_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.792 r  U2/g35_b0/O
                         net (fo=1, routed)           0.733    16.525    U2/g35_b0_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I0_O)        0.124    16.649 r  U2/RGB[0]_i_178/O
                         net (fo=1, routed)           0.000    16.649    U2/RGB[0]_i_178_n_0
    SLICE_X60Y48         MUXF7 (Prop_muxf7_I0_O)      0.209    16.858 r  U2/RGB_reg[0]_i_76/O
                         net (fo=1, routed)           1.035    17.893    U2/RGB_reg[0]_i_76_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.297    18.190 r  U2/RGB[0]_i_24/O
                         net (fo=1, routed)           0.000    18.190    U2/RGB[0]_i_24_n_0
    SLICE_X47Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    18.407 r  U2/RGB_reg[0]_i_8/O
                         net (fo=1, routed)           0.862    19.269    U2/RGB_reg[0]_i_8_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.299    19.568 r  U2/RGB[0]_i_2/O
                         net (fo=1, routed)           0.673    20.242    U2/RGB[0]_i_2_n_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.124    20.366 r  U2/RGB[0]_i_1/O
                         net (fo=1, routed)           0.000    20.366    Data[0]
    SLICE_X35Y63         FDRE                                         r  RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.429    14.770    CLK_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  RGB_reg[0]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X35Y63         FDRE (Setup_fdre_C_D)        0.031    14.952    RGB_reg[0]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -20.366    
  -------------------------------------------------------------------
                         slack                                 -5.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U1/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.287%)  route 0.297ns (58.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.555     1.438    U1/CLK_IBUF_BUFG
    SLICE_X34Y66         FDCE                                         r  U1/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  U1/h_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.297     1.899    U1/x_w[2]
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.944 r  U1/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.944    U1/p_0_in[4]
    SLICE_X36Y67         FDCE                                         r  U1/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.949    U1/CLK_IBUF_BUFG
    SLICE_X36Y67         FDCE                                         r  U1/h_count_reg_reg[4]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y67         FDCE (Hold_fdce_C_D)         0.091     1.791    U1/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.246ns (72.936%)  route 0.091ns (27.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.555     1.438    U1/CLK_IBUF_BUFG
    SLICE_X52Y70         FDCE                                         r  U1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.148     1.586 r  U1/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.091     1.678    U1/y_w[8]
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.098     1.776 r  U1/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.776    U1/p_0_in__0[9]
    SLICE_X52Y70         FDCE                                         r  U1/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.951    U1/CLK_IBUF_BUFG
    SLICE_X52Y70         FDCE                                         r  U1/v_count_reg_reg[9]/C
                         clock pessimism             -0.513     1.438    
    SLICE_X52Y70         FDCE (Hold_fdce_C_D)         0.121     1.559    U1/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U1/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.391%)  route 0.143ns (40.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.437    U1/CLK_IBUF_BUFG
    SLICE_X52Y71         FDCE                                         r  U1/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U1/v_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.143     1.744    U1/y_w[2]
    SLICE_X53Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.789 r  U1/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.789    U1/p_0_in__0[4]
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     1.950    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[4]/C
                         clock pessimism             -0.500     1.450    
    SLICE_X53Y71         FDCE (Hold_fdce_C_D)         0.091     1.541    U1/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U1/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.305%)  route 0.176ns (45.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.552     1.435    U1/CLK_IBUF_BUFG
    SLICE_X38Y70         FDCE                                         r  U1/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  U1/h_count_reg_reg[6]/Q
                         net (fo=16, routed)          0.176     1.775    U1/x_w[6]
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.045     1.820 r  U1/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.820    U1/p_0_in[6]
    SLICE_X38Y70         FDCE                                         r  U1/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.818     1.946    U1/CLK_IBUF_BUFG
    SLICE_X38Y70         FDCE                                         r  U1/h_count_reg_reg[6]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.121     1.556    U1/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U1/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.250ns (38.043%)  route 0.407ns (61.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.439    U1/CLK_IBUF_BUFG
    SLICE_X38Y66         FDCE                                         r  U1/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  U1/h_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.407     1.994    U1/x_w[1]
    SLICE_X34Y66         LUT5 (Prop_lut5_I2_O)        0.102     2.096 r  U1/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.096    U1/p_0_in[3]
    SLICE_X34Y66         FDCE                                         r  U1/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     1.949    U1/CLK_IBUF_BUFG
    SLICE_X34Y66         FDCE                                         r  U1/h_count_reg_reg[3]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X34Y66         FDCE (Hold_fdce_C_D)         0.131     1.831    U1/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U1/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.246ns (37.664%)  route 0.407ns (62.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.439    U1/CLK_IBUF_BUFG
    SLICE_X38Y66         FDCE                                         r  U1/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  U1/h_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.407     1.994    U1/x_w[1]
    SLICE_X34Y66         LUT4 (Prop_lut4_I1_O)        0.098     2.092 r  U1/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.092    U1/p_0_in[2]
    SLICE_X34Y66         FDCE                                         r  U1/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     1.949    U1/CLK_IBUF_BUFG
    SLICE_X34Y66         FDCE                                         r  U1/h_count_reg_reg[2]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X34Y66         FDCE (Hold_fdce_C_D)         0.121     1.821    U1/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U1/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.555     1.438    U1/CLK_IBUF_BUFG
    SLICE_X52Y70         FDCE                                         r  U1/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  U1/v_count_reg_reg[7]/Q
                         net (fo=13, routed)          0.211     1.813    U1/y_w[7]
    SLICE_X52Y70         LUT5 (Prop_lut5_I0_O)        0.043     1.856 r  U1/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.856    U1/p_0_in__0[8]
    SLICE_X52Y70         FDCE                                         r  U1/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.951    U1/CLK_IBUF_BUFG
    SLICE_X52Y70         FDCE                                         r  U1/v_count_reg_reg[8]/C
                         clock pessimism             -0.513     1.438    
    SLICE_X52Y70         FDCE (Hold_fdce_C_D)         0.131     1.569    U1/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U1/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.866%)  route 0.195ns (51.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.437    U1/CLK_IBUF_BUFG
    SLICE_X51Y71         FDCE                                         r  U1/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U1/v_count_reg_reg[6]/Q
                         net (fo=16, routed)          0.195     1.773    U1/y_w[6]
    SLICE_X51Y71         LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  U1/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.818    U1/p_0_in__0[6]
    SLICE_X51Y71         FDCE                                         r  U1/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     1.950    U1/CLK_IBUF_BUFG
    SLICE_X51Y71         FDCE                                         r  U1/v_count_reg_reg[6]/C
                         clock pessimism             -0.513     1.437    
    SLICE_X51Y71         FDCE (Hold_fdce_C_D)         0.092     1.529    U1/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 U1/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.555     1.438    U1/CLK_IBUF_BUFG
    SLICE_X52Y70         FDCE                                         r  U1/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  U1/v_count_reg_reg[7]/Q
                         net (fo=13, routed)          0.211     1.813    U1/y_w[7]
    SLICE_X52Y70         LUT4 (Prop_lut4_I3_O)        0.045     1.858 r  U1/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.858    U1/p_0_in__0[7]
    SLICE_X52Y70         FDCE                                         r  U1/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.951    U1/CLK_IBUF_BUFG
    SLICE_X52Y70         FDCE                                         r  U1/v_count_reg_reg[7]/C
                         clock pessimism             -0.513     1.438    
    SLICE_X52Y70         FDCE (Hold_fdce_C_D)         0.120     1.558    U1/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 U1/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.364%)  route 0.207ns (52.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.437    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U1/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.207     1.785    U1/y_w[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  U1/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.830    U1/p_0_in__0[5]
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     1.950    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[5]/C
                         clock pessimism             -0.513     1.437    
    SLICE_X53Y71         FDCE (Hold_fdce_C_D)         0.092     1.529    U1/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y63   RGB_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y53   RGB_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y62   RGB_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y65   RGB_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y48   RGB_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y52   RGB_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y62   RGB_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y64   RGB_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y56   RGB_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y63   RGB_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y63   RGB_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   RGB_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   RGB_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   RGB_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   RGB_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y65   RGB_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y65   RGB_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   RGB_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   RGB_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y63   RGB_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y63   RGB_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   RGB_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   RGB_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   RGB_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   RGB_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y65   RGB_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y65   RGB_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   RGB_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   RGB_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.021ns (51.839%)  route 3.736ns (48.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539     5.060    U1/CLK_IBUF_BUFG
    SLICE_X38Y71         FDCE                                         r  U1/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.518     5.578 r  U1/vsync_reg_reg/Q
                         net (fo=1, routed)           3.736     9.314    VSYNC_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    12.817 r  VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    12.817    VSYNC
    R19                                                               r  VSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.418ns  (logic 3.977ns (53.614%)  route 3.441ns (46.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.550     5.071    CLK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  RGB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  RGB_reg[4]/Q
                         net (fo=1, routed)           3.441     8.968    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.488 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.488    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.322ns  (logic 3.959ns (54.075%)  route 3.363ns (45.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.546     5.067    CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  RGB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  RGB_reg[1]/Q
                         net (fo=1, routed)           3.363     8.886    RGB_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.389 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.389    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.303ns  (logic 3.975ns (54.433%)  route 3.328ns (45.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.540     5.061    CLK_IBUF_BUFG
    SLICE_X39Y70         FDRE                                         r  RGB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  RGB_reg[9]/Q
                         net (fo=1, routed)           3.328     8.845    RGB_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.364 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.364    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 3.953ns (54.499%)  route 3.300ns (45.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.545     5.066    U1/CLK_IBUF_BUFG
    SLICE_X31Y66         FDCE                                         r  U1/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  U1/hsync_reg_reg/Q
                         net (fo=1, routed)           3.300     8.822    HSYNC_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    12.318 r  HSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    12.318    HSYNC
    P19                                                               r  HSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.155ns  (logic 3.958ns (55.322%)  route 3.197ns (44.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.555     5.076    CLK_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  RGB_reg[11]/Q
                         net (fo=1, routed)           3.197     8.729    RGB_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.231 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.231    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 3.961ns (57.128%)  route 2.973ns (42.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.548     5.069    CLK_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  RGB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  RGB_reg[5]/Q
                         net (fo=1, routed)           2.973     8.498    RGB_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.003 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.003    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.932ns  (logic 3.951ns (57.002%)  route 2.981ns (42.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.547     5.068    CLK_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  RGB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  RGB_reg[0]/Q
                         net (fo=1, routed)           2.981     8.504    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.000 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.000    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.752ns  (logic 3.985ns (59.020%)  route 2.767ns (40.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.553     5.074    CLK_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  RGB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  RGB_reg[6]/Q
                         net (fo=1, routed)           2.767     8.297    RGB_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.826 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.826    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.736ns  (logic 3.980ns (59.083%)  route 2.756ns (40.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.553     5.074    CLK_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  RGB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  RGB_reg[8]/Q
                         net (fo=1, routed)           2.756     8.286    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.810 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.810    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.372ns (72.658%)  route 0.516ns (27.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  RGB_reg[7]/Q
                         net (fo=1, routed)           0.516     2.130    RGB_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.361 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.361    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.361ns (62.743%)  route 0.808ns (37.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  RGB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  RGB_reg[2]/Q
                         net (fo=1, routed)           0.808     2.396    RGB_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.616 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.616    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.366ns (62.219%)  route 0.829ns (37.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.444    CLK_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RGB_reg[10]/Q
                         net (fo=1, routed)           0.829     2.415    RGB_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.639 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.639    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.367ns (62.140%)  route 0.833ns (37.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  RGB_reg[3]/Q
                         net (fo=1, routed)           0.833     2.419    RGB_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.645 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.645    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.338ns (60.192%)  route 0.885ns (39.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.439    CLK_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  RGB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  RGB_reg[0]/Q
                         net (fo=1, routed)           0.885     2.465    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.661 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.661    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.366ns (61.552%)  route 0.853ns (38.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.444    CLK_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  RGB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RGB_reg[8]/Q
                         net (fo=1, routed)           0.853     2.438    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.663 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.663    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.371ns (61.728%)  route 0.850ns (38.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.444    CLK_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  RGB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RGB_reg[6]/Q
                         net (fo=1, routed)           0.850     2.435    RGB_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.665 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.665    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.348ns (58.705%)  route 0.948ns (41.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.557     1.440    CLK_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  RGB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  RGB_reg[5]/Q
                         net (fo=1, routed)           0.948     2.529    RGB_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.736 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.736    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.345ns (58.096%)  route 0.970ns (41.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.444    CLK_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RGB_reg[11]/Q
                         net (fo=1, routed)           0.970     2.555    RGB_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.759 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.759    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.339ns (55.649%)  route 1.067ns (44.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.439    U1/CLK_IBUF_BUFG
    SLICE_X31Y66         FDCE                                         r  U1/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U1/hsync_reg_reg/Q
                         net (fo=1, routed)           1.067     2.647    HSYNC_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.845 r  HSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     3.845    HSYNC
    P19                                                               r  HSYNC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/v_count_reg_reg[1]_replica/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.369ns  (logic 1.441ns (22.629%)  route 4.928ns (77.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=28, routed)          4.928     6.369    U1/AR[0]
    SLICE_X53Y72         FDCE                                         f  U1/v_count_reg_reg[1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.428     4.769    U1/CLK_IBUF_BUFG
    SLICE_X53Y72         FDCE                                         r  U1/v_count_reg_reg[1]_replica/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.238ns  (logic 1.441ns (23.103%)  route 4.797ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=28, routed)          4.797     6.238    U1/AR[0]
    SLICE_X52Y71         FDCE                                         f  U1/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.430     4.771    U1/CLK_IBUF_BUFG
    SLICE_X52Y71         FDCE                                         r  U1/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.238ns  (logic 1.441ns (23.103%)  route 4.797ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=28, routed)          4.797     6.238    U1/AR[0]
    SLICE_X53Y71         FDCE                                         f  U1/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.430     4.771    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.238ns  (logic 1.441ns (23.103%)  route 4.797ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=28, routed)          4.797     6.238    U1/AR[0]
    SLICE_X53Y71         FDCE                                         f  U1/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.430     4.771    U1/CLK_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  U1/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.225ns  (logic 1.441ns (23.155%)  route 4.783ns (76.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=28, routed)          4.783     6.225    U1/AR[0]
    SLICE_X51Y71         FDCE                                         f  U1/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.430     4.771    U1/CLK_IBUF_BUFG
    SLICE_X51Y71         FDCE                                         r  U1/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.225ns  (logic 1.441ns (23.155%)  route 4.783ns (76.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=28, routed)          4.783     6.225    U1/AR[0]
    SLICE_X51Y71         FDCE                                         f  U1/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.430     4.771    U1/CLK_IBUF_BUFG
    SLICE_X51Y71         FDCE                                         r  U1/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.225ns  (logic 1.441ns (23.155%)  route 4.783ns (76.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=28, routed)          4.783     6.225    U1/AR[0]
    SLICE_X51Y71         FDCE                                         f  U1/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.430     4.771    U1/CLK_IBUF_BUFG
    SLICE_X51Y71         FDCE                                         r  U1/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/v_count_reg_reg[3]_replica_1/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.711ns  (logic 1.441ns (25.239%)  route 4.269ns (74.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=28, routed)          4.269     5.711    U1/AR[0]
    SLICE_X40Y71         FDCE                                         f  U1/v_count_reg_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.425     4.766    U1/CLK_IBUF_BUFG
    SLICE_X40Y71         FDCE                                         r  U1/v_count_reg_reg[3]_replica_1/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.706ns  (logic 1.441ns (25.258%)  route 4.265ns (74.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=28, routed)          4.265     5.706    U1/AR[0]
    SLICE_X41Y71         FDCE                                         f  U1/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.425     4.766    U1/CLK_IBUF_BUFG
    SLICE_X41Y71         FDCE                                         r  U1/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/v_count_reg_reg[3]_replica/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.661ns  (logic 1.441ns (25.461%)  route 4.220ns (74.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=28, routed)          4.220     5.661    U1/AR[0]
    SLICE_X53Y70         FDCE                                         f  U1/v_count_reg_reg[3]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.431     4.772    U1/CLK_IBUF_BUFG
    SLICE_X53Y70         FDCE                                         r  U1/v_count_reg_reg[3]_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.210ns (12.363%)  route 1.485ns (87.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=28, routed)          1.485     1.695    U1/AR[0]
    SLICE_X33Y68         FDCE                                         f  U1/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.820     1.948    U1/CLK_IBUF_BUFG
    SLICE_X33Y68         FDCE                                         r  U1/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/hsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.210ns (12.293%)  route 1.495ns (87.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=28, routed)          1.495     1.704    U1/AR[0]
    SLICE_X31Y66         FDCE                                         f  U1/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     1.950    U1/CLK_IBUF_BUFG
    SLICE_X31Y66         FDCE                                         r  U1/hsync_reg_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.210ns (11.523%)  route 1.609ns (88.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=28, routed)          1.609     1.818    U1/AR[0]
    SLICE_X34Y66         FDCE                                         f  U1/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     1.949    U1/CLK_IBUF_BUFG
    SLICE_X34Y66         FDCE                                         r  U1/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.210ns (11.523%)  route 1.609ns (88.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=28, routed)          1.609     1.818    U1/AR[0]
    SLICE_X34Y66         FDCE                                         f  U1/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     1.949    U1/CLK_IBUF_BUFG
    SLICE_X34Y66         FDCE                                         r  U1/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.821ns  (logic 0.210ns (11.506%)  route 1.612ns (88.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=28, routed)          1.612     1.821    U1/AR[0]
    SLICE_X36Y67         FDCE                                         f  U1/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.949    U1/CLK_IBUF_BUFG
    SLICE_X36Y67         FDCE                                         r  U1/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/pixel_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.898ns  (logic 0.210ns (11.041%)  route 1.688ns (88.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=28, routed)          1.688     1.898    U1/AR[0]
    SLICE_X33Y72         FDCE                                         f  U1/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.816     1.944    U1/CLK_IBUF_BUFG
    SLICE_X33Y72         FDCE                                         r  U1/pixel_reg_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/pixel_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.898ns  (logic 0.210ns (11.041%)  route 1.688ns (88.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=28, routed)          1.688     1.898    U1/AR[0]
    SLICE_X33Y72         FDCE                                         f  U1/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.816     1.944    U1/CLK_IBUF_BUFG
    SLICE_X33Y72         FDCE                                         r  U1/pixel_reg_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/v_count_reg_reg[1]_replica_1/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.210ns (10.991%)  route 1.697ns (89.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=28, routed)          1.697     1.906    U1/AR[0]
    SLICE_X37Y70         FDCE                                         f  U1/v_count_reg_reg[1]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.818     1.946    U1/CLK_IBUF_BUFG
    SLICE_X37Y70         FDCE                                         r  U1/v_count_reg_reg[1]_replica_1/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.210ns (10.966%)  route 1.701ns (89.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=28, routed)          1.701     1.911    U1/AR[0]
    SLICE_X36Y70         FDCE                                         f  U1/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.818     1.946    U1/CLK_IBUF_BUFG
    SLICE_X36Y70         FDCE                                         r  U1/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U1/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.922ns  (logic 0.210ns (10.900%)  route 1.713ns (89.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=28, routed)          1.713     1.922    U1/AR[0]
    SLICE_X38Y70         FDCE                                         f  U1/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.818     1.946    U1/CLK_IBUF_BUFG
    SLICE_X38Y70         FDCE                                         r  U1/h_count_reg_reg[6]/C





