// Seed: 3503619794
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input wire id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    output supply0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wor id_9,
    output supply0 id_10,
    output supply0 id_11
    , id_19,
    input supply1 id_12,
    input supply1 id_13,
    input wire id_14,
    input uwire id_15,
    input uwire id_16,
    output tri id_17
);
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output wand id_2,
    output wand id_3,
    output tri0 id_4,
    output tri1 id_5
);
  assign id_4 = 1'b0;
  module_0(
      id_2,
      id_5,
      id_0,
      id_0,
      id_0,
      id_0,
      id_4,
      id_0,
      id_0,
      id_0,
      id_5,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_4
  );
endmodule
