#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000178bdba7260 .scope module, "pipeline_ex1_tb" "pipeline_ex1_tb" 2 3;
 .timescale 0 0;
P_00000178bdb969c0 .param/l "N" 0 2 4, +C4<00000000000000000000000000001010>;
v00000178bdba4290_0 .var "A", 9 0;
v00000178bdba4330_0 .var "B", 9 0;
v00000178bdbfd3b0_0 .var "C", 9 0;
v00000178bdbfd310_0 .var "D", 9 0;
v00000178bdbfd270_0 .net "F", 9 0, L_00000178bdbad690;  1 drivers
v00000178bdbfd8b0_0 .var "clk", 0 0;
v00000178bdbfd450_0 .var "rst", 0 0;
S_00000178bdba73f0 .scope module, "pipeline_ex1_instance1" "pipeline_ex1" 2 9, 3 1 0, S_00000178bdba7260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "F";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
    .port_info 3 /INPUT 10 "C";
    .port_info 4 /INPUT 10 "D";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_00000178bdb96a00 .param/l "N" 0 3 2, +C4<00000000000000000000000000001010>;
L_00000178bdbad690 .functor BUFZ 10, v00000178bdb991e0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v00000178bdba7600_0 .net "A", 9 0, v00000178bdba4290_0;  1 drivers
v00000178bdb72c30_0 .net "B", 9 0, v00000178bdba4330_0;  1 drivers
v00000178bdb5bb10_0 .net "C", 9 0, v00000178bdbfd3b0_0;  1 drivers
v00000178bdb5bbb0_0 .net "D", 9 0, v00000178bdbfd310_0;  1 drivers
v00000178bdb98e20_0 .net "F", 9 0, L_00000178bdbad690;  alias, 1 drivers
v00000178bdb98ec0_0 .var "L12_D", 9 0;
v00000178bdb98f60_0 .var "L12_x1", 9 0;
v00000178bdb99000_0 .var "L12_x2", 9 0;
v00000178bdb990a0_0 .var "L23_D", 9 0;
v00000178bdb99140_0 .var "L23_x3", 9 0;
v00000178bdb991e0_0 .var "L_34_F", 9 0;
v00000178bdb99280_0 .net "clk", 0 0, v00000178bdbfd8b0_0;  1 drivers
v00000178bdba41f0_0 .net "rst", 0 0, v00000178bdbfd450_0;  1 drivers
E_00000178bdb97100 .event posedge, v00000178bdba41f0_0, v00000178bdb99280_0;
    .scope S_00000178bdba73f0;
T_0 ;
    %wait E_00000178bdb97100;
    %load/vec4 v00000178bdba41f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdb98f60_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdb99000_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdb98ec0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdb99140_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdb990a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdb991e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000178bdba7600_0;
    %load/vec4 v00000178bdb72c30_0;
    %add;
    %assign/vec4 v00000178bdb98f60_0, 0;
    %load/vec4 v00000178bdb5bb10_0;
    %load/vec4 v00000178bdb5bbb0_0;
    %sub;
    %assign/vec4 v00000178bdb99000_0, 0;
    %load/vec4 v00000178bdb5bbb0_0;
    %assign/vec4 v00000178bdb98ec0_0, 0;
    %load/vec4 v00000178bdb98f60_0;
    %load/vec4 v00000178bdb99000_0;
    %add;
    %assign/vec4 v00000178bdb99140_0, 0;
    %load/vec4 v00000178bdb98ec0_0;
    %assign/vec4 v00000178bdb990a0_0, 0;
    %load/vec4 v00000178bdb99140_0;
    %load/vec4 v00000178bdb990a0_0;
    %mul;
    %assign/vec4 v00000178bdb991e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000178bdba7260;
T_1 ;
    %vpi_call 2 12 "$dumpfile", "dumping.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000178bdba7260 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000178bdbfd450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178bdbfd8b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdba4290_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdba4330_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdbfd3b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdbfd310_0, 0;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178bdbfd450_0, 0;
    %delay 297, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000178bdba7260;
T_2 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v00000178bdba4290_0, 0, 10;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v00000178bdba4330_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v00000178bdbfd3b0_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v00000178bdbfd310_0, 0;
    %delay 10, 0;
    %pushi/vec4 5, 0, 10;
    %store/vec4 v00000178bdba4290_0, 0, 10;
    %pushi/vec4 2, 0, 10;
    %assign/vec4 v00000178bdba4330_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v00000178bdbfd3b0_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v00000178bdbfd310_0, 0;
    %delay 10, 0;
    %pushi/vec4 5, 0, 10;
    %store/vec4 v00000178bdba4290_0, 0, 10;
    %pushi/vec4 3, 0, 10;
    %assign/vec4 v00000178bdba4330_0, 0;
    %pushi/vec4 3, 0, 10;
    %assign/vec4 v00000178bdbfd3b0_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v00000178bdbfd310_0, 0;
    %delay 10, 0;
    %pushi/vec4 6, 0, 10;
    %store/vec4 v00000178bdba4290_0, 0, 10;
    %pushi/vec4 6, 0, 10;
    %assign/vec4 v00000178bdba4330_0, 0;
    %pushi/vec4 6, 0, 10;
    %assign/vec4 v00000178bdbfd3b0_0, 0;
    %pushi/vec4 2, 0, 10;
    %assign/vec4 v00000178bdbfd310_0, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v00000178bdba4290_0, 0, 10;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v00000178bdba4330_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v00000178bdbfd3b0_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v00000178bdbfd310_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v00000178bdba4290_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdba4330_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdbfd3b0_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v00000178bdbfd310_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v00000178bdba4290_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdba4330_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdbfd3b0_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v00000178bdbfd310_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v00000178bdba4290_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdba4330_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000178bdbfd3b0_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v00000178bdbfd310_0, 0;
    %end;
    .thread T_2;
    .scope S_00000178bdba7260;
T_3 ;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %vpi_call 2 34 "$display", "time: %d, a: %d, b: %d, c: %d, d: %d, F: %d ", $time, v00000178bdba4290_0, v00000178bdba4330_0, v00000178bdbfd3b0_0, v00000178bdbfd310_0, v00000178bdbfd270_0 {0 0 0};
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_00000178bdba7260;
T_4 ;
    %delay 5, 0;
    %load/vec4 v00000178bdbfd8b0_0;
    %inv;
    %assign/vec4 v00000178bdbfd8b0_0, 0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\1_pipeline_tb.v";
    "./1_pipeline.v";
