Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/University/Study/2022fall/co/P_4/finished_cpu/finished_cpu/tb_isim_beh.exe -prj D:/University/Study/2022fall/co/P_4/finished_cpu/finished_cpu/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:/University/Study/2022fall/co/P_4/finished_cpu/finished_cpu/split.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_4/finished_cpu/finished_cpu/ifu.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_4/finished_cpu/finished_cpu/grf.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_4/finished_cpu/finished_cpu/ext.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_4/finished_cpu/finished_cpu/dm.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_4/finished_cpu/finished_cpu/alu.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_4/finished_cpu/finished_cpu/npc.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_4/finished_cpu/finished_cpu/dp.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_4/finished_cpu/finished_cpu/ctrl.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_4/finished_cpu/finished_cpu/mips.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_4/finished_cpu/finished_cpu/tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module alu
Compiling module split
Compiling module ext
Compiling module dm
Compiling module grf
Compiling module ifu
Compiling module dp
Compiling module ctrl
Compiling module npc
Compiling module mips
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 12 Verilog Units
Built simulation executable D:/University/Study/2022fall/co/P_4/finished_cpu/finished_cpu/tb_isim_beh.exe
Fuse Memory Usage: 30772 KB
Fuse CPU Usage: 281 ms
