\doxysection{stm32g4xx\+\_\+ll\+\_\+spi.\+h}
\hypertarget{stm32g4xx__ll__spi_8h_source}{}\label{stm32g4xx__ll__spi_8h_source}\index{stm32g4xx\_ll\_spi.h@{stm32g4xx\_ll\_spi.h}}
\mbox{\hyperlink{stm32g4xx__ll__spi_8h}{Aller Ã  la documentation de ce fichier.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32G4xx\_LL\_SPI\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32G4xx\_LL\_SPI\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32g4xx_8h}{stm32g4xx.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00033\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined\ (SPI1)\ ||\ defined\ (SPI2)\ ||\ defined\ (SPI3)\ ||\ defined\ (SPI4)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00039\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00043\ }
\DoxyCodeLine{00044\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00049\ }
\DoxyCodeLine{00053\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00054\ \{}
\DoxyCodeLine{00055\ \ \ uint32\_t\ TransferDirection;\ \ \ \ \ \ \ }
\DoxyCodeLine{00060\ }
\DoxyCodeLine{00061\ \ \ uint32\_t\ Mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00066\ }
\DoxyCodeLine{00067\ \ \ uint32\_t\ DataWidth;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00072\ }
\DoxyCodeLine{00073\ \ \ uint32\_t\ ClockPolarity;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00078\ }
\DoxyCodeLine{00079\ \ \ uint32\_t\ ClockPhase;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00084\ }
\DoxyCodeLine{00085\ \ \ uint32\_t\ NSS;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00091\ }
\DoxyCodeLine{00092\ \ \ uint32\_t\ BaudRate;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00100\ }
\DoxyCodeLine{00101\ \ \ uint32\_t\ BitOrder;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00106\ }
\DoxyCodeLine{00107\ \ \ uint32\_t\ CRCCalculation;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00112\ }
\DoxyCodeLine{00113\ \ \ uint32\_t\ CRCPoly;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00118\ }
\DoxyCodeLine{00119\ \}\ LL\_SPI\_InitTypeDef;}
\DoxyCodeLine{00120\ }
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00125\ }
\DoxyCodeLine{00126\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00130\ }
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00145\ }
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00156\ }
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ LL\_SPI\_MODE\_MASTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_MSTR\ |\ SPI\_CR1\_SSI)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ LL\_SPI\_MODE\_SLAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00165\ }
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ LL\_SPI\_PROTOCOL\_MOTOROLA\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#define\ LL\_SPI\_PROTOCOL\_TI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_FRF)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00174\ }
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#define\ LL\_SPI\_PHASE\_1EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ LL\_SPI\_PHASE\_2EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_CPHA)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00183\ }
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#define\ LL\_SPI\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ LL\_SPI\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_CPOL)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00192\ }
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV2\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV4\ \ \ \ \ \ (SPI\_CR1\_BR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV8\ \ \ \ \ \ (SPI\_CR1\_BR\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV16\ \ \ \ \ (SPI\_CR1\_BR\_1\ |\ SPI\_CR1\_BR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV32\ \ \ \ \ (SPI\_CR1\_BR\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV64\ \ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV128\ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV256\ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_1\ |\ SPI\_CR1\_BR\_0)\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00207\ }
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ LL\_SPI\_LSB\_FIRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_LSBFIRST)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ LL\_SPI\_MSB\_FIRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00216\ }
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LL\_SPI\_FULL\_DUPLEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SIMPLEX\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_RXONLY)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ LL\_SPI\_HALF\_DUPLEX\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_BIDIMODE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ LL\_SPI\_HALF\_DUPLEX\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_BIDIMODE\ |\ SPI\_CR1\_BIDIOE)\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00227\ }
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#define\ LL\_SPI\_NSS\_SOFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_SSM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#define\ LL\_SPI\_NSS\_HARD\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#define\ LL\_SPI\_NSS\_HARD\_OUTPUT\ \ \ \ \ \ \ \ \ \ \ \ \ (((uint32\_t)SPI\_CR2\_SSOE\ <<\ 16U))\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00237\ }
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_4BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_DS\_0\ |\ SPI\_CR2\_DS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_5BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_DS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_6BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_DS\_2\ |\ SPI\_CR2\_DS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_7BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_DS\_2\ |\ SPI\_CR2\_DS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_8BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_DS\_2\ |\ SPI\_CR2\_DS\_1\ |\ SPI\_CR2\_DS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_9BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_DS\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_10BIT\ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_DS\_3\ |\ SPI\_CR2\_DS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_11BIT\ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_DS\_3\ |\ SPI\_CR2\_DS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_12BIT\ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_DS\_3\ |\ SPI\_CR2\_DS\_1\ |\ SPI\_CR2\_DS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_13BIT\ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_DS\_3\ |\ SPI\_CR2\_DS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_14BIT\ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_DS\_3\ |\ SPI\_CR2\_DS\_2\ |\ SPI\_CR2\_DS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_15BIT\ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_DS\_3\ |\ SPI\_CR2\_DS\_2\ |\ SPI\_CR2\_DS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_16BIT\ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_DS\_3\ |\ SPI\_CR2\_DS\_2\ |\ SPI\_CR2\_DS\_1\ |\ SPI\_CR2\_DS\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00258\ }
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CRCCALCULATION\_DISABLE\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CRCCALCULATION\_ENABLE\ \ \ \ \ \ \ (SPI\_CR1\_CRCEN)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00268\ }
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CRC\_8BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CRC\_16BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_CRCL)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00277\ }
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#define\ LL\_SPI\_RX\_FIFO\_TH\_HALF\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\#define\ LL\_SPI\_RX\_FIFO\_TH\_QUARTER\ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_FRXTH)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00286\ }
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ LL\_SPI\_RX\_FIFO\_EMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#define\ LL\_SPI\_RX\_FIFO\_QUARTER\_FULL\ \ \ \ \ \ \ \ (SPI\_SR\_FRLVL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\#define\ LL\_SPI\_RX\_FIFO\_HALF\_FULL\ \ \ \ \ \ \ \ \ \ \ (SPI\_SR\_FRLVL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00293\ \textcolor{preprocessor}{\#define\ LL\_SPI\_RX\_FIFO\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_SR\_FRLVL\_1\ |\ SPI\_SR\_FRLVL\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00297\ }
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ LL\_SPI\_TX\_FIFO\_EMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ LL\_SPI\_TX\_FIFO\_QUARTER\_FULL\ \ \ \ \ \ \ \ (SPI\_SR\_FTLVL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ LL\_SPI\_TX\_FIFO\_HALF\_FULL\ \ \ \ \ \ \ \ \ \ \ (SPI\_SR\_FTLVL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#define\ LL\_SPI\_TX\_FIFO\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_SR\_FTLVL\_1\ |\ SPI\_SR\_FTLVL\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00308\ }
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DMA\_PARITY\_EVEN\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DMA\_PARITY\_ODD\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00314\ }
\DoxyCodeLine{00318\ }
\DoxyCodeLine{00322\ }
\DoxyCodeLine{00323\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00327\ }
\DoxyCodeLine{00331\ }
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#define\ LL\_SPI\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{00340\ }
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ LL\_SPI\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00351\ }
\DoxyCodeLine{00355\ }
\DoxyCodeLine{00356\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00360\ }
\DoxyCodeLine{00364\ }
\DoxyCodeLine{00371\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_Enable(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00372\ \{}
\DoxyCodeLine{00373\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}});}
\DoxyCodeLine{00374\ \}}
\DoxyCodeLine{00375\ }
\DoxyCodeLine{00383\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_Disable(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00384\ \{}
\DoxyCodeLine{00385\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}});}
\DoxyCodeLine{00386\ \}}
\DoxyCodeLine{00387\ }
\DoxyCodeLine{00394\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00395\ \{}
\DoxyCodeLine{00396\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00397\ \}}
\DoxyCodeLine{00398\ }
\DoxyCodeLine{00410\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetMode(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Mode)}
\DoxyCodeLine{00411\ \{}
\DoxyCodeLine{00412\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\_CR1\_MSTR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\_CR1\_SSI}},\ Mode);}
\DoxyCodeLine{00413\ \}}
\DoxyCodeLine{00414\ }
\DoxyCodeLine{00424\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00425\ \{}
\DoxyCodeLine{00426\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\_CR1\_MSTR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\_CR1\_SSI}}));}
\DoxyCodeLine{00427\ \}}
\DoxyCodeLine{00428\ }
\DoxyCodeLine{00439\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetStandard(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Standard)}
\DoxyCodeLine{00440\ \{}
\DoxyCodeLine{00441\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\_CR2\_FRF}},\ Standard);}
\DoxyCodeLine{00442\ \}}
\DoxyCodeLine{00443\ }
\DoxyCodeLine{00452\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetStandard(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00453\ \{}
\DoxyCodeLine{00454\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\_CR2\_FRF}}));}
\DoxyCodeLine{00455\ \}}
\DoxyCodeLine{00456\ }
\DoxyCodeLine{00468\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetClockPhase(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ ClockPhase)}
\DoxyCodeLine{00469\ \{}
\DoxyCodeLine{00470\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\_CR1\_CPHA}},\ ClockPhase);}
\DoxyCodeLine{00471\ \}}
\DoxyCodeLine{00472\ }
\DoxyCodeLine{00481\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetClockPhase(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00482\ \{}
\DoxyCodeLine{00483\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\_CR1\_CPHA}}));}
\DoxyCodeLine{00484\ \}}
\DoxyCodeLine{00485\ }
\DoxyCodeLine{00497\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetClockPolarity(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ ClockPolarity)}
\DoxyCodeLine{00498\ \{}
\DoxyCodeLine{00499\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\_CR1\_CPOL}},\ ClockPolarity);}
\DoxyCodeLine{00500\ \}}
\DoxyCodeLine{00501\ }
\DoxyCodeLine{00510\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetClockPolarity(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00511\ \{}
\DoxyCodeLine{00512\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\_CR1\_CPOL}}));}
\DoxyCodeLine{00513\ \}}
\DoxyCodeLine{00514\ }
\DoxyCodeLine{00531\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetBaudRatePrescaler(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ BaudRate)}
\DoxyCodeLine{00532\ \{}
\DoxyCodeLine{00533\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\_CR1\_BR}},\ BaudRate);}
\DoxyCodeLine{00534\ \}}
\DoxyCodeLine{00535\ }
\DoxyCodeLine{00550\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetBaudRatePrescaler(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00551\ \{}
\DoxyCodeLine{00552\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\_CR1\_BR}}));}
\DoxyCodeLine{00553\ \}}
\DoxyCodeLine{00554\ }
\DoxyCodeLine{00565\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetTransferBitOrder(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ BitOrder)}
\DoxyCodeLine{00566\ \{}
\DoxyCodeLine{00567\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\_CR1\_LSBFIRST}},\ BitOrder);}
\DoxyCodeLine{00568\ \}}
\DoxyCodeLine{00569\ }
\DoxyCodeLine{00578\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetTransferBitOrder(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00579\ \{}
\DoxyCodeLine{00580\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\_CR1\_LSBFIRST}}));}
\DoxyCodeLine{00581\ \}}
\DoxyCodeLine{00582\ }
\DoxyCodeLine{00598\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetTransferDirection(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ TransferDirection)}
\DoxyCodeLine{00599\ \{}
\DoxyCodeLine{00600\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\_CR1\_RXONLY}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\_CR1\_BIDIMODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\_CR1\_BIDIOE}},\ TransferDirection);}
\DoxyCodeLine{00601\ \}}
\DoxyCodeLine{00602\ }
\DoxyCodeLine{00615\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetTransferDirection(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00616\ \{}
\DoxyCodeLine{00617\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\_CR1\_RXONLY}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\_CR1\_BIDIMODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\_CR1\_BIDIOE}}));}
\DoxyCodeLine{00618\ \}}
\DoxyCodeLine{00619\ }
\DoxyCodeLine{00640\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetDataWidth(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ DataWidth)}
\DoxyCodeLine{00641\ \{}
\DoxyCodeLine{00642\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad72d3bea8f7b00a3aed164205560883e}{SPI\_CR2\_DS}},\ DataWidth);}
\DoxyCodeLine{00643\ \}}
\DoxyCodeLine{00644\ }
\DoxyCodeLine{00664\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetDataWidth(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00665\ \{}
\DoxyCodeLine{00666\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad72d3bea8f7b00a3aed164205560883e}{SPI\_CR2\_DS}}));}
\DoxyCodeLine{00667\ \}}
\DoxyCodeLine{00668\ }
\DoxyCodeLine{00678\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetRxFIFOThreshold(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Threshold)}
\DoxyCodeLine{00679\ \{}
\DoxyCodeLine{00680\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e02994914afef4270508bc3219db477}{SPI\_CR2\_FRXTH}},\ Threshold);}
\DoxyCodeLine{00681\ \}}
\DoxyCodeLine{00682\ }
\DoxyCodeLine{00691\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetRxFIFOThreshold(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00692\ \{}
\DoxyCodeLine{00693\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e02994914afef4270508bc3219db477}{SPI\_CR2\_FRXTH}}));}
\DoxyCodeLine{00694\ \}}
\DoxyCodeLine{00695\ }
\DoxyCodeLine{00699\ }
\DoxyCodeLine{00703\ }
\DoxyCodeLine{00711\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableCRC(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00712\ \{}
\DoxyCodeLine{00713\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\_CR1\_CRCEN}});}
\DoxyCodeLine{00714\ \}}
\DoxyCodeLine{00715\ }
\DoxyCodeLine{00723\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableCRC(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00724\ \{}
\DoxyCodeLine{00725\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\_CR1\_CRCEN}});}
\DoxyCodeLine{00726\ \}}
\DoxyCodeLine{00727\ }
\DoxyCodeLine{00735\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsEnabledCRC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00736\ \{}
\DoxyCodeLine{00737\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\_CR1\_CRCEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\_CR1\_CRCEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00738\ \}}
\DoxyCodeLine{00739\ }
\DoxyCodeLine{00750\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetCRCWidth(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ CRCLength)}
\DoxyCodeLine{00751\ \{}
\DoxyCodeLine{00752\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3828b6114d16fada0dea07b902377a5c}{SPI\_CR1\_CRCL}},\ CRCLength);}
\DoxyCodeLine{00753\ \}}
\DoxyCodeLine{00754\ }
\DoxyCodeLine{00763\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetCRCWidth(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00764\ \{}
\DoxyCodeLine{00765\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3828b6114d16fada0dea07b902377a5c}{SPI\_CR1\_CRCL}}));}
\DoxyCodeLine{00766\ \}}
\DoxyCodeLine{00767\ }
\DoxyCodeLine{00775\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetCRCNext(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00776\ \{}
\DoxyCodeLine{00777\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\_CR1\_CRCNEXT}});}
\DoxyCodeLine{00778\ \}}
\DoxyCodeLine{00779\ }
\DoxyCodeLine{00787\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetCRCPolynomial(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ CRCPoly)}
\DoxyCodeLine{00788\ \{}
\DoxyCodeLine{00789\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{CRCPR}},\ (uint16\_t)CRCPoly);}
\DoxyCodeLine{00790\ \}}
\DoxyCodeLine{00791\ }
\DoxyCodeLine{00798\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetCRCPolynomial(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00799\ \{}
\DoxyCodeLine{00800\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{CRCPR}}));}
\DoxyCodeLine{00801\ \}}
\DoxyCodeLine{00802\ }
\DoxyCodeLine{00809\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetRxCRC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00810\ \{}
\DoxyCodeLine{00811\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a2cf9dcd9008924334f20f0dc6b57042e}{RXCRCR}}));}
\DoxyCodeLine{00812\ \}}
\DoxyCodeLine{00813\ }
\DoxyCodeLine{00820\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetTxCRC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00821\ \{}
\DoxyCodeLine{00822\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab4e4328504fd66285df8264d410deefd}{TXCRCR}}));}
\DoxyCodeLine{00823\ \}}
\DoxyCodeLine{00824\ }
\DoxyCodeLine{00828\ }
\DoxyCodeLine{00832\ }
\DoxyCodeLine{00845\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetNSSMode(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ NSS)}
\DoxyCodeLine{00846\ \{}
\DoxyCodeLine{00847\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\_CR1\_SSM}},\ \ NSS);}
\DoxyCodeLine{00848\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\_CR2\_SSOE}},\ ((uint32\_t)(NSS\ >>\ 16U)));}
\DoxyCodeLine{00849\ \}}
\DoxyCodeLine{00850\ }
\DoxyCodeLine{00861\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetNSSMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00862\ \{}
\DoxyCodeLine{00863\ \ \ uint32\_t\ Ssm\ \ =\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\_CR1\_SSM}}));}
\DoxyCodeLine{00864\ \ \ uint32\_t\ Ssoe\ =\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\_CR2\_SSOE}})\ <<\ 16U);}
\DoxyCodeLine{00865\ \ \ \textcolor{keywordflow}{return}\ (Ssm\ |\ Ssoe);}
\DoxyCodeLine{00866\ \}}
\DoxyCodeLine{00867\ }
\DoxyCodeLine{00875\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableNSSPulseMgt(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00876\ \{}
\DoxyCodeLine{00877\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7d9d05424a68e6b02b82280541dbd2}{SPI\_CR2\_NSSP}});}
\DoxyCodeLine{00878\ \}}
\DoxyCodeLine{00879\ }
\DoxyCodeLine{00887\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableNSSPulseMgt(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00888\ \{}
\DoxyCodeLine{00889\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7d9d05424a68e6b02b82280541dbd2}{SPI\_CR2\_NSSP}});}
\DoxyCodeLine{00890\ \}}
\DoxyCodeLine{00891\ }
\DoxyCodeLine{00899\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsEnabledNSSPulse(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00900\ \{}
\DoxyCodeLine{00901\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7d9d05424a68e6b02b82280541dbd2}{SPI\_CR2\_NSSP}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7d9d05424a68e6b02b82280541dbd2}{SPI\_CR2\_NSSP}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00902\ \}}
\DoxyCodeLine{00903\ }
\DoxyCodeLine{00907\ }
\DoxyCodeLine{00911\ }
\DoxyCodeLine{00918\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsActiveFlag\_RXNE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00919\ \{}
\DoxyCodeLine{00920\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\_SR\_RXNE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\_SR\_RXNE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00921\ \}}
\DoxyCodeLine{00922\ }
\DoxyCodeLine{00929\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsActiveFlag\_TXE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00930\ \{}
\DoxyCodeLine{00931\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\_SR\_TXE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\_SR\_TXE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00932\ \}}
\DoxyCodeLine{00933\ }
\DoxyCodeLine{00940\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsActiveFlag\_CRCERR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00941\ \{}
\DoxyCodeLine{00942\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\_SR\_CRCERR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\_SR\_CRCERR}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00943\ \}}
\DoxyCodeLine{00944\ }
\DoxyCodeLine{00951\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsActiveFlag\_MODF(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00952\ \{}
\DoxyCodeLine{00953\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\_SR\_MODF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\_SR\_MODF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00954\ \}}
\DoxyCodeLine{00955\ }
\DoxyCodeLine{00962\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsActiveFlag\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00963\ \{}
\DoxyCodeLine{00964\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\_SR\_OVR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\_SR\_OVR}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00965\ \}}
\DoxyCodeLine{00966\ }
\DoxyCodeLine{00980\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsActiveFlag\_BSY(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00981\ \{}
\DoxyCodeLine{00982\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\_SR\_BSY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\_SR\_BSY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00983\ \}}
\DoxyCodeLine{00984\ }
\DoxyCodeLine{00991\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsActiveFlag\_FRE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00992\ \{}
\DoxyCodeLine{00993\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\_SR\_FRE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\_SR\_FRE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00994\ \}}
\DoxyCodeLine{00995\ }
\DoxyCodeLine{01006\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetRxFIFOLevel(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01007\ \{}
\DoxyCodeLine{01008\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60df84101c523802832c4d1a2895d665}{SPI\_SR\_FRLVL}}));}
\DoxyCodeLine{01009\ \}}
\DoxyCodeLine{01010\ }
\DoxyCodeLine{01021\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetTxFIFOLevel(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01022\ \{}
\DoxyCodeLine{01023\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17880f1e186033ebc6917c008a623371}{SPI\_SR\_FTLVL}}));}
\DoxyCodeLine{01024\ \}}
\DoxyCodeLine{01025\ }
\DoxyCodeLine{01032\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_ClearFlag\_CRCERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01033\ \{}
\DoxyCodeLine{01034\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\_SR\_CRCERR}});}
\DoxyCodeLine{01035\ \}}
\DoxyCodeLine{01036\ }
\DoxyCodeLine{01045\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_ClearFlag\_MODF(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01046\ \{}
\DoxyCodeLine{01047\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg\_sr;}
\DoxyCodeLine{01048\ \ \ tmpreg\_sr\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};}
\DoxyCodeLine{01049\ \ \ (void)\ tmpreg\_sr;}
\DoxyCodeLine{01050\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}});}
\DoxyCodeLine{01051\ \}}
\DoxyCodeLine{01052\ }
\DoxyCodeLine{01061\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_ClearFlag\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01062\ \{}
\DoxyCodeLine{01063\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01064\ \ \ tmpreg\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};}
\DoxyCodeLine{01065\ \ \ (void)\ tmpreg;}
\DoxyCodeLine{01066\ \ \ tmpreg\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};}
\DoxyCodeLine{01067\ \ \ (void)\ tmpreg;}
\DoxyCodeLine{01068\ \}}
\DoxyCodeLine{01069\ }
\DoxyCodeLine{01077\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_ClearFlag\_FRE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01078\ \{}
\DoxyCodeLine{01079\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01080\ \ \ tmpreg\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};}
\DoxyCodeLine{01081\ \ \ (void)\ tmpreg;}
\DoxyCodeLine{01082\ \}}
\DoxyCodeLine{01083\ }
\DoxyCodeLine{01087\ }
\DoxyCodeLine{01091\ }
\DoxyCodeLine{01100\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableIT\_ERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01101\ \{}
\DoxyCodeLine{01102\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\_CR2\_ERRIE}});}
\DoxyCodeLine{01103\ \}}
\DoxyCodeLine{01104\ }
\DoxyCodeLine{01111\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableIT\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01112\ \{}
\DoxyCodeLine{01113\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\_CR2\_RXNEIE}});}
\DoxyCodeLine{01114\ \}}
\DoxyCodeLine{01115\ }
\DoxyCodeLine{01122\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableIT\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01123\ \{}
\DoxyCodeLine{01124\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\_CR2\_TXEIE}});}
\DoxyCodeLine{01125\ \}}
\DoxyCodeLine{01126\ }
\DoxyCodeLine{01135\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableIT\_ERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01136\ \{}
\DoxyCodeLine{01137\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\_CR2\_ERRIE}});}
\DoxyCodeLine{01138\ \}}
\DoxyCodeLine{01139\ }
\DoxyCodeLine{01146\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableIT\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01147\ \{}
\DoxyCodeLine{01148\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\_CR2\_RXNEIE}});}
\DoxyCodeLine{01149\ \}}
\DoxyCodeLine{01150\ }
\DoxyCodeLine{01157\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableIT\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01158\ \{}
\DoxyCodeLine{01159\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\_CR2\_TXEIE}});}
\DoxyCodeLine{01160\ \}}
\DoxyCodeLine{01161\ }
\DoxyCodeLine{01168\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsEnabledIT\_ERR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01169\ \{}
\DoxyCodeLine{01170\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\_CR2\_ERRIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\_CR2\_ERRIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01171\ \}}
\DoxyCodeLine{01172\ }
\DoxyCodeLine{01179\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsEnabledIT\_RXNE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01180\ \{}
\DoxyCodeLine{01181\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\_CR2\_RXNEIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\_CR2\_RXNEIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01182\ \}}
\DoxyCodeLine{01183\ }
\DoxyCodeLine{01190\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsEnabledIT\_TXE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01191\ \{}
\DoxyCodeLine{01192\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\_CR2\_TXEIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\_CR2\_TXEIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01193\ \}}
\DoxyCodeLine{01194\ }
\DoxyCodeLine{01198\ }
\DoxyCodeLine{01202\ }
\DoxyCodeLine{01209\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableDMAReq\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01210\ \{}
\DoxyCodeLine{01211\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\_CR2\_RXDMAEN}});}
\DoxyCodeLine{01212\ \}}
\DoxyCodeLine{01213\ }
\DoxyCodeLine{01220\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableDMAReq\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01221\ \{}
\DoxyCodeLine{01222\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\_CR2\_RXDMAEN}});}
\DoxyCodeLine{01223\ \}}
\DoxyCodeLine{01224\ }
\DoxyCodeLine{01231\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsEnabledDMAReq\_RX(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01232\ \{}
\DoxyCodeLine{01233\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\_CR2\_RXDMAEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\_CR2\_RXDMAEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01234\ \}}
\DoxyCodeLine{01235\ }
\DoxyCodeLine{01242\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableDMAReq\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01243\ \{}
\DoxyCodeLine{01244\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\_CR2\_TXDMAEN}});}
\DoxyCodeLine{01245\ \}}
\DoxyCodeLine{01246\ }
\DoxyCodeLine{01253\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableDMAReq\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01254\ \{}
\DoxyCodeLine{01255\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\_CR2\_TXDMAEN}});}
\DoxyCodeLine{01256\ \}}
\DoxyCodeLine{01257\ }
\DoxyCodeLine{01264\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_IsEnabledDMAReq\_TX(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01265\ \{}
\DoxyCodeLine{01266\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\_CR2\_TXDMAEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\_CR2\_TXDMAEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01267\ \}}
\DoxyCodeLine{01268\ }
\DoxyCodeLine{01278\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetDMAParity\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Parity)}
\DoxyCodeLine{01279\ \{}
\DoxyCodeLine{01280\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d127b9a82de6ac3bbd50943f4691cc}{SPI\_CR2\_LDMARX}},\ (Parity\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19fb6b0a429f5c9c32744b957921fb2b}{SPI\_CR2\_LDMARX\_Pos}}));}
\DoxyCodeLine{01281\ \}}
\DoxyCodeLine{01282\ }
\DoxyCodeLine{01291\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetDMAParity\_RX(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01292\ \{}
\DoxyCodeLine{01293\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d127b9a82de6ac3bbd50943f4691cc}{SPI\_CR2\_LDMARX}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19fb6b0a429f5c9c32744b957921fb2b}{SPI\_CR2\_LDMARX\_Pos}});}
\DoxyCodeLine{01294\ \}}
\DoxyCodeLine{01295\ }
\DoxyCodeLine{01305\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetDMAParity\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Parity)}
\DoxyCodeLine{01306\ \{}
\DoxyCodeLine{01307\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fe5d3bde9983ff16a5227671642e1d}{SPI\_CR2\_LDMATX}},\ (Parity\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e7407f185f89e5c5a82a7aa8141002}{SPI\_CR2\_LDMATX\_Pos}}));}
\DoxyCodeLine{01308\ \}}
\DoxyCodeLine{01309\ }
\DoxyCodeLine{01318\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_GetDMAParity\_TX(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01319\ \{}
\DoxyCodeLine{01320\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fe5d3bde9983ff16a5227671642e1d}{SPI\_CR2\_LDMATX}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e7407f185f89e5c5a82a7aa8141002}{SPI\_CR2\_LDMATX\_Pos}});}
\DoxyCodeLine{01321\ \}}
\DoxyCodeLine{01322\ }
\DoxyCodeLine{01329\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_SPI\_DMA\_GetRegAddr(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01330\ \{}
\DoxyCodeLine{01331\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \&(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{01332\ \}}
\DoxyCodeLine{01333\ }
\DoxyCodeLine{01337\ }
\DoxyCodeLine{01341\ }
\DoxyCodeLine{01348\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint8\_t\ LL\_SPI\_ReceiveData8(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01349\ \{}
\DoxyCodeLine{01350\ \ \ \textcolor{keywordflow}{return}\ (*((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *)\&SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}));}
\DoxyCodeLine{01351\ \}}
\DoxyCodeLine{01352\ }
\DoxyCodeLine{01359\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_SPI\_ReceiveData16(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01360\ \{}
\DoxyCodeLine{01361\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}));}
\DoxyCodeLine{01362\ \}}
\DoxyCodeLine{01363\ }
\DoxyCodeLine{01371\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_TransmitData8(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint8\_t\ TxData)}
\DoxyCodeLine{01372\ \{}
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\#if\ defined\ (\_\_GNUC\_\_)}}
\DoxyCodeLine{01374\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *spidr\ =\ ((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *)\&SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{01375\ \ \ *spidr\ =\ TxData;}
\DoxyCodeLine{01376\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01377\ \ \ *((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *)\&SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}})\ =\ TxData;}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_GNUC\_\_\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01379\ \}}
\DoxyCodeLine{01380\ }
\DoxyCodeLine{01388\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_SPI\_TransmitData16(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint16\_t\ TxData)}
\DoxyCodeLine{01389\ \{}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\#if\ defined\ (\_\_GNUC\_\_)}}
\DoxyCodeLine{01391\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ *spidr\ =\ ((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ *)\&SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{01392\ \ \ *spidr\ =\ TxData;}
\DoxyCodeLine{01393\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01394\ \ \ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}\ =\ TxData;}
\DoxyCodeLine{01395\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_GNUC\_\_\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01396\ \}}
\DoxyCodeLine{01397\ }
\DoxyCodeLine{01401\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01405\ }
\DoxyCodeLine{01406\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_SPI\_DeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx);}
\DoxyCodeLine{01407\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_SPI\_Init(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ LL\_SPI\_InitTypeDef\ *SPI\_InitStruct);}
\DoxyCodeLine{01408\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_SPI\_StructInit(LL\_SPI\_InitTypeDef\ *SPI\_InitStruct);}
\DoxyCodeLine{01409\ }
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01417\ }
\DoxyCodeLine{01421\ }
\DoxyCodeLine{01422\ \textcolor{preprocessor}{\#if\ defined(SPI\_I2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01426\ }
\DoxyCodeLine{01427\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01428\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01429\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01430\ }
\DoxyCodeLine{01431\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01432\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01436\ }
\DoxyCodeLine{01440\ }
\DoxyCodeLine{01441\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01442\ \{}
\DoxyCodeLine{01443\ \ \ uint32\_t\ Mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01447\ }
\DoxyCodeLine{01448\ \ \ uint32\_t\ Standard;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01452\ }
\DoxyCodeLine{01453\ }
\DoxyCodeLine{01454\ \ \ uint32\_t\ DataFormat;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01458\ }
\DoxyCodeLine{01459\ }
\DoxyCodeLine{01460\ \ \ uint32\_t\ MCLKOutput;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01464\ }
\DoxyCodeLine{01465\ }
\DoxyCodeLine{01466\ \ \ uint32\_t\ AudioFreq;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01471\ }
\DoxyCodeLine{01472\ }
\DoxyCodeLine{01473\ \ \ uint32\_t\ ClockPolarity;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01477\ }
\DoxyCodeLine{01478\ \}\ LL\_I2S\_InitTypeDef;}
\DoxyCodeLine{01479\ }
\DoxyCodeLine{01483\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01484\ }
\DoxyCodeLine{01485\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01489\ }
\DoxyCodeLine{01494\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01495\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01496\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01497\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01498\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01499\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01503\ }
\DoxyCodeLine{01508\ \textcolor{preprocessor}{\#define\ LL\_I2S\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01509\ \textcolor{preprocessor}{\#define\ LL\_I2S\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01510\ \textcolor{preprocessor}{\#define\ LL\_I2S\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01514\ }
\DoxyCodeLine{01518\ \textcolor{preprocessor}{\#define\ LL\_I2S\_DATAFORMAT\_16B\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01519\ \textcolor{preprocessor}{\#define\ LL\_I2S\_DATAFORMAT\_16B\_EXTENDED\ \ \ \ \ (SPI\_I2SCFGR\_CHLEN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01520\ \textcolor{preprocessor}{\#define\ LL\_I2S\_DATAFORMAT\_24B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_CHLEN\ |\ SPI\_I2SCFGR\_DATLEN\_0)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01521\ \textcolor{preprocessor}{\#define\ LL\_I2S\_DATAFORMAT\_32B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_CHLEN\ |\ SPI\_I2SCFGR\_DATLEN\_1)\ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01525\ }
\DoxyCodeLine{01529\ \textcolor{preprocessor}{\#define\ LL\_I2S\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01530\ \textcolor{preprocessor}{\#define\ LL\_I2S\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_CKPOL)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01534\ }
\DoxyCodeLine{01538\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_PHILIPS\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01539\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_MSB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SSTD\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01540\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_LSB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SSTD\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01541\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_PCM\_SHORT\ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SSTD\_0\ |\ SPI\_I2SCFGR\_I2SSTD\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01542\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_PCM\_LONG\ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SSTD\_0\ |\ SPI\_I2SCFGR\_I2SSTD\_1\ |\ SPI\_I2SCFGR\_PCMSYNC)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01546\ }
\DoxyCodeLine{01550\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MODE\_SLAVE\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01551\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MODE\_SLAVE\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SCFG\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01552\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MODE\_MASTER\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SCFG\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01553\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MODE\_MASTER\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SCFG\_0\ |\ SPI\_I2SCFGR\_I2SCFG\_1)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01557\ }
\DoxyCodeLine{01561\ \textcolor{preprocessor}{\#define\ LL\_I2S\_PRESCALER\_PARITY\_EVEN\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01562\ \textcolor{preprocessor}{\#define\ LL\_I2S\_PRESCALER\_PARITY\_ODD\ \ \ \ \ \ \ \ (SPI\_I2SPR\_ODD\ >>\ 8U)\ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01566\ }
\DoxyCodeLine{01567\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{01568\ }
\DoxyCodeLine{01572\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MCLK\_OUTPUT\_DISABLE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01573\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MCLK\_OUTPUT\_ENABLE\ \ \ \ \ \ \ \ \ \ (SPI\_I2SPR\_MCKOE)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01577\ }
\DoxyCodeLine{01581\ }
\DoxyCodeLine{01582\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_192K\ \ \ \ \ \ \ \ \ \ \ \ \ \ 192000U\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01583\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_96K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 96000U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01584\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_48K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 48000U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01585\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_44K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 44100U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_32K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 32000U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01587\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_22K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 22050U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01588\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_16K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16000U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01589\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_11K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 11025U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01590\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_8K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8000U\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01591\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01595\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01596\ }
\DoxyCodeLine{01600\ }
\DoxyCodeLine{01601\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01605\ }
\DoxyCodeLine{01609\ }
\DoxyCodeLine{01617\ \textcolor{preprocessor}{\#define\ LL\_I2S\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{01618\ }
\DoxyCodeLine{01625\ \textcolor{preprocessor}{\#define\ LL\_I2S\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01629\ }
\DoxyCodeLine{01633\ }
\DoxyCodeLine{01634\ }
\DoxyCodeLine{01635\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01636\ }
\DoxyCodeLine{01640\ }
\DoxyCodeLine{01644\ }
\DoxyCodeLine{01652\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_Enable(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01653\ \{}
\DoxyCodeLine{01654\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\_I2SCFGR\_I2SMOD}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\_I2SCFGR\_I2SE}});}
\DoxyCodeLine{01655\ \}}
\DoxyCodeLine{01656\ }
\DoxyCodeLine{01663\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_Disable(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01664\ \{}
\DoxyCodeLine{01665\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\_I2SCFGR\_I2SMOD}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\_I2SCFGR\_I2SE}});}
\DoxyCodeLine{01666\ \}}
\DoxyCodeLine{01667\ }
\DoxyCodeLine{01674\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01675\ \{}
\DoxyCodeLine{01676\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\_I2SCFGR\_I2SE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\_I2SCFGR\_I2SE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01677\ \}}
\DoxyCodeLine{01678\ }
\DoxyCodeLine{01691\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetDataFormat(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ DataFormat)}
\DoxyCodeLine{01692\ \{}
\DoxyCodeLine{01693\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\_I2SCFGR\_DATLEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\_I2SCFGR\_CHLEN}},\ DataFormat);}
\DoxyCodeLine{01694\ \}}
\DoxyCodeLine{01695\ }
\DoxyCodeLine{01707\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_GetDataFormat(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01708\ \{}
\DoxyCodeLine{01709\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\_I2SCFGR\_DATLEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\_I2SCFGR\_CHLEN}}));}
\DoxyCodeLine{01710\ \}}
\DoxyCodeLine{01711\ }
\DoxyCodeLine{01721\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetClockPolarity(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ ClockPolarity)}
\DoxyCodeLine{01722\ \{}
\DoxyCodeLine{01723\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ ClockPolarity);}
\DoxyCodeLine{01724\ \}}
\DoxyCodeLine{01725\ }
\DoxyCodeLine{01734\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_GetClockPolarity(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01735\ \{}
\DoxyCodeLine{01736\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\_I2SCFGR\_CKPOL}}));}
\DoxyCodeLine{01737\ \}}
\DoxyCodeLine{01738\ }
\DoxyCodeLine{01752\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetStandard(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Standard)}
\DoxyCodeLine{01753\ \{}
\DoxyCodeLine{01754\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\_I2SCFGR\_I2SSTD}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\_I2SCFGR\_PCMSYNC}},\ Standard);}
\DoxyCodeLine{01755\ \}}
\DoxyCodeLine{01756\ }
\DoxyCodeLine{01769\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_GetStandard(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01770\ \{}
\DoxyCodeLine{01771\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\_I2SCFGR\_I2SSTD}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\_I2SCFGR\_PCMSYNC}}));}
\DoxyCodeLine{01772\ \}}
\DoxyCodeLine{01773\ }
\DoxyCodeLine{01785\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetTransferMode(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Mode)}
\DoxyCodeLine{01786\ \{}
\DoxyCodeLine{01787\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\_I2SCFGR\_I2SCFG}},\ Mode);}
\DoxyCodeLine{01788\ \}}
\DoxyCodeLine{01789\ }
\DoxyCodeLine{01800\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_GetTransferMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01801\ \{}
\DoxyCodeLine{01802\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\_I2SCFGR\_I2SCFG}}));}
\DoxyCodeLine{01803\ \}}
\DoxyCodeLine{01804\ }
\DoxyCodeLine{01812\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetPrescalerLinear(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint8\_t\ PrescalerLinear)}
\DoxyCodeLine{01813\ \{}
\DoxyCodeLine{01814\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\_I2SPR\_I2SDIV}},\ PrescalerLinear);}
\DoxyCodeLine{01815\ \}}
\DoxyCodeLine{01816\ }
\DoxyCodeLine{01823\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_GetPrescalerLinear(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01824\ \{}
\DoxyCodeLine{01825\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\_I2SPR\_I2SDIV}}));}
\DoxyCodeLine{01826\ \}}
\DoxyCodeLine{01827\ }
\DoxyCodeLine{01837\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetPrescalerParity(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ PrescalerParity)}
\DoxyCodeLine{01838\ \{}
\DoxyCodeLine{01839\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\_I2SPR\_ODD}},\ PrescalerParity\ <<\ 8U);}
\DoxyCodeLine{01840\ \}}
\DoxyCodeLine{01841\ }
\DoxyCodeLine{01850\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_GetPrescalerParity(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01851\ \{}
\DoxyCodeLine{01852\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\_I2SPR\_ODD}})\ >>\ 8U);}
\DoxyCodeLine{01853\ \}}
\DoxyCodeLine{01854\ }
\DoxyCodeLine{01861\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableMasterClock(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01862\ \{}
\DoxyCodeLine{01863\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\_I2SPR\_MCKOE}});}
\DoxyCodeLine{01864\ \}}
\DoxyCodeLine{01865\ }
\DoxyCodeLine{01872\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableMasterClock(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01873\ \{}
\DoxyCodeLine{01874\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\_I2SPR\_MCKOE}});}
\DoxyCodeLine{01875\ \}}
\DoxyCodeLine{01876\ }
\DoxyCodeLine{01883\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsEnabledMasterClock(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01884\ \{}
\DoxyCodeLine{01885\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\_I2SPR\_MCKOE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\_I2SPR\_MCKOE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01886\ \}}
\DoxyCodeLine{01887\ }
\DoxyCodeLine{01888\ \textcolor{preprocessor}{\#if\ defined(SPI\_I2SCFGR\_ASTRTEN)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01895\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableAsyncStart(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01896\ \{}
\DoxyCodeLine{01897\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14494f9287d3fbe9a45086b1ce2bf37}{SPI\_I2SCFGR\_ASTRTEN}});}
\DoxyCodeLine{01898\ \}}
\DoxyCodeLine{01899\ }
\DoxyCodeLine{01906\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableAsyncStart(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01907\ \{}
\DoxyCodeLine{01908\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14494f9287d3fbe9a45086b1ce2bf37}{SPI\_I2SCFGR\_ASTRTEN}});}
\DoxyCodeLine{01909\ \}}
\DoxyCodeLine{01910\ }
\DoxyCodeLine{01917\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsEnabledAsyncStart(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01918\ \{}
\DoxyCodeLine{01919\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14494f9287d3fbe9a45086b1ce2bf37}{SPI\_I2SCFGR\_ASTRTEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14494f9287d3fbe9a45086b1ce2bf37}{SPI\_I2SCFGR\_ASTRTEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01920\ \}}
\DoxyCodeLine{01921\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI\_I2SCFGR\_ASTRTEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01922\ }
\DoxyCodeLine{01926\ }
\DoxyCodeLine{01930\ }
\DoxyCodeLine{01937\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsActiveFlag\_RXNE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01938\ \{}
\DoxyCodeLine{01939\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_RXNE(SPIx);}
\DoxyCodeLine{01940\ \}}
\DoxyCodeLine{01941\ }
\DoxyCodeLine{01948\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsActiveFlag\_TXE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01949\ \{}
\DoxyCodeLine{01950\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_TXE(SPIx);}
\DoxyCodeLine{01951\ \}}
\DoxyCodeLine{01952\ }
\DoxyCodeLine{01959\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsActiveFlag\_BSY(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01960\ \{}
\DoxyCodeLine{01961\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_BSY(SPIx);}
\DoxyCodeLine{01962\ \}}
\DoxyCodeLine{01963\ }
\DoxyCodeLine{01970\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsActiveFlag\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01971\ \{}
\DoxyCodeLine{01972\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_OVR(SPIx);}
\DoxyCodeLine{01973\ \}}
\DoxyCodeLine{01974\ }
\DoxyCodeLine{01981\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsActiveFlag\_UDR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01982\ \{}
\DoxyCodeLine{01983\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\_SR\_UDR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\_SR\_UDR}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01984\ \}}
\DoxyCodeLine{01985\ }
\DoxyCodeLine{01992\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsActiveFlag\_FRE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01993\ \{}
\DoxyCodeLine{01994\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_FRE(SPIx);}
\DoxyCodeLine{01995\ \}}
\DoxyCodeLine{01996\ }
\DoxyCodeLine{02006\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsActiveFlag\_CHSIDE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02007\ \{}
\DoxyCodeLine{02008\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\_SR\_CHSIDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\_SR\_CHSIDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02009\ \}}
\DoxyCodeLine{02010\ }
\DoxyCodeLine{02017\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_ClearFlag\_OVR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02018\ \{}
\DoxyCodeLine{02019\ \ \ LL\_SPI\_ClearFlag\_OVR(SPIx);}
\DoxyCodeLine{02020\ \}}
\DoxyCodeLine{02021\ }
\DoxyCodeLine{02028\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_ClearFlag\_UDR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02029\ \{}
\DoxyCodeLine{02030\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{02031\ \ \ tmpreg\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};}
\DoxyCodeLine{02032\ \ \ (void)tmpreg;}
\DoxyCodeLine{02033\ \}}
\DoxyCodeLine{02034\ }
\DoxyCodeLine{02041\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_ClearFlag\_FRE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02042\ \{}
\DoxyCodeLine{02043\ \ \ LL\_SPI\_ClearFlag\_FRE(SPIx);}
\DoxyCodeLine{02044\ \}}
\DoxyCodeLine{02045\ }
\DoxyCodeLine{02049\ }
\DoxyCodeLine{02053\ }
\DoxyCodeLine{02061\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableIT\_ERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02062\ \{}
\DoxyCodeLine{02063\ \ \ LL\_SPI\_EnableIT\_ERR(SPIx);}
\DoxyCodeLine{02064\ \}}
\DoxyCodeLine{02065\ }
\DoxyCodeLine{02072\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableIT\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02073\ \{}
\DoxyCodeLine{02074\ \ \ LL\_SPI\_EnableIT\_RXNE(SPIx);}
\DoxyCodeLine{02075\ \}}
\DoxyCodeLine{02076\ }
\DoxyCodeLine{02083\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableIT\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02084\ \{}
\DoxyCodeLine{02085\ \ \ LL\_SPI\_EnableIT\_TXE(SPIx);}
\DoxyCodeLine{02086\ \}}
\DoxyCodeLine{02087\ }
\DoxyCodeLine{02095\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableIT\_ERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02096\ \{}
\DoxyCodeLine{02097\ \ \ LL\_SPI\_DisableIT\_ERR(SPIx);}
\DoxyCodeLine{02098\ \}}
\DoxyCodeLine{02099\ }
\DoxyCodeLine{02106\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableIT\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02107\ \{}
\DoxyCodeLine{02108\ \ \ LL\_SPI\_DisableIT\_RXNE(SPIx);}
\DoxyCodeLine{02109\ \}}
\DoxyCodeLine{02110\ }
\DoxyCodeLine{02117\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableIT\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02118\ \{}
\DoxyCodeLine{02119\ \ \ LL\_SPI\_DisableIT\_TXE(SPIx);}
\DoxyCodeLine{02120\ \}}
\DoxyCodeLine{02121\ }
\DoxyCodeLine{02128\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsEnabledIT\_ERR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02129\ \{}
\DoxyCodeLine{02130\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledIT\_ERR(SPIx);}
\DoxyCodeLine{02131\ \}}
\DoxyCodeLine{02132\ }
\DoxyCodeLine{02139\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsEnabledIT\_RXNE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02140\ \{}
\DoxyCodeLine{02141\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledIT\_RXNE(SPIx);}
\DoxyCodeLine{02142\ \}}
\DoxyCodeLine{02143\ }
\DoxyCodeLine{02150\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsEnabledIT\_TXE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02151\ \{}
\DoxyCodeLine{02152\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledIT\_TXE(SPIx);}
\DoxyCodeLine{02153\ \}}
\DoxyCodeLine{02154\ }
\DoxyCodeLine{02158\ }
\DoxyCodeLine{02162\ }
\DoxyCodeLine{02169\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableDMAReq\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02170\ \{}
\DoxyCodeLine{02171\ \ \ LL\_SPI\_EnableDMAReq\_RX(SPIx);}
\DoxyCodeLine{02172\ \}}
\DoxyCodeLine{02173\ }
\DoxyCodeLine{02180\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableDMAReq\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02181\ \{}
\DoxyCodeLine{02182\ \ \ LL\_SPI\_DisableDMAReq\_RX(SPIx);}
\DoxyCodeLine{02183\ \}}
\DoxyCodeLine{02184\ }
\DoxyCodeLine{02191\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsEnabledDMAReq\_RX(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02192\ \{}
\DoxyCodeLine{02193\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledDMAReq\_RX(SPIx);}
\DoxyCodeLine{02194\ \}}
\DoxyCodeLine{02195\ }
\DoxyCodeLine{02202\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableDMAReq\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02203\ \{}
\DoxyCodeLine{02204\ \ \ LL\_SPI\_EnableDMAReq\_TX(SPIx);}
\DoxyCodeLine{02205\ \}}
\DoxyCodeLine{02206\ }
\DoxyCodeLine{02213\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableDMAReq\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02214\ \{}
\DoxyCodeLine{02215\ \ \ LL\_SPI\_DisableDMAReq\_TX(SPIx);}
\DoxyCodeLine{02216\ \}}
\DoxyCodeLine{02217\ }
\DoxyCodeLine{02224\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_I2S\_IsEnabledDMAReq\_TX(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02225\ \{}
\DoxyCodeLine{02226\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledDMAReq\_TX(SPIx);}
\DoxyCodeLine{02227\ \}}
\DoxyCodeLine{02228\ }
\DoxyCodeLine{02232\ }
\DoxyCodeLine{02236\ }
\DoxyCodeLine{02243\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_I2S\_ReceiveData16(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{02244\ \{}
\DoxyCodeLine{02245\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_ReceiveData16(SPIx);}
\DoxyCodeLine{02246\ \}}
\DoxyCodeLine{02247\ }
\DoxyCodeLine{02255\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_I2S\_TransmitData16(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint16\_t\ TxData)}
\DoxyCodeLine{02256\ \{}
\DoxyCodeLine{02257\ \ \ LL\_SPI\_TransmitData16(SPIx,\ TxData);}
\DoxyCodeLine{02258\ \}}
\DoxyCodeLine{02259\ }
\DoxyCodeLine{02263\ }
\DoxyCodeLine{02264\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02268\ }
\DoxyCodeLine{02269\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_I2S\_DeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx);}
\DoxyCodeLine{02270\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_I2S\_Init(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ LL\_I2S\_InitTypeDef\ *I2S\_InitStruct);}
\DoxyCodeLine{02271\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_I2S\_StructInit(LL\_I2S\_InitTypeDef\ *I2S\_InitStruct);}
\DoxyCodeLine{02272\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_I2S\_ConfigPrescaler(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ PrescalerLinear,\ uint32\_t\ PrescalerParity);}
\DoxyCodeLine{02273\ }
\DoxyCodeLine{02277\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02278\ }
\DoxyCodeLine{02282\ }
\DoxyCodeLine{02286\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI\_I2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02287\ }
\DoxyCodeLine{02288\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (SPI1)\ ||\ defined\ (SPI2)\ ||\ defined\ (SPI3)\ ||\ defined\ (SPI4)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02289\ }
\DoxyCodeLine{02293\ }
\DoxyCodeLine{02294\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{02295\ \}}
\DoxyCodeLine{02296\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02297\ }
\DoxyCodeLine{02298\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G4xx\_LL\_SPI\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02299\ }

\end{DoxyCode}
