################################################################################
#                            DONOT REMOVE THIS FILE
# Unified simulation database file for selected simulation model for IP
#
# File: ssm.db (Fri Aug  1 00:37:35 2025)
#
# This file is generated by the unified simulation automation and contains the
# selected simulation model information for the IP/BD instances.
#                            DONOT REMOVE THIS FILE
################################################################################
processor_debug_axi_gpio_0_0,rtl
processor_debug_axi_gpio_1_0,rtl
processor_debug_axi_gpio_2_0,rtl
processor_debug_axi_gpio_2_1,rtl
processor_debug_axi_gpio_3_0,rtl
processor_debug_axi_gpio_3_1,rtl
processor_debug_axi_smc_1,rtl
processor_debug_axi_timer_0_0,rtl
processor_debug_axi_uartlite_0_1,rtl
processor_debug_axi_uartlite_1_0,rtl
processor_debug_processing_system7_0_0,rtl
processor_debug_rst_ps7_0_50M_1,rtl
processor_debug_system_0_0,rtl
bd_f96b_arinsw_0,rtl
bd_f96b_arni_0,rtl
bd_f96b_aroutsw_0,rtl
bd_f96b_awinsw_0,rtl
bd_f96b_awni_0,rtl
bd_f96b_awoutsw_0,rtl
bd_f96b_binsw_0,rtl
bd_f96b_bni_0,rtl
bd_f96b_boutsw_0,rtl
bd_f96b_m00arn_0,rtl
bd_f96b_m00awn_0,rtl
bd_f96b_m00bn_0,rtl
bd_f96b_m00e_0,rtl
bd_f96b_m00rn_0,rtl
bd_f96b_m00s2a_0,rtl
bd_f96b_m00wn_0,rtl
bd_f96b_m01arn_0,rtl
bd_f96b_m01awn_0,rtl
bd_f96b_m01bn_0,rtl
bd_f96b_m01e_0,rtl
bd_f96b_m01rn_0,rtl
bd_f96b_m01s2a_0,rtl
bd_f96b_m01wn_0,rtl
bd_f96b_m02arn_0,rtl
bd_f96b_m02awn_0,rtl
bd_f96b_m02bn_0,rtl
bd_f96b_m02e_0,rtl
bd_f96b_m02rn_0,rtl
bd_f96b_m02s2a_0,rtl
bd_f96b_m02wn_0,rtl
bd_f96b_m03arn_0,rtl
bd_f96b_m03awn_0,rtl
bd_f96b_m03bn_0,rtl
bd_f96b_m03e_0,rtl
bd_f96b_m03rn_0,rtl
bd_f96b_m03s2a_0,rtl
bd_f96b_m03wn_0,rtl
bd_f96b_m04arn_0,rtl
bd_f96b_m04awn_0,rtl
bd_f96b_m04bn_0,rtl
bd_f96b_m04e_0,rtl
bd_f96b_m04rn_0,rtl
bd_f96b_m04s2a_0,rtl
bd_f96b_m04wn_0,rtl
bd_f96b_m05arn_0,rtl
bd_f96b_m05awn_0,rtl
bd_f96b_m05bn_0,rtl
bd_f96b_m05e_0,rtl
bd_f96b_m05rn_0,rtl
bd_f96b_m05s2a_0,rtl
bd_f96b_m05wn_0,rtl
bd_f96b_m07arn_0,rtl
bd_f96b_m07awn_0,rtl
bd_f96b_m07bn_0,rtl
bd_f96b_m07e_0,rtl
bd_f96b_m07rn_0,rtl
bd_f96b_m07s2a_0,rtl
bd_f96b_m07wn_0,rtl
bd_f96b_m08arn_0,rtl
bd_f96b_m08awn_0,rtl
bd_f96b_m08bn_0,rtl
bd_f96b_m08e_0,rtl
bd_f96b_m08rn_0,rtl
bd_f96b_m08s2a_0,rtl
bd_f96b_m08wn_0,rtl
bd_f96b_m09arn_0,rtl
bd_f96b_m09awn_0,rtl
bd_f96b_m09bn_0,rtl
bd_f96b_m09e_0,rtl
bd_f96b_m09rn_0,rtl
bd_f96b_m09s2a_0,rtl
bd_f96b_m09wn_0,rtl
bd_f96b_one_0,rtl
bd_f96b_psr_aclk_0,rtl
bd_f96b_rinsw_0,rtl
bd_f96b_rni_0,rtl
bd_f96b_routsw_0,rtl
bd_f96b_s00a2s_0,rtl
bd_f96b_s00mmu_0,rtl
bd_f96b_s00sic_0,rtl
bd_f96b_s00tr_0,rtl
bd_f96b_sarn_0,rtl
bd_f96b_sawn_0,rtl
bd_f96b_sbn_0,rtl
bd_f96b_srn_0,rtl
bd_f96b_swn_0,rtl
bd_f96b_winsw_0,rtl
bd_f96b_wni_0,rtl
bd_f96b_woutsw_0,rtl
