
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv' to AST representation.
Storing AST representation for module `$abstract\TopModule'.
Storing AST representation for module `$abstract\MyInterface'.
Storing AST representation for module `$abstract\SubModule1'.
Storing AST representation for module `$abstract\SubModule2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: $abstract\SubModule2
root of   0 design levels: $abstract\SubModule1
root of   0 design levels: $abstract\MyInterface
root of   0 design levels: $abstract\TopModule 
Automatically selected $abstract\SubModule2 as design top module.

2.2. Analyzing design hierarchy..
Top module:  $abstract\SubModule2

2.3. Analyzing design hierarchy..
Top module:  $abstract\SubModule2
Removing unused module `$abstract\SubModule1'.
Removing unused module `$abstract\MyInterface'.
Removing unused module `$abstract\TopModule'.
Removed 3 unused modules.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Executing AST frontend in derive mode using pre-parsed AST for module `\SubModule2'.
Generating RTLIL representation for module `\SubModule2'.
Warning: wire '\u_MyInterfaceInSub3.other_setting' is assigned in a block at /home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:113.9-113.55.
Warning: wire '\u_MyInterfaceInSub3.other_setting' is assigned in a block at /home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:115.9-115.55.
Warning: wire '\u_MyInterfaceInSub3.other_setting' is assigned in a block at /home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:117.9-117.55.
Warning: wire '\u_MyInterfaceInSub3.other_setting' is assigned in a block at /home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:119.9-119.55.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:109: Warning: Identifier `\u_MyInterfaceFromTopDown.mysig_out' is implicitly declared.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:109: Warning: Identifier `\u_MyInterfaceFromTop.setting' is implicitly declared.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:113: Warning: Identifier `\u_MyInterfaceInSub3.other_setting' is implicitly declared.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:113: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:115: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:117: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:119: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:112: Warning: Identifier `\u_MyInterfaceInSub3.mysig_out' is implicitly declared.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:113: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:115: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:117: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:119: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:113: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:115: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:117: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:119: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:115: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:117: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:119: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:117: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:119: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:122: Warning: Identifier `\u_MyInterfaceInSub2.passThrough' is implicitly declared.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:122: Warning: Range select [7:0] out of bounds on signal `\u_MyInterfaceInSub2.passThrough': Setting all 8 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:122: Warning: Ignoring assignment to constant bits:
    old assignment: 8'x = 8'01111100
    new assignment: { } = { }.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:123: Warning: Range select [15:8] out of bounds on signal `\u_MyInterfaceInSub2.passThrough': Setting all 8 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:123: Warning: Ignoring assignment to constant bits:
    old assignment: 8'x = 8'11001000
    new assignment: { } = { }.

3.2. Analyzing design hierarchy..
Top module:  \SubModule2
Generating RTLIL representation for module `\SubModule2'.
Warning: wire '\u_MyInterfaceInSub3.other_setting' is assigned in a block at /home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:113.9-113.55.
Warning: wire '\u_MyInterfaceInSub3.other_setting' is assigned in a block at /home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:115.9-115.55.
Warning: wire '\u_MyInterfaceInSub3.other_setting' is assigned in a block at /home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:117.9-117.55.
Warning: wire '\u_MyInterfaceInSub3.other_setting' is assigned in a block at /home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:119.9-119.55.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:109: Warning: Identifier `\u_MyInterfaceFromTopDown.mysig_out' is implicitly declared.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:109: Warning: Identifier `\u_MyInterfaceFromTop.setting' is implicitly declared.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:113: Warning: Identifier `\u_MyInterfaceInSub3.other_setting' is implicitly declared.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:113: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:115: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:117: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:119: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:112: Warning: Identifier `\u_MyInterfaceInSub3.mysig_out' is implicitly declared.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:113: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:115: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:117: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:119: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:113: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:115: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:117: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:119: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:115: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:117: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:119: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:117: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:119: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting': Setting all 22 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:122: Warning: Identifier `\u_MyInterfaceInSub2.passThrough' is implicitly declared.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:122: Warning: Range select [7:0] out of bounds on signal `\u_MyInterfaceInSub2.passThrough': Setting all 8 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:122: Warning: Ignoring assignment to constant bits:
    old assignment: 8'x = 8'01111100
    new assignment: { } = { }.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:123: Warning: Range select [15:8] out of bounds on signal `\u_MyInterfaceInSub2.passThrough': Setting all 8 result bits to undef.
/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:123: Warning: Ignoring assignment to constant bits:
    old assignment: 8'x = 8'11001000
    new assignment: { } = { }.

3.3. Analyzing design hierarchy..
Top module:  \SubModule2

3.4. Analyzing design hierarchy..
Top module:  \SubModule2
Removing unused module `$abstract\SubModule2'.
Removed 1 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\SubModule2.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:0$7'.
Removing empty process `SubModule2.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:0$7'.
Cleaned up 3 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

4.8. Executing PROC_DFF pass (convert process syncs to FFs).

4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module SubModule2.
<suppressed ~3 debug messages>

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SubModule2.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SubModule2'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SubModule2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $ternary$/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:109$6.
    dead port 2/2 on $mux $ternary$/home/zhigang/DATA/raw_designs/yosys_designs/svinterfaces/svinterface_at_top.sv:109$6.
Removed 2 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SubModule2.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SubModule2'.
Removed a total of 0 cells.

5.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SubModule2..
Removed 1 unused cells and 9 unused wires.
<suppressed ~7 debug messages>

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SubModule2.

5.9. Rerunning OPT passes. (Maybe there is more to do..)

5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SubModule2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SubModule2.
Performed a total of 0 changes.

5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SubModule2'.
Removed a total of 0 cells.

5.13. Executing OPT_DFF pass (perform DFF optimizations).

5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SubModule2..

5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SubModule2.

5.16. Finished OPT passes. (There is nothing left to do.)

6. Printing statistics.

=== SubModule2 ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

Warnings: 14 unique messages, 60 total
End of script. Logfile hash: 976fcf2a33, CPU: user 0.01s system 0.00s, MEM: 11.36 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 33% 4x opt_expr (0 sec), 33% 2x read_verilog (0 sec), ...
