D:\GitHub\FPGA_Pulsed_ADC\SPARTAN_PROJ_ISE\Top_Design.ngc 1619573172
ipcore_dir/FIR_0.ngc 1617441724
ipcore_dir/RAM_Block.ngc 1619567547
OK
