# ðŸ“˜ åŸºç¤Žç·¨ ç¬¬2ç« ï¼šãƒ‡ã‚¸ã‚¿ãƒ«è«–ç†ã¨è«–ç†å›žè·¯è¨­è¨ˆ  
# ðŸ“˜ Chapter 2: Digital Logic and Logic Circuit Design

---

## ðŸŽ¯ æœ¬ç« ã®ç›®çš„ï½œObjectives

| ðŸ‡¯ðŸ‡µ æ—¥æœ¬èªž                                                                                           | ðŸ‡ºðŸ‡¸ English                                                                                       |
|----------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|
| - AND, OR, NOT, NAND, XORãªã©ã®**åŸºæœ¬è«–ç†ã‚²ãƒ¼ãƒˆ**ã®æ§‹æˆã¨ç‰¹æ€§ã‚’ç†è§£ã™ã‚‹                              | - Understand the structure and characteristics of **basic logic gates** such as AND, OR, NOT.   |
| - çœŸç†å€¤è¡¨ãƒ»è«–ç†å¼ãƒ»å›žè·¯å›³ã®**ç›¸äº’å¤‰æ›**ãŒã§ãã‚‹ã‚ˆã†ã«ãªã‚‹                                           | - Be able to **convert** between truth tables, logic expressions, and circuit diagrams.         |
| - MUXã‚„åŠ ç®—å™¨ãªã©ã®**å¿œç”¨çš„ãªçµ„ã¿åˆã‚ã›å›žè·¯ã®è¨­è¨ˆ**ã‚’å­¦ã¶                                           | - Learn how to design **combinational logic** such as MUXes and adders.                         |
| - FSMï¼ˆæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ï¼‰ã®æ§‹é€ ã¨æ¦‚å¿µã‚’ç†è§£ã—ã€**é †åºå›žè·¯è¨­è¨ˆã¸ã®æ©‹æ¸¡ã—**ã‚’è¡Œã†                          | - Understand FSMs and connect them to **sequential logic design**.                              |

---

## ðŸ—‚ï¸ ç« æ§‹æˆï½œChapter Structure (`chapter2_comb_logic/`)

| ç¯€ç•ªå· | æ—¥æœ¬èªžã‚¿ã‚¤ãƒˆãƒ« | è‹±èªžã‚¿ã‚¤ãƒˆãƒ« | ãƒ•ã‚¡ã‚¤ãƒ«å |
|--------|----------------|---------------|------------|
| 2.1 | åŸºæœ¬ã‚²ãƒ¼ãƒˆæ§‹æˆ | Basic Gate Design | [`2.1_logic_gates.md`](./2.1_logic_gates.md) |
| 2.2 | è¤‡åˆã‚²ãƒ¼ãƒˆè«–ç† | Compound Gate Logic | [`2.2_nand_nor_xor.md`](./2.2_nand_nor_xor.md) |
| 2.3 | å‹•ä½œæ¤œè¨¼æ³• | Verification Methods | [`2.3_truth_table_waveform.md`](./2.3_truth_table_waveform.md) |
| 2.4 | é¸æŠžå›žè·¯è¨­è¨ˆ | Multiplexer and Selector Design | [`2.4_mux_and_selector.md`](./2.4_mux_and_selector.md) |
| 2.5 | åŠ ç®—å™¨æ§‹æˆ | Adder Structures | [`2.5_half_full_adder.md`](./2.5_half_full_adder.md) |
| 2.6 | FSMå°Žå…¥ | Introduction to FSM | [`2.6_fsm_intro.md`](./2.6_fsm_intro.md) |
| 2.7 | å…¨ä½“æ§‹æˆã®ä¿¯çž° | Overview of Logical Components | [`2.7_component_relationships.md`](./2.7_component_relationships.md) |

---

## ðŸ§  å­¦ç¿’ã®ãƒã‚¤ãƒ³ãƒˆï½œKey Takeaways

- **è«–ç†å¼ â†” å›žè·¯å›³ â†” çœŸç†å€¤è¡¨ â†” æ³¢å½¢** ã®ç›¸äº’å¤‰æ›åŠ›ã‚’é¤Šæˆ  
  > Foster the ability to **translate between logic expressions, schematics, truth tables, and waveforms**.  
- CMOSæ§‹æˆã«ãŠã‘ã‚‹**è«–ç†æ©Ÿèƒ½ã¨ç‰©ç†å®Ÿè£…ã®å¯¾å¿œé–¢ä¿‚**ã‚’ç†è§£  
  > Understand the **mapping between logic and CMOS physical implementation**.  
- MUXãƒ»åŠ ç®—å™¨ãƒ»FSMãªã©**å¿œç”¨æ§‹æˆè¦ç´ ã®è¨­è¨ˆæ‰‹æ³•**ã‚’ä½“å¾—  
  > Learn design techniques for **applied building blocks** like MUX, adders, FSM.  
- FSMã«ã‚ˆã£ã¦ã€**æ™‚é–“çš„ã«å¤‰åŒ–ã™ã‚‹å‹•ä½œã®è¨˜è¿°æ³•**ãŒå°Žå…¥ã•ã‚Œã‚‹  
  > FSMs introduce design methods for **time-varying behaviors**.  
- æœ€çµ‚ç¯€ã§ã¯**åˆ¶å¾¡ãƒ»é¸æŠžãƒ»æ¼”ç®—**ã®3åˆ†é¡žã§å…¨ä½“è¨­è¨ˆè¦–é‡Žã‚’æ•´ç†  
  > Final section classifies components into **control, selection, arithmetic** for system-level overview.  

---

## ðŸ“‚ ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªæ§‹æˆï½œDirectory Structure

```
Edusemi-v4x/
â””â”€â”€ chapter2_comb_logic/
    â”œâ”€â”€ README.md
    â”œâ”€â”€ 2.1_logic_gates.md
    â”œâ”€â”€ 2.2_nand_nor_xor.md
    â”œâ”€â”€ 2.3_truth_table_waveform.md
    â”œâ”€â”€ 2.4_mux_and_selector.md
    â”œâ”€â”€ 2.5_half_full_adder.md
    â”œâ”€â”€ 2.6_fsm_intro.md
    â””â”€â”€ 2.7_component_relationships.md
```

---

## ðŸ–¼ï¸ å›³ç‰ˆãƒ»è£œè¶³äºˆå®šï½œIllustrations

- ã‚²ãƒ¼ãƒˆå›žè·¯è¨˜å·ã€CMOSæ§‹æˆå›³ã€çœŸç†å€¤è¡¨ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ  
- ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ³¢å½¢ã€MUXæ§‹æˆã€åŠ ç®—å™¨æ§‹æˆã€FSMçŠ¶æ…‹é·ç§»å›³  
- All illustrations stored under `/images/` with `chapter2_` prefix

---

## ðŸ”„ å‰ç« ã¨ã®æŽ¥ç¶šï½œConnection to Previous Chapter

| ðŸ‡¯ðŸ‡µ æ—¥æœ¬èªž | ðŸ‡ºðŸ‡¸ English |
|-----------|------------|
| ç¬¬1ç« ã§ã¯ã€**MOSæ§‹é€ ã¨ã‚¹ã‚¤ãƒƒãƒå‹•ä½œã®ç‰©ç†åŸºç›¤**ã‚’è§£èª¬ã—ã¾ã—ãŸã€‚ | Chapter 1 covered **MOS structure and switching behavior fundamentals**. |
| æœ¬ç« ã§ã¯ã€ãã®å‹•ä½œåŽŸç†ã‚’ã‚‚ã¨ã«**è«–ç†å›žè·¯ã®æ§‹æˆæ³•ã‚’ä½“ç³»çš„ã«å­¦ç¿’**ã—ã¾ã™ã€‚ | This chapter systematically explores **logic circuit design** based on those principles. |

ðŸ“Ž [â† ç¬¬1ç« ã¸æˆ»ã‚‹](../chapter1_materials/README.md)

---

## ðŸ”œ æ¬¡ç« ã¸ã®æŽ¥ç¶šï½œLead-in to Next Chapter

| ðŸ‡¯ðŸ‡µ æ—¥æœ¬èªž | ðŸ‡ºðŸ‡¸ English |
|-----------|------------|
| ç¬¬3ç« ã§ã¯ã€è«–ç†å›žè·¯ã®èƒŒæ™¯ã«ã‚ã‚‹**CMOSæ§‹é€ ãƒ»ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ãƒ»è¨­è¨ˆé™ç•Œ**ã‚’æ‰±ã„ã¾ã™ã€‚ | Chapter 3 deals with **CMOS structure, process evolution, and design limits** behind logic circuits. |
| FSMã§è§¦ã‚ŒãŸã€ŒçŠ¶æ…‹ãƒ»é †åºæ€§ã€ã¯ã€**è¨­è¨ˆã¨ãƒ—ãƒ­ã‚»ã‚¹ã®æŽ¥ç¶šç‚¹**ã¨ã—ã¦æ‰±ã‚ã‚Œã¾ã™ã€‚ | The concepts of **state and sequencing** introduced via FSM will link to process-aware design. |

ðŸ“Ž [â†’ ç¬¬3ç« ã¸é€²ã‚€](../chapter3_process_evolution/README.md)

---

## ðŸ“„ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œLicense

ã“ã®æ•™æã¯ [MIT License](../LICENSE) ã®ä¸‹ã§å…¬é–‹ã•ã‚Œã¦ã„ã¾ã™ã€‚  
> This content is licensed under the [MIT License](../LICENSE).

---
