#ignore all simulation outputs
*verilog/simulation/*

#ignore all compiled hex files
*testCode/*.hex