Release 13.1 Map O.40d (lin64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc5vfx30t
Target Package : ff665
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Thu Aug 18 15:08:21 2011

Design Summary
--------------
Number of errors:      0
Number of warnings:   11
Slice Logic Utilization:
  Number of Slice Registers:                 1,277 out of  20,480    6%
    Number used as Flip Flops:               1,228
    Number used as Latches:                     49
  Number of Slice LUTs:                      2,643 out of  20,480   12%
    Number used as logic:                    1,825 out of  20,480    8%
      Number using O6 output only:           1,416
      Number using O5 output only:             315
      Number using O5 and O6:                   94
    Number used as Memory:                     795 out of   6,080   13%
      Number used as Dual Port RAM:            768
        Number using O6 output only:           768
      Number used as Single Port RAM:            8
        Number using O6 output only:             8
      Number used as Shift Register:            19
        Number using O6 output only:            19
    Number used as exclusive route-thru:        23
  Number of route-thrus:                       349
    Number using O6 output only:               337
    Number using O5 output only:                11
    Number using O5 and O6:                      1

Slice Logic Distribution:
  Number of occupied Slices:                 1,156 out of   5,120   22%
  Number of LUT Flip Flop pairs used:        3,114
    Number with an unused Flip Flop:         1,837 out of   3,114   58%
    Number with an unused LUT:                 471 out of   3,114   15%
    Number of fully used LUT-FF pairs:         806 out of   3,114   25%
    Number of unique control sets:             174
    Number of slice register sites lost
      to control set restrictions:             224 out of  20,480    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       101 out of     360   28%
    Number of LOCed IOBs:                       62 out of     101   61%
    IOB Flip Flops:                             22
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       4 out of      68    5%
    Number using BlockRAM only:                  4
    Total primitives used:
      Number of 18k BlockRAM used:               5
    Total Memory used (KB):                     90 out of   2,448    3%
  Number of BUFG/BUFGCTRLs:                     10 out of      32   31%
    Number used as BUFGs:                       10
  Number of IDELAYCTRLs:                         2 out of      12   16%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of TEMACs:                              1 out of       2   50%

Average Fanout of Non-Clock Nets:                4.64

Peak Memory Usage:  691 MB
Total REAL time to MAP completion:  1 mins 30 secs 
Total CPU time to MAP completion:   1 mins 29 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader
   /ChecksumTemplate_n_16_and0000 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal <BUTTONS<3>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<0>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<1>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<2>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<3>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<4>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<5>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<6>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<7>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration
   on block:<EMAC_1/gmii_rxc0_delay>:<IODELAY_IODELAY>.  When DELAY_SRC is not
   DATAIN programming the DATAIN input pin is not used and will be ignored.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network DIP_SWITCH<7>_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 148 more times for the
   following (max. 5 shown):
   DIP_SWITCH<6>_IBUF,
   DIP_SWITCH<5>_IBUF,
   DIP_SWITCH<4>_IBUF,
   DIP_SWITCH<3>_IBUF,
   DIP_SWITCH<2>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:1078 - IDELAYCTRL symbol "EMAC_1/dlyctrl0" (output signal=<none>)
   does not have assigned IODELAY_GROUP. A default GROUP
   "MapGeneratedIodelayGroup" will be assigned.
   The following IODELAY Components are assigned to the same GROUP:
   IODELAY symbol "EMAC_1/v5_emac_ll/v5_emac_block/gmii0/ideler" (output
   signal=EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_RX_ER_DLY)
   IODELAY symbol "EMAC_1/v5_emac_ll/v5_emac_block/gmii0/ideldv" (output
   signal=EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_RX_DV_DLY)
   IODELAY symbol "EMAC_1/v5_emac_ll/v5_emac_block/gmii0/ideld7" (output
   signal=EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<7>)
   IODELAY symbol "EMAC_1/v5_emac_ll/v5_emac_block/gmii0/ideld6" (output
   signal=EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<6>)
   IODELAY symbol "EMAC_1/v5_emac_ll/v5_emac_block/gmii0/ideld5" (output
   signal=EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<5>)
   IODELAY symbol "EMAC_1/v5_emac_ll/v5_emac_block/gmii0/ideld4" (output
   signal=EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<4>)
   IODELAY symbol "EMAC_1/v5_emac_ll/v5_emac_block/gmii0/ideld3" (output
   signal=EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<3>)
   IODELAY symbol "EMAC_1/v5_emac_ll/v5_emac_block/gmii0/ideld2" (output
   signal=EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<2>)
   IODELAY symbol "EMAC_1/v5_emac_ll/v5_emac_block/gmii0/ideld1" (output
   signal=EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<1>)
   IODELAY symbol "EMAC_1/v5_emac_ll/v5_emac_block/gmii0/ideld0" (output
   signal=EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<0>)
   IODELAY symbol "EMAC_1/gmii_rxc0_delay" (output
   signal=EMAC_1/gmii_rx_clk_0_delay)

INFO:MapLib:856 - PLL_ADV Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST CLKIN2 pin was
   disconnected because a constant 1 is driving the CLKINSEL pin.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 101 IOs, 62 are locked
   and 39 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  29 block(s) removed
   6 block(s) optimized away
  15 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "Inst_CRU/Inst_PLL_ALL/CLKOUT2_BUFG_INST" (CKBUF) removed.
 The signal "Inst_CRU/Inst_PLL_ALL/CLKOUT2_BUF" is loadless and has been removed.
The signal "EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/N1" is
sourceless and has been removed.
The signal "EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/N0" is
sourceless and has been removed.
The signal
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/qdpo<0>" is
sourceless and has been removed.
The signal
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_LENGTH_1/BU2/a_ge_b" is sourceless and has been removed.
The signal
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_HEADER_CHECKSUM_1/BU2/a_ge_b" is sourceless and has been removed.
The signal
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_TOTAL_LENGTH_1/BU2/a_ge_b" is sourceless and has been removed.
The signal
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COMP_
TO_TARGET_LAST_BYTE/BU2/a_ge_b" is sourceless and has been removed.
The signal
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map
/LUT_END_CHECK/BU2/a_ge_b" is sourceless and has been removed.
The signal
"EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map/BU2/
a_ge_b" is sourceless and has been removed.
The signal
"EMAC_1/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is sourceless and has
been removed.
The signal
"EMAC_1/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has
been removed.
The signal
"EMAC_1/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_mux0000" is sourceless
and has been removed.
 Sourceless block
"EMAC_1/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" (FF) removed.
  The signal
"EMAC_1/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is sourceless and has
been removed.
   Sourceless block
"EMAC_1/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_mux00001" (ROM)
removed.
 Sourceless block
"EMAC_1/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF) removed.
The signal "EMAC_1/send_fifo/full" is sourceless and has been removed.
Unused block
"EMAC_1/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map
/LUT_END_CHECK/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map
/LUT_END_CHECK/GND" (ZERO) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map
/LUT_END_CHECK/VCC" (ONE) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/XST_GND"
(ZERO) removed.
Unused block "EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/GND"
(ZERO) removed.
Unused block "EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/VCC"
(ONE) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_HEADER_CHECKSUM_1/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_HEADER_CHECKSUM_1/GND" (ZERO) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_HEADER_CHECKSUM_1/VCC" (ONE) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_LENGTH_1/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_LENGTH_1/GND" (ZERO) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_LENGTH_1/VCC" (ONE) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_TOTAL_LENGTH_1/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_TOTAL_LENGTH_1/GND" (ZERO) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_TOTAL_LENGTH_1/VCC" (ONE) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COMP_
TO_TARGET_LAST_BYTE/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COMP_
TO_TARGET_LAST_BYTE/GND" (ZERO) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COMP_
TO_TARGET_LAST_BYTE/VCC" (ONE) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map/BU2/
XST_GND" (ZERO) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map/GND"
(ZERO) removed.
Unused block
"EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map/VCC"
(ONE) removed.
Unused block "EMAC_1/send_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF)
removed.
Unused block "EMAC_1/send_fifo/GND" (ZERO) removed.
Unused block "EMAC_1/send_fifo/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		EMAC_1/Inst_receiver_control/udp_receive_fifo/XST_GND
VCC 		EMAC_1/Inst_receiver_control/udp_receive_fifo/XST_VCC
GND 		EMAC_1/send_fifo/BU2/XST_GND
VCC 		EMAC_1/send_fifo/BU2/XST_VCC
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUTTONS<0>                         | IOB              | INPUT     | LVCMOS18             |       |          |      |              | PULLUP   |          |
| BUTTONS<1>                         | IOB              | INPUT     | LVCMOS18             |       |          |      |              | PULLUP   |          |
| BUTTONS<2>                         | IOB              | INPUT     | LVCMOS18             |       |          |      |              | PULLUP   |          |
| BUTTONS<3>                         | IOB              | INPUT     | LVCMOS18             |       |          |      |              | PULLUP   |          |
| CLIENTEMAC0PAUSEREQ                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<0>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<1>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<2>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<3>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<4>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<5>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<6>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<7>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<8>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<9>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<10>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<11>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<12>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<13>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<14>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<15>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<0>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<1>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<2>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<3>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<4>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<5>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<6>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<7>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DIP_SWITCH<0>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DIP_SWITCH<1>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DIP_SWITCH<2>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DIP_SWITCH<3>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DIP_SWITCH<4>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DIP_SWITCH<5>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DIP_SWITCH<6>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DIP_SWITCH<7>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| EMAC0CLIENTRXDVLD                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXFRAMEDROP             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<0>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<1>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<2>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<3>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<4>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<5>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<6>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATSBYTEVLD          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATSVLD              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTTXSTATS                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTTXSTATSBYTEVLD          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTTXSTATSVLD              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FPGA100M                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GMII_COL_0                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GMII_CRS_0                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GMII_RXD_0<0>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<1>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<2>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<3>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<4>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<5>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<6>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<7>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RX_CLK_0                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | FIXED    |
| GMII_RX_DV_0                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RX_ER_0                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_TXD_0<0>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD_0<1>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD_0<2>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD_0<3>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD_0<4>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD_0<5>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD_0<6>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD_0<7>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TX_CLK_0                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
| GMII_TX_EN_0                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TX_ER_0                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GTX_CLK_0                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| LEDS<0>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| LEDS<1>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| LEDS<2>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| LEDS<3>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| LEDS<4>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| LEDS<5>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| LEDS<6>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| LEDS<7>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| MCLK100                            | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| MCLK100_b                          | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| MII_TX_CLK_0                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| PHY_RESET_0                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RESET_ROC_B1                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| RESET_ROC_B2                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| RESET_ROC_B1_b                     | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| RESET_ROC_B2_b                     | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_TRIGGER_IN<0>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| SYNC_TRIGGER_IN<1>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| SYNC_TRIGGER_IN_b<0>               | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| SYNC_TRIGGER_IN_b<1>               | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| SYNC_TRIGGER_OUT<0>                | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_TRIGGER_OUT<1>                | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_TRIGGER_OUT_b<0>              | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_TRIGGER_OUT_b<1>              | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
