Analysis & Synthesis report for vga_test
Thu Aug 24 02:02:13 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: pll0:VGA_CLK1_40|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: vga_driver:vga_handler
 15. altpll Parameter Settings by Entity Instance
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 24 02:02:13 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; vga_test                                       ;
; Top-level Entity Name              ; DE10_LITE_Golden_Top                           ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 153                                            ;
;     Total combinational functions  ; 153                                            ;
;     Dedicated logic registers      ; 35                                             ;
; Total registers                    ; 35                                             ;
; Total pins                         ; 185                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+----------------------+--------------------+
; Option                                                           ; Setting              ; Default Value      ;
+------------------------------------------------------------------+----------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES     ;                    ;
; Top-level entity name                                            ; DE10_LITE_Golden_Top ; vga_test           ;
; Family name                                                      ; MAX 10               ; Cyclone V          ;
; Use smart compilation                                            ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                      ; Off                  ; Off                ;
; Restructure Multiplexers                                         ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                ;
; Preserve fewer node names                                        ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable             ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                 ; Auto               ;
; Safe State Machine                                               ; Off                  ; Off                ;
; Extract Verilog State Machines                                   ; On                   ; On                 ;
; Extract VHDL State Machines                                      ; On                   ; On                 ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                 ;
; Parallel Synthesis                                               ; On                   ; On                 ;
; DSP Block Balancing                                              ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                               ; On                   ; On                 ;
; Power-Up Don't Care                                              ; On                   ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                ;
; Remove Duplicate Registers                                       ; On                   ; On                 ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                ;
; Ignore SOFT Buffers                                              ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                ;
; Optimization Technique                                           ; Balanced             ; Balanced           ;
; Carry Chain Length                                               ; 70                   ; 70                 ;
; Auto Carry Chains                                                ; On                   ; On                 ;
; Auto Open-Drain Pins                                             ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                ;
; Auto ROM Replacement                                             ; On                   ; On                 ;
; Auto RAM Replacement                                             ; On                   ; On                 ;
; Auto DSP Block Replacement                                       ; On                   ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                   ; On                 ;
; Strict RAM Replacement                                           ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                ;
; Auto RAM Block Balancing                                         ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                ;
; Auto Resource Sharing                                            ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                ;
; Timing-Driven Synthesis                                          ; On                   ; On                 ;
; Report Parameter Settings                                        ; On                   ; On                 ;
; Report Source Assignments                                        ; On                   ; On                 ;
; Report Connectivity Checks                                       ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                ;
; Synchronization Register Chain Length                            ; 2                    ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation ;
; HDL message level                                                ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                ;
; Clock MUX Protection                                             ; On                   ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                ;
; Block Design Naming                                              ; Auto                 ; Auto               ;
; SDC constraint protection                                        ; Off                  ; Off                ;
; Synthesis Effort                                                 ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                 ;
+------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; bcd_code_converter.v             ; yes             ; User Verilog HDL File        ; /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/bcd_code_converter.v   ;         ;
; vga_driver.v                     ; yes             ; User Verilog HDL File        ; /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v           ;         ;
; DE10_LITE_Golden_Top.v           ; yes             ; User Verilog HDL File        ; /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v ;         ;
; pll0.v                           ; yes             ; User Wizard-Generated File   ; /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/pll0.v                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/chaitanya/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf           ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; /home/chaitanya/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc       ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/chaitanya/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc      ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/chaitanya/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc    ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/chaitanya/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc    ;         ;
; db/pll0_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/db/pll0_altpll.v       ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 153                                                                                  ;
;                                             ;                                                                                      ;
; Total combinational functions               ; 153                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                      ;
;     -- 4 input functions                    ; 73                                                                                   ;
;     -- 3 input functions                    ; 37                                                                                   ;
;     -- <=2 input functions                  ; 43                                                                                   ;
;                                             ;                                                                                      ;
; Logic elements by mode                      ;                                                                                      ;
;     -- normal mode                          ; 106                                                                                  ;
;     -- arithmetic mode                      ; 47                                                                                   ;
;                                             ;                                                                                      ;
; Total registers                             ; 35                                                                                   ;
;     -- Dedicated logic registers            ; 35                                                                                   ;
;     -- I/O registers                        ; 0                                                                                    ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 185                                                                                  ;
;                                             ;                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                    ;
;                                             ;                                                                                      ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- PLLs                                 ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; pll0:VGA_CLK1_40|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 36                                                                                   ;
; Total fan-out                               ; 882                                                                                  ;
; Average fan-out                             ; 1.40                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+---------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                       ; Entity Name          ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------+----------------------+--------------+
; |DE10_LITE_Golden_Top                 ; 153 (54)            ; 35 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 185  ; 0            ; 0          ; |DE10_LITE_Golden_Top                                                                     ; DE10_LITE_Golden_Top ; work         ;
;    |bcd_code_converter:bcc_blue|      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|bcd_code_converter:bcc_blue                                         ; bcd_code_converter   ; work         ;
;    |bcd_code_converter:bcc_green|     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|bcd_code_converter:bcc_green                                        ; bcd_code_converter   ; work         ;
;    |bcd_code_converter:bcc_red|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|bcd_code_converter:bcc_red                                          ; bcd_code_converter   ; work         ;
;    |pll0:VGA_CLK1_40|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pll0:VGA_CLK1_40                                                    ; pll0                 ; work         ;
;       |altpll:altpll_component|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pll0:VGA_CLK1_40|altpll:altpll_component                            ; altpll               ; work         ;
;          |pll0_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pll0:VGA_CLK1_40|altpll:altpll_component|pll0_altpll:auto_generated ; pll0_altpll          ; work         ;
;    |vga_driver:vga_handler|           ; 78 (78)             ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|vga_driver:vga_handler                                              ; vga_driver           ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |DE10_LITE_Golden_Top|pll0:VGA_CLK1_40 ; pll0.v          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal   ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------+------------------------+
; key0_state                                         ; key0_state            ; yes                    ;
; key1_state                                         ; key1_state            ; yes                    ;
; key0_debouncing_state                              ; key0_debouncing_state ; yes                    ;
; key1_debouncing_state                              ; key1_debouncing_state ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                       ;                        ;
+----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; Add0~0                                                 ;    ;
; key0_debounce_counter[14]~0                            ;    ;
; key0_debounce_counter[13]~1                            ;    ;
; key0_debounce_counter[12]~2                            ;    ;
; key0_debounce_counter[11]~3                            ;    ;
; key0_debounce_counter[10]~4                            ;    ;
; key0_debounce_counter[9]~5                             ;    ;
; key0_debounce_counter[8]~6                             ;    ;
; key0_debounce_counter[7]~7                             ;    ;
; key0_debounce_counter[6]~8                             ;    ;
; key0_debounce_counter[5]~9                             ;    ;
; key0_debounce_counter[4]~10                            ;    ;
; key0_debounce_counter[3]~11                            ;    ;
; key0_debounce_counter[2]~12                            ;    ;
; key0_debounce_counter[0]~13                            ;    ;
; key0_debounce_counter[1]~14                            ;    ;
; Add1~0                                                 ;    ;
; key1_debounce_counter[14]~0                            ;    ;
; key1_debounce_counter[13]~1                            ;    ;
; key1_debounce_counter[12]~2                            ;    ;
; key1_debounce_counter[11]~3                            ;    ;
; key1_debounce_counter[10]~4                            ;    ;
; key1_debounce_counter[9]~5                             ;    ;
; key1_debounce_counter[8]~6                             ;    ;
; key1_debounce_counter[7]~7                             ;    ;
; key1_debounce_counter[6]~8                             ;    ;
; key1_debounce_counter[5]~9                             ;    ;
; key1_debounce_counter[4]~10                            ;    ;
; key1_debounce_counter[3]~11                            ;    ;
; key1_debounce_counter[2]~12                            ;    ;
; key1_debounce_counter[0]~13                            ;    ;
; key1_debounce_counter[1]~14                            ;    ;
; Number of logic cells representing combinational loops ; 32 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 35    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|vga_driver:vga_handler|line_counter[1]  ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|vga_driver:vga_handler|pixel_counter[9] ;
; 9:1                ; 12 bits   ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|vga_driver:vga_handler|VGA_R[2]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll0:VGA_CLK1_40|altpll:altpll_component ;
+-------------------------------+------------------------+------------------------------+
; Parameter Name                ; Value                  ; Type                         ;
+-------------------------------+------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                      ;
; PLL_TYPE                      ; AUTO                   ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll0 ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                      ;
; LOCK_HIGH                     ; 1                      ; Untyped                      ;
; LOCK_LOW                      ; 1                      ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                      ;
; SKIP_VCO                      ; OFF                    ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                      ;
; BANDWIDTH                     ; 0                      ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                      ;
; DOWN_SPREAD                   ; 0                      ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 4                      ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 5                      ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                      ;
; DPA_DIVIDER                   ; 0                      ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                      ;
; VCO_MIN                       ; 0                      ; Untyped                      ;
; VCO_MAX                       ; 0                      ; Untyped                      ;
; VCO_CENTER                    ; 0                      ; Untyped                      ;
; PFD_MIN                       ; 0                      ; Untyped                      ;
; PFD_MAX                       ; 0                      ; Untyped                      ;
; M_INITIAL                     ; 0                      ; Untyped                      ;
; M                             ; 0                      ; Untyped                      ;
; N                             ; 1                      ; Untyped                      ;
; M2                            ; 1                      ; Untyped                      ;
; N2                            ; 1                      ; Untyped                      ;
; SS                            ; 1                      ; Untyped                      ;
; C0_HIGH                       ; 0                      ; Untyped                      ;
; C1_HIGH                       ; 0                      ; Untyped                      ;
; C2_HIGH                       ; 0                      ; Untyped                      ;
; C3_HIGH                       ; 0                      ; Untyped                      ;
; C4_HIGH                       ; 0                      ; Untyped                      ;
; C5_HIGH                       ; 0                      ; Untyped                      ;
; C6_HIGH                       ; 0                      ; Untyped                      ;
; C7_HIGH                       ; 0                      ; Untyped                      ;
; C8_HIGH                       ; 0                      ; Untyped                      ;
; C9_HIGH                       ; 0                      ; Untyped                      ;
; C0_LOW                        ; 0                      ; Untyped                      ;
; C1_LOW                        ; 0                      ; Untyped                      ;
; C2_LOW                        ; 0                      ; Untyped                      ;
; C3_LOW                        ; 0                      ; Untyped                      ;
; C4_LOW                        ; 0                      ; Untyped                      ;
; C5_LOW                        ; 0                      ; Untyped                      ;
; C6_LOW                        ; 0                      ; Untyped                      ;
; C7_LOW                        ; 0                      ; Untyped                      ;
; C8_LOW                        ; 0                      ; Untyped                      ;
; C9_LOW                        ; 0                      ; Untyped                      ;
; C0_INITIAL                    ; 0                      ; Untyped                      ;
; C1_INITIAL                    ; 0                      ; Untyped                      ;
; C2_INITIAL                    ; 0                      ; Untyped                      ;
; C3_INITIAL                    ; 0                      ; Untyped                      ;
; C4_INITIAL                    ; 0                      ; Untyped                      ;
; C5_INITIAL                    ; 0                      ; Untyped                      ;
; C6_INITIAL                    ; 0                      ; Untyped                      ;
; C7_INITIAL                    ; 0                      ; Untyped                      ;
; C8_INITIAL                    ; 0                      ; Untyped                      ;
; C9_INITIAL                    ; 0                      ; Untyped                      ;
; C0_MODE                       ; BYPASS                 ; Untyped                      ;
; C1_MODE                       ; BYPASS                 ; Untyped                      ;
; C2_MODE                       ; BYPASS                 ; Untyped                      ;
; C3_MODE                       ; BYPASS                 ; Untyped                      ;
; C4_MODE                       ; BYPASS                 ; Untyped                      ;
; C5_MODE                       ; BYPASS                 ; Untyped                      ;
; C6_MODE                       ; BYPASS                 ; Untyped                      ;
; C7_MODE                       ; BYPASS                 ; Untyped                      ;
; C8_MODE                       ; BYPASS                 ; Untyped                      ;
; C9_MODE                       ; BYPASS                 ; Untyped                      ;
; C0_PH                         ; 0                      ; Untyped                      ;
; C1_PH                         ; 0                      ; Untyped                      ;
; C2_PH                         ; 0                      ; Untyped                      ;
; C3_PH                         ; 0                      ; Untyped                      ;
; C4_PH                         ; 0                      ; Untyped                      ;
; C5_PH                         ; 0                      ; Untyped                      ;
; C6_PH                         ; 0                      ; Untyped                      ;
; C7_PH                         ; 0                      ; Untyped                      ;
; C8_PH                         ; 0                      ; Untyped                      ;
; C9_PH                         ; 0                      ; Untyped                      ;
; L0_HIGH                       ; 1                      ; Untyped                      ;
; L1_HIGH                       ; 1                      ; Untyped                      ;
; G0_HIGH                       ; 1                      ; Untyped                      ;
; G1_HIGH                       ; 1                      ; Untyped                      ;
; G2_HIGH                       ; 1                      ; Untyped                      ;
; G3_HIGH                       ; 1                      ; Untyped                      ;
; E0_HIGH                       ; 1                      ; Untyped                      ;
; E1_HIGH                       ; 1                      ; Untyped                      ;
; E2_HIGH                       ; 1                      ; Untyped                      ;
; E3_HIGH                       ; 1                      ; Untyped                      ;
; L0_LOW                        ; 1                      ; Untyped                      ;
; L1_LOW                        ; 1                      ; Untyped                      ;
; G0_LOW                        ; 1                      ; Untyped                      ;
; G1_LOW                        ; 1                      ; Untyped                      ;
; G2_LOW                        ; 1                      ; Untyped                      ;
; G3_LOW                        ; 1                      ; Untyped                      ;
; E0_LOW                        ; 1                      ; Untyped                      ;
; E1_LOW                        ; 1                      ; Untyped                      ;
; E2_LOW                        ; 1                      ; Untyped                      ;
; E3_LOW                        ; 1                      ; Untyped                      ;
; L0_INITIAL                    ; 1                      ; Untyped                      ;
; L1_INITIAL                    ; 1                      ; Untyped                      ;
; G0_INITIAL                    ; 1                      ; Untyped                      ;
; G1_INITIAL                    ; 1                      ; Untyped                      ;
; G2_INITIAL                    ; 1                      ; Untyped                      ;
; G3_INITIAL                    ; 1                      ; Untyped                      ;
; E0_INITIAL                    ; 1                      ; Untyped                      ;
; E1_INITIAL                    ; 1                      ; Untyped                      ;
; E2_INITIAL                    ; 1                      ; Untyped                      ;
; E3_INITIAL                    ; 1                      ; Untyped                      ;
; L0_MODE                       ; BYPASS                 ; Untyped                      ;
; L1_MODE                       ; BYPASS                 ; Untyped                      ;
; G0_MODE                       ; BYPASS                 ; Untyped                      ;
; G1_MODE                       ; BYPASS                 ; Untyped                      ;
; G2_MODE                       ; BYPASS                 ; Untyped                      ;
; G3_MODE                       ; BYPASS                 ; Untyped                      ;
; E0_MODE                       ; BYPASS                 ; Untyped                      ;
; E1_MODE                       ; BYPASS                 ; Untyped                      ;
; E2_MODE                       ; BYPASS                 ; Untyped                      ;
; E3_MODE                       ; BYPASS                 ; Untyped                      ;
; L0_PH                         ; 0                      ; Untyped                      ;
; L1_PH                         ; 0                      ; Untyped                      ;
; G0_PH                         ; 0                      ; Untyped                      ;
; G1_PH                         ; 0                      ; Untyped                      ;
; G2_PH                         ; 0                      ; Untyped                      ;
; G3_PH                         ; 0                      ; Untyped                      ;
; E0_PH                         ; 0                      ; Untyped                      ;
; E1_PH                         ; 0                      ; Untyped                      ;
; E2_PH                         ; 0                      ; Untyped                      ;
; E3_PH                         ; 0                      ; Untyped                      ;
; M_PH                          ; 0                      ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                      ;
; CLK0_COUNTER                  ; G0                     ; Untyped                      ;
; CLK1_COUNTER                  ; G0                     ; Untyped                      ;
; CLK2_COUNTER                  ; G0                     ; Untyped                      ;
; CLK3_COUNTER                  ; G0                     ; Untyped                      ;
; CLK4_COUNTER                  ; G0                     ; Untyped                      ;
; CLK5_COUNTER                  ; G0                     ; Untyped                      ;
; CLK6_COUNTER                  ; E0                     ; Untyped                      ;
; CLK7_COUNTER                  ; E1                     ; Untyped                      ;
; CLK8_COUNTER                  ; E2                     ; Untyped                      ;
; CLK9_COUNTER                  ; E3                     ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                      ;
; M_TIME_DELAY                  ; 0                      ; Untyped                      ;
; N_TIME_DELAY                  ; 0                      ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                      ;
; VCO_POST_SCALE                ; 0                      ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                 ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                      ;
; CBXI_PARAMETER                ; pll0_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                      ;
; DEVICE_FAMILY                 ; MAX 10                 ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE               ;
+-------------------------------+------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:vga_handler ;
+-------------------+-------+-----------------------------------------+
; Parameter Name    ; Value ; Type                                    ;
+-------------------+-------+-----------------------------------------+
; H_VISIBLE_AREA    ; 800   ; Signed Integer                          ;
; H_FRONT_PORCH     ; 40    ; Signed Integer                          ;
; H_SYNC_PULSE      ; 128   ; Signed Integer                          ;
; H_BACK_PORCH      ; 88    ; Signed Integer                          ;
; WHOLE_LINE        ; 1056  ; Signed Integer                          ;
; CLOG2_WHOLE_LINE  ; 11    ; Signed Integer                          ;
; V_VISIBLE_AREA    ; 600   ; Signed Integer                          ;
; V_FRONT_PORCH     ; 1     ; Signed Integer                          ;
; V_SYNC_PULSE      ; 4     ; Signed Integer                          ;
; V_BACK_PORCH      ; 23    ; Signed Integer                          ;
; WHOLE_FRAME       ; 628   ; Signed Integer                          ;
; CLOG2_WHOLE_FRAME ; 10    ; Signed Integer                          ;
; HSYNC_POLARITY    ; 1     ; Unsigned Binary                         ;
; VSYNC_POLARITY    ; 1     ; Unsigned Binary                         ;
+-------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; pll0:VGA_CLK1_40|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 185                         ;
; cycloneiii_ff         ; 35                          ;
;     ENA               ; 24                          ;
;     plain             ; 11                          ;
; cycloneiii_io_obuf    ; 71                          ;
; cycloneiii_lcell_comb ; 158                         ;
;     arith             ; 47                          ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 28                          ;
;     normal            ; 111                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 73                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Thu Aug 24 02:02:03 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file bcd_code_converter.v
    Info (12023): Found entity 1: bcd_code_converter File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/bcd_code_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.v
    Info (12023): Found entity 1: vga_driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file vga_test.v
    Info (12023): Found entity 1: vga_test File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_test.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll0.v
    Info (12023): Found entity 1: pll0 File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/pll0.v Line: 40
Info (12127): Elaborating entity "DE10_LITE_Golden_Top" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(181): variable "key0_debouncing_state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 181
Warning (10235): Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(182): variable "KEY" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 182
Warning (10235): Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(183): variable "key0_state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 183
Warning (10235): Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(189): variable "key0_debounce_counter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 189
Warning (10235): Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(194): variable "key0_debounce_counter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 194
Warning (10230): Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(194): truncated value with size 32 to match size of target (16) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 194
Warning (10235): Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(197): variable "key1_debouncing_state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 197
Warning (10235): Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(198): variable "KEY" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 198
Warning (10235): Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(199): variable "key1_state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 199
Warning (10235): Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(205): variable "key1_debounce_counter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 205
Warning (10235): Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(210): variable "key1_debounce_counter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 210
Warning (10230): Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(210): truncated value with size 32 to match size of target (16) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 210
Warning (10240): Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(180): inferring latch(es) for variable "key0_state", which holds its previous value in one or more paths through the always construct File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 180
Warning (10240): Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(180): inferring latch(es) for variable "key0_debouncing_state", which holds its previous value in one or more paths through the always construct File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 180
Warning (10240): Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(180): inferring latch(es) for variable "key1_state", which holds its previous value in one or more paths through the always construct File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 180
Warning (10240): Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(180): inferring latch(es) for variable "key1_debouncing_state", which holds its previous value in one or more paths through the always construct File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 180
Warning (10034): Output port "DRAM_ADDR" at DE10_LITE_Golden_Top.v(46) has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 46
Warning (10034): Output port "DRAM_BA" at DE10_LITE_Golden_Top.v(47) has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 47
Warning (10034): Output port "DRAM_CAS_N" at DE10_LITE_Golden_Top.v(48) has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 48
Warning (10034): Output port "DRAM_CKE" at DE10_LITE_Golden_Top.v(49) has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 49
Warning (10034): Output port "DRAM_CLK" at DE10_LITE_Golden_Top.v(50) has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 50
Warning (10034): Output port "DRAM_CS_N" at DE10_LITE_Golden_Top.v(51) has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 51
Warning (10034): Output port "DRAM_LDQM" at DE10_LITE_Golden_Top.v(53) has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 53
Warning (10034): Output port "DRAM_RAS_N" at DE10_LITE_Golden_Top.v(54) has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 54
Warning (10034): Output port "DRAM_UDQM" at DE10_LITE_Golden_Top.v(55) has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 55
Warning (10034): Output port "DRAM_WE_N" at DE10_LITE_Golden_Top.v(56) has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 56
Warning (10034): Output port "GSENSOR_CS_N" at DE10_LITE_Golden_Top.v(105) has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 105
Warning (10034): Output port "GSENSOR_SCLK" at DE10_LITE_Golden_Top.v(107) has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 107
Info (10041): Inferred latch for "key1_debouncing_state" at DE10_LITE_Golden_Top.v(205) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 205
Info (10041): Inferred latch for "key1_state" at DE10_LITE_Golden_Top.v(205) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 205
Info (10041): Inferred latch for "key0_debouncing_state" at DE10_LITE_Golden_Top.v(189) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 189
Info (10041): Inferred latch for "key0_state" at DE10_LITE_Golden_Top.v(189) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 189
Info (12128): Elaborating entity "bcd_code_converter" for hierarchy "bcd_code_converter:bcc_red" File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 145
Info (12128): Elaborating entity "pll0" for hierarchy "pll0:VGA_CLK1_40" File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 229
Info (12128): Elaborating entity "altpll" for hierarchy "pll0:VGA_CLK1_40|altpll:altpll_component" File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/pll0.v Line: 91
Info (12130): Elaborated megafunction instantiation "pll0:VGA_CLK1_40|altpll:altpll_component" File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/pll0.v Line: 91
Info (12133): Instantiated megafunction "pll0:VGA_CLK1_40|altpll:altpll_component" with the following parameter: File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/pll0.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll0_altpll.v
    Info (12023): Found entity 1: pll0_altpll File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/db/pll0_altpll.v Line: 30
Info (12128): Elaborating entity "pll0_altpll" for hierarchy "pll0:VGA_CLK1_40|altpll:altpll_component|pll0_altpll:auto_generated" File: /home/chaitanya/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:vga_handler" File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 257
Warning (10230): Verilog HDL assignment warning at vga_driver.v(75): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 75
Warning (10230): Verilog HDL assignment warning at vga_driver.v(79): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 79
Warning (10230): Verilog HDL assignment warning at vga_driver.v(83): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 83
Warning (10230): Verilog HDL assignment warning at vga_driver.v(90): truncated value with size 32 to match size of target (10) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 90
Warning (10230): Verilog HDL assignment warning at vga_driver.v(92): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 92
Warning (10230): Verilog HDL assignment warning at vga_driver.v(105): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 105
Warning (10230): Verilog HDL assignment warning at vga_driver.v(109): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 109
Warning (10230): Verilog HDL assignment warning at vga_driver.v(113): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 113
Warning (10230): Verilog HDL assignment warning at vga_driver.v(120): truncated value with size 32 to match size of target (10) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 120
Warning (10230): Verilog HDL assignment warning at vga_driver.v(122): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 122
Warning (10230): Verilog HDL assignment warning at vga_driver.v(135): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 135
Warning (10230): Verilog HDL assignment warning at vga_driver.v(139): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 139
Warning (10230): Verilog HDL assignment warning at vga_driver.v(143): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 143
Warning (10230): Verilog HDL assignment warning at vga_driver.v(150): truncated value with size 32 to match size of target (10) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 150
Warning (10230): Verilog HDL assignment warning at vga_driver.v(152): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 152
Warning (10230): Verilog HDL assignment warning at vga_driver.v(161): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 161
Warning (10230): Verilog HDL assignment warning at vga_driver.v(169): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 169
Warning (10230): Verilog HDL assignment warning at vga_driver.v(177): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 177
Warning (10230): Verilog HDL assignment warning at vga_driver.v(192): truncated value with size 32 to match size of target (10) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 192
Warning (10230): Verilog HDL assignment warning at vga_driver.v(195): truncated value with size 32 to match size of target (11) File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v Line: 195
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 108
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 115
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 122
Warning (13012): Latch key0_debouncing_state has unsafe behavior File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key0_debouncing_state File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 165
Warning (13012): Latch key1_debouncing_state has unsafe behavior File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key1_debouncing_state File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 166
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 48
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 49
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 50
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 51
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 53
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 54
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 55
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 56
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 105
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 107
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/output_files/vga_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 33
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 106
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v Line: 106
Info (21057): Implemented 339 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 153 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 183 warnings
    Info: Peak virtual memory: 516 megabytes
    Info: Processing ended: Thu Aug 24 02:02:13 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/output_files/vga_test.map.smsg.


