--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab5_top.twx lab5_top.ncd -o lab5_top.twr lab5_top.pcf -ucf
lab5top.ucf

Design file:              lab5_top.ncd
Physical constraint file: lab5_top.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7633490147 paths analyzed, 1343 endpoints analyzed, 136 failing endpoints
 136 timing errors detected. (136 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.534ns.
--------------------------------------------------------------------------------

Paths for end point Madd_n0053_Madd1 (DSP48_X3Y27.A1), 1315944 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_4 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.461ns (Levels of Logic = 9)
  Clock Path Skew:      -0.038ns (1.281 - 1.319)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_4 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y47.BQ      Tcko                  0.341   x_dff/q<0>
                                                       x_dff/q_4
    SLICE_X63Y48.A2      net (fanout=10)       0.887   x_dff/q<4>
    SLICE_X63Y48.A       Tilo                  0.097   x_dff/q<5>
                                                       wd_top/wd/last_addr_valid1_SW0
    SLICE_X61Y46.B6      net (fanout=1)        0.315   N104
    SLICE_X61Y46.B       Tilo                  0.097   wd_top/wd/last_read_value/q<7>
                                                       wd_top/wd/last_addr_valid1
    SLICE_X55Y46.C1      net (fanout=33)       0.843   wd_top/wd/last_addr_valid
    SLICE_X55Y46.CMUX    Tilo                  0.415   N111
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0_G
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0
    SLICE_X65Y46.A5      net (fanout=6)        0.549   N111
    SLICE_X65Y46.A       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1_SW3
    SLICE_X67Y46.C1      net (fanout=1)        0.693   N150
    SLICE_X67Y46.C       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel14_SW0
    SLICE_X67Y46.D4      net (fanout=1)        0.302   N131
    SLICE_X67Y46.D       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel16
    SLICE_X90Y59.B1      net (fanout=32)       1.403   wd_top/wd/valid_pixel17
    SLICE_X90Y59.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y28.A6       net (fanout=102)      0.925   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y28.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y29.PCIN0    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_0
    DSP48_X3Y29.P2       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y27.A1       net (fanout=1)        0.686   n0069<19>
    DSP48_X3Y27.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.461ns (6.856ns logic, 6.605ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_4 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.461ns (Levels of Logic = 9)
  Clock Path Skew:      -0.038ns (1.281 - 1.319)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_4 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y47.BQ      Tcko                  0.341   x_dff/q<0>
                                                       x_dff/q_4
    SLICE_X63Y48.A2      net (fanout=10)       0.887   x_dff/q<4>
    SLICE_X63Y48.A       Tilo                  0.097   x_dff/q<5>
                                                       wd_top/wd/last_addr_valid1_SW0
    SLICE_X61Y46.B6      net (fanout=1)        0.315   N104
    SLICE_X61Y46.B       Tilo                  0.097   wd_top/wd/last_read_value/q<7>
                                                       wd_top/wd/last_addr_valid1
    SLICE_X55Y46.C1      net (fanout=33)       0.843   wd_top/wd/last_addr_valid
    SLICE_X55Y46.CMUX    Tilo                  0.415   N111
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0_G
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0
    SLICE_X65Y46.A5      net (fanout=6)        0.549   N111
    SLICE_X65Y46.A       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1_SW3
    SLICE_X67Y46.C1      net (fanout=1)        0.693   N150
    SLICE_X67Y46.C       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel14_SW0
    SLICE_X67Y46.D4      net (fanout=1)        0.302   N131
    SLICE_X67Y46.D       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel16
    SLICE_X90Y59.B1      net (fanout=32)       1.403   wd_top/wd/valid_pixel17
    SLICE_X90Y59.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y28.A6       net (fanout=102)      0.925   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y28.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y29.PCIN9    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_9
    DSP48_X3Y29.P2       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y27.A1       net (fanout=1)        0.686   n0069<19>
    DSP48_X3Y27.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.461ns (6.856ns logic, 6.605ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_4 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.461ns (Levels of Logic = 9)
  Clock Path Skew:      -0.038ns (1.281 - 1.319)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_4 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y47.BQ      Tcko                  0.341   x_dff/q<0>
                                                       x_dff/q_4
    SLICE_X63Y48.A2      net (fanout=10)       0.887   x_dff/q<4>
    SLICE_X63Y48.A       Tilo                  0.097   x_dff/q<5>
                                                       wd_top/wd/last_addr_valid1_SW0
    SLICE_X61Y46.B6      net (fanout=1)        0.315   N104
    SLICE_X61Y46.B       Tilo                  0.097   wd_top/wd/last_read_value/q<7>
                                                       wd_top/wd/last_addr_valid1
    SLICE_X55Y46.C1      net (fanout=33)       0.843   wd_top/wd/last_addr_valid
    SLICE_X55Y46.CMUX    Tilo                  0.415   N111
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0_G
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0
    SLICE_X65Y46.A5      net (fanout=6)        0.549   N111
    SLICE_X65Y46.A       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1_SW3
    SLICE_X67Y46.C1      net (fanout=1)        0.693   N150
    SLICE_X67Y46.C       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel14_SW0
    SLICE_X67Y46.D4      net (fanout=1)        0.302   N131
    SLICE_X67Y46.D       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel16
    SLICE_X90Y59.B1      net (fanout=32)       1.403   wd_top/wd/valid_pixel17
    SLICE_X90Y59.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y28.A6       net (fanout=102)      0.925   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y28.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y29.PCIN1    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_1
    DSP48_X3Y29.P2       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y27.A1       net (fanout=1)        0.686   n0069<19>
    DSP48_X3Y27.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.461ns (6.856ns logic, 6.605ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point Madd_n0053_Madd1 (DSP48_X3Y27.A2), 1315944 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_4 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.450ns (Levels of Logic = 9)
  Clock Path Skew:      -0.038ns (1.281 - 1.319)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_4 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y47.BQ      Tcko                  0.341   x_dff/q<0>
                                                       x_dff/q_4
    SLICE_X63Y48.A2      net (fanout=10)       0.887   x_dff/q<4>
    SLICE_X63Y48.A       Tilo                  0.097   x_dff/q<5>
                                                       wd_top/wd/last_addr_valid1_SW0
    SLICE_X61Y46.B6      net (fanout=1)        0.315   N104
    SLICE_X61Y46.B       Tilo                  0.097   wd_top/wd/last_read_value/q<7>
                                                       wd_top/wd/last_addr_valid1
    SLICE_X55Y46.C1      net (fanout=33)       0.843   wd_top/wd/last_addr_valid
    SLICE_X55Y46.CMUX    Tilo                  0.415   N111
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0_G
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0
    SLICE_X65Y46.A5      net (fanout=6)        0.549   N111
    SLICE_X65Y46.A       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1_SW3
    SLICE_X67Y46.C1      net (fanout=1)        0.693   N150
    SLICE_X67Y46.C       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel14_SW0
    SLICE_X67Y46.D4      net (fanout=1)        0.302   N131
    SLICE_X67Y46.D       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel16
    SLICE_X90Y59.B1      net (fanout=32)       1.403   wd_top/wd/valid_pixel17
    SLICE_X90Y59.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y28.A6       net (fanout=102)      0.925   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y28.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y29.PCIN0    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_0
    DSP48_X3Y29.P3       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y27.A2       net (fanout=1)        0.675   n0069<20>
    DSP48_X3Y27.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.450ns (6.856ns logic, 6.594ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_4 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.450ns (Levels of Logic = 9)
  Clock Path Skew:      -0.038ns (1.281 - 1.319)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_4 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y47.BQ      Tcko                  0.341   x_dff/q<0>
                                                       x_dff/q_4
    SLICE_X63Y48.A2      net (fanout=10)       0.887   x_dff/q<4>
    SLICE_X63Y48.A       Tilo                  0.097   x_dff/q<5>
                                                       wd_top/wd/last_addr_valid1_SW0
    SLICE_X61Y46.B6      net (fanout=1)        0.315   N104
    SLICE_X61Y46.B       Tilo                  0.097   wd_top/wd/last_read_value/q<7>
                                                       wd_top/wd/last_addr_valid1
    SLICE_X55Y46.C1      net (fanout=33)       0.843   wd_top/wd/last_addr_valid
    SLICE_X55Y46.CMUX    Tilo                  0.415   N111
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0_G
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0
    SLICE_X65Y46.A5      net (fanout=6)        0.549   N111
    SLICE_X65Y46.A       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1_SW3
    SLICE_X67Y46.C1      net (fanout=1)        0.693   N150
    SLICE_X67Y46.C       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel14_SW0
    SLICE_X67Y46.D4      net (fanout=1)        0.302   N131
    SLICE_X67Y46.D       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel16
    SLICE_X90Y59.B1      net (fanout=32)       1.403   wd_top/wd/valid_pixel17
    SLICE_X90Y59.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y28.A6       net (fanout=102)      0.925   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y28.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y29.PCIN9    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_9
    DSP48_X3Y29.P3       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y27.A2       net (fanout=1)        0.675   n0069<20>
    DSP48_X3Y27.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.450ns (6.856ns logic, 6.594ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_4 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.450ns (Levels of Logic = 9)
  Clock Path Skew:      -0.038ns (1.281 - 1.319)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_4 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y47.BQ      Tcko                  0.341   x_dff/q<0>
                                                       x_dff/q_4
    SLICE_X63Y48.A2      net (fanout=10)       0.887   x_dff/q<4>
    SLICE_X63Y48.A       Tilo                  0.097   x_dff/q<5>
                                                       wd_top/wd/last_addr_valid1_SW0
    SLICE_X61Y46.B6      net (fanout=1)        0.315   N104
    SLICE_X61Y46.B       Tilo                  0.097   wd_top/wd/last_read_value/q<7>
                                                       wd_top/wd/last_addr_valid1
    SLICE_X55Y46.C1      net (fanout=33)       0.843   wd_top/wd/last_addr_valid
    SLICE_X55Y46.CMUX    Tilo                  0.415   N111
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0_G
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0
    SLICE_X65Y46.A5      net (fanout=6)        0.549   N111
    SLICE_X65Y46.A       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1_SW3
    SLICE_X67Y46.C1      net (fanout=1)        0.693   N150
    SLICE_X67Y46.C       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel14_SW0
    SLICE_X67Y46.D4      net (fanout=1)        0.302   N131
    SLICE_X67Y46.D       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel16
    SLICE_X90Y59.B1      net (fanout=32)       1.403   wd_top/wd/valid_pixel17
    SLICE_X90Y59.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y28.A6       net (fanout=102)      0.925   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y28.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y29.PCIN1    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_1
    DSP48_X3Y29.P3       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y27.A2       net (fanout=1)        0.675   n0069<20>
    DSP48_X3Y27.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.450ns (6.856ns logic, 6.594ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point Madd_n0053_Madd1 (DSP48_X3Y27.A0), 1315944 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_4 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.409ns (Levels of Logic = 9)
  Clock Path Skew:      -0.038ns (1.281 - 1.319)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_4 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y47.BQ      Tcko                  0.341   x_dff/q<0>
                                                       x_dff/q_4
    SLICE_X63Y48.A2      net (fanout=10)       0.887   x_dff/q<4>
    SLICE_X63Y48.A       Tilo                  0.097   x_dff/q<5>
                                                       wd_top/wd/last_addr_valid1_SW0
    SLICE_X61Y46.B6      net (fanout=1)        0.315   N104
    SLICE_X61Y46.B       Tilo                  0.097   wd_top/wd/last_read_value/q<7>
                                                       wd_top/wd/last_addr_valid1
    SLICE_X55Y46.C1      net (fanout=33)       0.843   wd_top/wd/last_addr_valid
    SLICE_X55Y46.CMUX    Tilo                  0.415   N111
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0_G
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0
    SLICE_X65Y46.A5      net (fanout=6)        0.549   N111
    SLICE_X65Y46.A       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1_SW3
    SLICE_X67Y46.C1      net (fanout=1)        0.693   N150
    SLICE_X67Y46.C       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel14_SW0
    SLICE_X67Y46.D4      net (fanout=1)        0.302   N131
    SLICE_X67Y46.D       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel16
    SLICE_X90Y59.B1      net (fanout=32)       1.403   wd_top/wd/valid_pixel17
    SLICE_X90Y59.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y28.A6       net (fanout=102)      0.925   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y28.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y29.PCIN0    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_0
    DSP48_X3Y29.P1       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y27.A0       net (fanout=1)        0.634   n0069<18>
    DSP48_X3Y27.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.409ns (6.856ns logic, 6.553ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_4 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.409ns (Levels of Logic = 9)
  Clock Path Skew:      -0.038ns (1.281 - 1.319)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_4 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y47.BQ      Tcko                  0.341   x_dff/q<0>
                                                       x_dff/q_4
    SLICE_X63Y48.A2      net (fanout=10)       0.887   x_dff/q<4>
    SLICE_X63Y48.A       Tilo                  0.097   x_dff/q<5>
                                                       wd_top/wd/last_addr_valid1_SW0
    SLICE_X61Y46.B6      net (fanout=1)        0.315   N104
    SLICE_X61Y46.B       Tilo                  0.097   wd_top/wd/last_read_value/q<7>
                                                       wd_top/wd/last_addr_valid1
    SLICE_X55Y46.C1      net (fanout=33)       0.843   wd_top/wd/last_addr_valid
    SLICE_X55Y46.CMUX    Tilo                  0.415   N111
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0_G
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0
    SLICE_X65Y46.A5      net (fanout=6)        0.549   N111
    SLICE_X65Y46.A       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1_SW3
    SLICE_X67Y46.C1      net (fanout=1)        0.693   N150
    SLICE_X67Y46.C       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel14_SW0
    SLICE_X67Y46.D4      net (fanout=1)        0.302   N131
    SLICE_X67Y46.D       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel16
    SLICE_X90Y59.B1      net (fanout=32)       1.403   wd_top/wd/valid_pixel17
    SLICE_X90Y59.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y28.A6       net (fanout=102)      0.925   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y28.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y29.PCIN9    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_9
    DSP48_X3Y29.P1       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y27.A0       net (fanout=1)        0.634   n0069<18>
    DSP48_X3Y27.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.409ns (6.856ns logic, 6.553ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_4 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.409ns (Levels of Logic = 9)
  Clock Path Skew:      -0.038ns (1.281 - 1.319)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_4 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y47.BQ      Tcko                  0.341   x_dff/q<0>
                                                       x_dff/q_4
    SLICE_X63Y48.A2      net (fanout=10)       0.887   x_dff/q<4>
    SLICE_X63Y48.A       Tilo                  0.097   x_dff/q<5>
                                                       wd_top/wd/last_addr_valid1_SW0
    SLICE_X61Y46.B6      net (fanout=1)        0.315   N104
    SLICE_X61Y46.B       Tilo                  0.097   wd_top/wd/last_read_value/q<7>
                                                       wd_top/wd/last_addr_valid1
    SLICE_X55Y46.C1      net (fanout=33)       0.843   wd_top/wd/last_addr_valid
    SLICE_X55Y46.CMUX    Tilo                  0.415   N111
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0_G
                                                       wd_top/wd/trans_y[7]_last_value[7]_LessThan_16_o1_SW0
    SLICE_X65Y46.A5      net (fanout=6)        0.549   N111
    SLICE_X65Y46.A       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1_SW3
    SLICE_X67Y46.C1      net (fanout=1)        0.693   N150
    SLICE_X67Y46.C       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel14_SW0
    SLICE_X67Y46.D4      net (fanout=1)        0.302   N131
    SLICE_X67Y46.D       Tilo                  0.097   wd_top/wd/valid_pixel17
                                                       wd_top/wd/valid_pixel16
    SLICE_X90Y59.B1      net (fanout=32)       1.403   wd_top/wd/valid_pixel17
    SLICE_X90Y59.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y28.A6       net (fanout=102)      0.925   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y28.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y29.PCIN1    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_1
    DSP48_X3Y29.P1       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y27.A0       net (fanout=1)        0.634   n0069<18>
    DSP48_X3Y27.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.409ns (6.856ns logic, 6.553ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point wd_top/wd/new_y/q_3 (SLICE_X59Y46.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               y_dff/q_3 (FF)
  Destination:          wd_top/wd/new_y/q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.268ns (0.849 - 0.581)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: y_dff/q_3 to wd_top/wd/new_y/q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y50.DQ      Tcko                  0.141   y_dff/q<3>
                                                       y_dff/q_3
    SLICE_X59Y46.CX      net (fanout=8)        0.274   y_dff/q<3>
    SLICE_X59Y46.CLK     Tckdi       (-Th)     0.070   wd_top/wd/new_y/q<4>
                                                       wd_top/wd/new_y/q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.071ns logic, 0.274ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point wd_top/wd/new_y/q_5 (SLICE_X60Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               y_dff/q_5 (FF)
  Destination:          wd_top/wd/new_y/q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 0)
  Clock Path Skew:      0.269ns (0.850 - 0.581)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: y_dff/q_5 to wd_top/wd/new_y/q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y50.DMUX    Tshcko                0.201   y_dff/q<9>
                                                       y_dff/q_5
    SLICE_X60Y46.AX      net (fanout=8)        0.218   y_dff/q<5>
    SLICE_X60Y46.CLK     Tckdi       (-Th)     0.070   wd_top/wd/new_y/q<7>
                                                       wd_top/wd/new_y/q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.131ns logic, 0.218ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point key_dec/sclk_12 (SLICE_X46Y50.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_dec/sclk_11 (FF)
  Destination:          key_dec/sclk_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 2)
  Clock Path Skew:      0.266ns (0.826 - 0.560)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_dec/sclk_11 to key_dec/sclk_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y49.DQ      Tcko                  0.164   key_dec/sclk<11>
                                                       key_dec/sclk_11
    SLICE_X46Y49.D3      net (fanout=2)        0.146   key_dec/sclk<11>
    SLICE_X46Y49.COUT    Topcyd                0.154   key_dec/sclk<11>
                                                       key_dec/sclk<11>_rt
                                                       key_dec/Mcount_sclk_cy<11>
    SLICE_X46Y50.CIN     net (fanout=1)        0.001   key_dec/Mcount_sclk_cy<11>
    SLICE_X46Y50.CLK     Tckcin      (-Th)     0.081   key_dec/sclk<15>
                                                       key_dec/Mcount_sclk_cy<15>
                                                       key_dec/sclk_12
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.237ns logic, 0.147ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_dec/sclk_7 (FF)
  Destination:          key_dec/sclk_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 3)
  Clock Path Skew:      0.266ns (0.826 - 0.560)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_dec/sclk_7 to key_dec/sclk_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y48.DQ      Tcko                  0.164   key_dec/sclk<7>
                                                       key_dec/sclk_7
    SLICE_X46Y48.D3      net (fanout=5)        0.179   key_dec/sclk<7>
    SLICE_X46Y48.COUT    Topcyd                0.154   key_dec/sclk<7>
                                                       key_dec/sclk<7>_rt
                                                       key_dec/Mcount_sclk_cy<7>
    SLICE_X46Y49.CIN     net (fanout=1)        0.000   key_dec/Mcount_sclk_cy<7>
    SLICE_X46Y49.COUT    Tbyp                  0.040   key_dec/sclk<11>
                                                       key_dec/Mcount_sclk_cy<11>
    SLICE_X46Y50.CIN     net (fanout=1)        0.001   key_dec/Mcount_sclk_cy<11>
    SLICE_X46Y50.CLK     Tckcin      (-Th)     0.081   key_dec/sclk<15>
                                                       key_dec/Mcount_sclk_cy<15>
                                                       key_dec/sclk_12
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.277ns logic, 0.180ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_dec/sclk_8 (FF)
  Destination:          key_dec/sclk_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 2)
  Clock Path Skew:      0.266ns (0.826 - 0.560)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_dec/sclk_8 to key_dec/sclk_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y49.AQ      Tcko                  0.164   key_dec/sclk<11>
                                                       key_dec/sclk_8
    SLICE_X46Y49.A3      net (fanout=4)        0.196   key_dec/sclk<8>
    SLICE_X46Y49.COUT    Topcya                0.190   key_dec/sclk<11>
                                                       key_dec/sclk<8>_rt
                                                       key_dec/Mcount_sclk_cy<11>
    SLICE_X46Y50.CIN     net (fanout=1)        0.001   key_dec/Mcount_sclk_cy<11>
    SLICE_X46Y50.CLK     Tckcin      (-Th)     0.081   key_dec/sclk<15>
                                                       key_dec/Mcount_sclk_cy<15>
                                                       key_dec/sclk_12
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.273ns logic, 0.197ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.307ns (period - min period limit)
  Period: 5.556ns
  Min period limit: 1.249ns (800.641MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmi/PLLE2_BASE_inst/CLKOUT1
  Logical resource: hdmi/PLLE2_BASE_inst/CLKOUT1
  Location pin: PLLE2_ADV_X0Y0.CLKOUT1
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP   
      "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3884 paths analyzed, 411 endpoints analyzed, 32 failing endpoints
 32 timing errors detected. (32 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 176.542ns.
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (SLICE_X80Y26.C5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_15 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.544ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.080ns (-2.054 - 3.026)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_15 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y28.DQ      Tcko                  0.341   music_player/codec_conditioner/next_sample_latch/q<15>
                                                       music_player/codec_conditioner/next_sample_latch/q_15
    SLICE_X80Y28.D3      net (fanout=2)        0.474   music_player/codec_conditioner/next_sample_latch/q<15>
    SLICE_X80Y28.DMUX    Tilo                  0.258   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X80Y26.C5      net (fanout=2)        0.409   leds_r_3_OBUF
    SLICE_X80Y26.CLK     Tas                   0.062   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<54>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.544ns (0.661ns logic, 0.883ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_15 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.538ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.081ns (-2.054 - 3.027)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_15 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y28.DQ      Tcko                  0.393   music_player/codec_conditioner/current_sample_latch/q<15>
                                                       music_player/codec_conditioner/current_sample_latch/q_15
    SLICE_X80Y28.D4      net (fanout=1)        0.415   music_player/codec_conditioner/current_sample_latch/q<15>
    SLICE_X80Y28.DMUX    Tilo                  0.259   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X80Y26.C5      net (fanout=2)        0.409   leds_r_3_OBUF
    SLICE_X80Y26.CLK     Tas                   0.062   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<54>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.538ns (0.714ns logic, 0.824ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.449ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.080ns (-2.054 - 3.026)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y27.AQ      Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X80Y28.D5      net (fanout=17)       0.385   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X80Y28.DMUX    Tilo                  0.252   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X80Y26.C5      net (fanout=2)        0.409   leds_r_3_OBUF
    SLICE_X80Y26.CLK     Tas                   0.062   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<54>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.449ns (0.655ns logic, 0.794ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60 (SLICE_X83Y26.B6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_12 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.446ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.080ns (-2.054 - 3.026)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_12 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y28.BMUX    Tshcko                0.427   music_player/codec_conditioner/next_sample_latch/q<15>
                                                       music_player/codec_conditioner/next_sample_latch/q_12
    SLICE_X82Y27.B4      net (fanout=2)        0.650   music_player/codec_conditioner/next_sample_latch/q<12>
    SLICE_X82Y27.B       Tilo                  0.097   sample_reg/q<12>
                                                       music_player/codec_conditioner/Mmux_valid_sample131
    SLICE_X83Y26.B6      net (fanout=2)        0.207   leds_r_0_OBUF
    SLICE_X83Y26.CLK     Tas                   0.065   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT561
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60
    -------------------------------------------------  ---------------------------
    Total                                      1.446ns (0.589ns logic, 0.857ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_12 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.049ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.081ns (-2.054 - 3.027)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_12 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y28.AQ      Tcko                  0.393   music_player/codec_conditioner/current_sample_latch/q<15>
                                                       music_player/codec_conditioner/current_sample_latch/q_12
    SLICE_X82Y27.B5      net (fanout=1)        0.287   music_player/codec_conditioner/current_sample_latch/q<12>
    SLICE_X82Y27.B       Tilo                  0.097   sample_reg/q<12>
                                                       music_player/codec_conditioner/Mmux_valid_sample131
    SLICE_X83Y26.B6      net (fanout=2)        0.207   leds_r_0_OBUF
    SLICE_X83Y26.CLK     Tas                   0.065   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT561
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60
    -------------------------------------------------  ---------------------------
    Total                                      1.049ns (0.555ns logic, 0.494ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.022ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.080ns (-2.054 - 3.026)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y27.AQ      Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X82Y27.B6      net (fanout=17)       0.312   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X82Y27.B       Tilo                  0.097   sample_reg/q<12>
                                                       music_player/codec_conditioner/Mmux_valid_sample131
    SLICE_X83Y26.B6      net (fanout=2)        0.207   leds_r_0_OBUF
    SLICE_X83Y26.CLK     Tas                   0.065   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT561
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60
    -------------------------------------------------  ---------------------------
    Total                                      1.022ns (0.503ns logic, 0.519ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (SLICE_X83Y28.A6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_14 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.399ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.079ns (-2.052 - 3.027)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_14 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y28.CQ      Tcko                  0.393   music_player/codec_conditioner/current_sample_latch/q<15>
                                                       music_player/codec_conditioner/current_sample_latch/q_14
    SLICE_X81Y28.A4      net (fanout=1)        0.529   music_player/codec_conditioner/current_sample_latch/q<14>
    SLICE_X81Y28.A       Tilo                  0.097   music_player/note_player/sine_read/shift_register1/q_0
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X83Y28.A6      net (fanout=3)        0.313   leds_r_2_OBUF
    SLICE_X83Y28.CLK     Tas                   0.067   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<61>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.557ns logic, 0.842ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_14 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.377ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.078ns (-2.052 - 3.026)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_14 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y28.CMUX    Tshcko                0.428   music_player/codec_conditioner/next_sample_latch/q<15>
                                                       music_player/codec_conditioner/next_sample_latch/q_14
    SLICE_X81Y28.A3      net (fanout=2)        0.472   music_player/codec_conditioner/next_sample_latch/q<14>
    SLICE_X81Y28.A       Tilo                  0.097   music_player/note_player/sine_read/shift_register1/q_0
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X83Y28.A6      net (fanout=3)        0.313   leds_r_2_OBUF
    SLICE_X83Y28.CLK     Tas                   0.067   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<61>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      1.377ns (0.592ns logic, 0.785ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.194ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.078ns (-2.052 - 3.026)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y27.AQ      Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X81Y28.A5      net (fanout=17)       0.376   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X81Y28.A       Tilo                  0.097   music_player/note_player/sine_read/shift_register1/q_0
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X83Y28.A6      net (fanout=3)        0.313   leds_r_2_OBUF
    SLICE_X83Y28.CLK     Tas                   0.067   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<61>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.505ns logic, 0.689ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y7.ADDRARDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_6 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.114 - 0.065)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_6 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X22Y17.AQ          Tcko                  0.164   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<7>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_6
    RAMB18_X1Y7.ADDRARDADDR9 net (fanout=5)        0.167   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<6>
    RAMB18_X1Y7.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.148ns (-0.019ns logic, 0.167ns route)
                                                           (-12.8% logic, 112.8% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y7.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_5 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.364 - 0.296)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_5 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X20Y17.CQ          Tcko                  0.164   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<5>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_5
    RAMB18_X1Y7.ADDRARDADDR8 net (fanout=4)        0.229   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<5>
    RAMB18_X1Y7.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.210ns (-0.019ns logic, 0.229ns route)
                                                           (-9.0% logic, 109.0% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y7.ADDRARDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_4 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.364 - 0.296)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_4 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X20Y17.AQ          Tcko                  0.164   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<5>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_4
    RAMB18_X1Y7.ADDRARDADDR7 net (fanout=5)        0.233   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<4>
    RAMB18_X1Y7.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.214ns (-0.019ns logic, 0.233ns route)
                                                           (-8.9% logic, 108.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.871ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Location pin: RAMB18_X1Y7.CLKARDCLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------
Slack: 19.241ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Logical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: adau1761_codec/codec_clock_gen/clkout0
--------------------------------------------------------------------------------
Slack: 19.293ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 0.770ns (Tmpw)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay<1>/CLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mshreg_bclk_delay_1/CLK
  Location pin: SLICE_X54Y26.CLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3413 paths analyzed, 656 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.459ns.
--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/busy_sr_24 (SLICE_X52Y15.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_6 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (0.542 - 0.653)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_6 to hdmi/Inst_i2c_sender/busy_sr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y18.CQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<7>
                                                       hdmi/Inst_i2c_sender/divider_6
    SLICE_X71Y17.A2      net (fanout=7)        0.755   hdmi/Inst_i2c_sender/divider<6>
    SLICE_X71Y17.A       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o<8>
    SLICE_X66Y17.B2      net (fanout=6)        0.635   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o
    SLICE_X66Y17.BMUX    Tilo                  0.251   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X52Y15.SR      net (fanout=6)        0.878   hdmi/Inst_i2c_sender/_n01542
    SLICE_X52Y15.CLK     Tsrck                 0.314   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_24
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (1.003ns logic, 2.268ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.250ns (Levels of Logic = 3)
  Clock Path Skew:      -0.112ns (0.542 - 0.654)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_1 to hdmi/Inst_i2c_sender/busy_sr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y17.BQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_1
    SLICE_X71Y17.B4      net (fanout=2)        0.312   hdmi/Inst_i2c_sender/divider<1>
    SLICE_X71Y17.B       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o<8>_SW0
    SLICE_X71Y17.A4      net (fanout=7)        0.325   N10
    SLICE_X71Y17.A       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o<8>
    SLICE_X66Y17.B2      net (fanout=6)        0.635   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o
    SLICE_X66Y17.BMUX    Tilo                  0.251   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X52Y15.SR      net (fanout=6)        0.878   hdmi/Inst_i2c_sender/_n01542
    SLICE_X52Y15.CLK     Tsrck                 0.314   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_24
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.100ns logic, 2.150ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/reg_value_13 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (0.542 - 0.653)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/reg_value_13 to hdmi/Inst_i2c_sender/busy_sr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y16.BQ      Tcko                  0.341   hdmi/Inst_i2c_sender/reg_value<15>
                                                       hdmi/Inst_i2c_sender/reg_value_13
    SLICE_X67Y17.A2      net (fanout=2)        0.599   hdmi/Inst_i2c_sender/reg_value<13>
    SLICE_X67Y17.A       Tilo                  0.097   N6
                                                       hdmi/Inst_i2c_sender/_n01541_SW0
    SLICE_X66Y17.A3      net (fanout=1)        0.360   N6
    SLICE_X66Y17.A       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n01541
    SLICE_X66Y17.B5      net (fanout=1)        0.190   hdmi/Inst_i2c_sender/_n01541
    SLICE_X66Y17.BMUX    Tilo                  0.255   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X52Y15.SR      net (fanout=6)        0.878   hdmi/Inst_i2c_sender/_n01542
    SLICE_X52Y15.CLK     Tsrck                 0.314   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_24
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (1.104ns logic, 2.027ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/busy_sr_23 (SLICE_X52Y15.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_6 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (0.542 - 0.653)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_6 to hdmi/Inst_i2c_sender/busy_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y18.CQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<7>
                                                       hdmi/Inst_i2c_sender/divider_6
    SLICE_X71Y17.A2      net (fanout=7)        0.755   hdmi/Inst_i2c_sender/divider<6>
    SLICE_X71Y17.A       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o<8>
    SLICE_X66Y17.B2      net (fanout=6)        0.635   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o
    SLICE_X66Y17.BMUX    Tilo                  0.251   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X52Y15.SR      net (fanout=6)        0.878   hdmi/Inst_i2c_sender/_n01542
    SLICE_X52Y15.CLK     Tsrck                 0.314   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (1.003ns logic, 2.268ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.250ns (Levels of Logic = 3)
  Clock Path Skew:      -0.112ns (0.542 - 0.654)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_1 to hdmi/Inst_i2c_sender/busy_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y17.BQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_1
    SLICE_X71Y17.B4      net (fanout=2)        0.312   hdmi/Inst_i2c_sender/divider<1>
    SLICE_X71Y17.B       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o<8>_SW0
    SLICE_X71Y17.A4      net (fanout=7)        0.325   N10
    SLICE_X71Y17.A       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o<8>
    SLICE_X66Y17.B2      net (fanout=6)        0.635   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o
    SLICE_X66Y17.BMUX    Tilo                  0.251   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X52Y15.SR      net (fanout=6)        0.878   hdmi/Inst_i2c_sender/_n01542
    SLICE_X52Y15.CLK     Tsrck                 0.314   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.100ns logic, 2.150ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/reg_value_13 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (0.542 - 0.653)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/reg_value_13 to hdmi/Inst_i2c_sender/busy_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y16.BQ      Tcko                  0.341   hdmi/Inst_i2c_sender/reg_value<15>
                                                       hdmi/Inst_i2c_sender/reg_value_13
    SLICE_X67Y17.A2      net (fanout=2)        0.599   hdmi/Inst_i2c_sender/reg_value<13>
    SLICE_X67Y17.A       Tilo                  0.097   N6
                                                       hdmi/Inst_i2c_sender/_n01541_SW0
    SLICE_X66Y17.A3      net (fanout=1)        0.360   N6
    SLICE_X66Y17.A       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n01541
    SLICE_X66Y17.B5      net (fanout=1)        0.190   hdmi/Inst_i2c_sender/_n01541
    SLICE_X66Y17.BMUX    Tilo                  0.255   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X52Y15.SR      net (fanout=6)        0.878   hdmi/Inst_i2c_sender/_n01542
    SLICE_X52Y15.CLK     Tsrck                 0.314   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (1.104ns logic, 2.027ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/busy_sr_26 (SLICE_X52Y15.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_6 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (0.542 - 0.653)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_6 to hdmi/Inst_i2c_sender/busy_sr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y18.CQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<7>
                                                       hdmi/Inst_i2c_sender/divider_6
    SLICE_X71Y17.A2      net (fanout=7)        0.755   hdmi/Inst_i2c_sender/divider<6>
    SLICE_X71Y17.A       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o<8>
    SLICE_X66Y17.B2      net (fanout=6)        0.635   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o
    SLICE_X66Y17.BMUX    Tilo                  0.251   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X52Y15.SR      net (fanout=6)        0.878   hdmi/Inst_i2c_sender/_n01542
    SLICE_X52Y15.CLK     Tsrck                 0.314   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_26
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (1.003ns logic, 2.268ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.250ns (Levels of Logic = 3)
  Clock Path Skew:      -0.112ns (0.542 - 0.654)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_1 to hdmi/Inst_i2c_sender/busy_sr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y17.BQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_1
    SLICE_X71Y17.B4      net (fanout=2)        0.312   hdmi/Inst_i2c_sender/divider<1>
    SLICE_X71Y17.B       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o<8>_SW0
    SLICE_X71Y17.A4      net (fanout=7)        0.325   N10
    SLICE_X71Y17.A       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o<8>
    SLICE_X66Y17.B2      net (fanout=6)        0.635   hdmi/Inst_i2c_sender/divider[8]_GND_102_o_equal_11_o
    SLICE_X66Y17.BMUX    Tilo                  0.251   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X52Y15.SR      net (fanout=6)        0.878   hdmi/Inst_i2c_sender/_n01542
    SLICE_X52Y15.CLK     Tsrck                 0.314   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_26
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.100ns logic, 2.150ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/reg_value_13 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (0.542 - 0.653)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/reg_value_13 to hdmi/Inst_i2c_sender/busy_sr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y16.BQ      Tcko                  0.341   hdmi/Inst_i2c_sender/reg_value<15>
                                                       hdmi/Inst_i2c_sender/reg_value_13
    SLICE_X67Y17.A2      net (fanout=2)        0.599   hdmi/Inst_i2c_sender/reg_value<13>
    SLICE_X67Y17.A       Tilo                  0.097   N6
                                                       hdmi/Inst_i2c_sender/_n01541_SW0
    SLICE_X66Y17.A3      net (fanout=1)        0.360   N6
    SLICE_X66Y17.A       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n01541
    SLICE_X66Y17.B5      net (fanout=1)        0.190   hdmi/Inst_i2c_sender/_n01541
    SLICE_X66Y17.BMUX    Tilo                  0.255   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X52Y15.SR      net (fanout=6)        0.878   hdmi/Inst_i2c_sender/_n01542
    SLICE_X52Y15.CLK     Tsrck                 0.314   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_26
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (1.104ns logic, 2.027ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/data_sr_9 (SLICE_X58Y16.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/reg_value_7 (FF)
  Destination:          hdmi/Inst_i2c_sender/data_sr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/reg_value_7 to hdmi/Inst_i2c_sender/data_sr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y16.DQ      Tcko                  0.141   hdmi/Inst_i2c_sender/reg_value<7>
                                                       hdmi/Inst_i2c_sender/reg_value_7
    SLICE_X58Y16.D5      net (fanout=1)        0.079   hdmi/Inst_i2c_sender/reg_value<7>
    SLICE_X58Y16.CLK     Tah         (-Th)     0.082   hdmi/Inst_i2c_sender/data_sr<8>
                                                       hdmi/Inst_i2c_sender/Mmux_data_sr[28]_data_sr[28]_mux_55_OUT291
                                                       hdmi/Inst_i2c_sender/data_sr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.059ns logic, 0.079ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/clk_first_quarter_9 (SLICE_X48Y15.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/busy_sr_28 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.273ns (0.761 - 0.488)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/busy_sr_28 to hdmi/Inst_i2c_sender/clk_first_quarter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y15.CMUX    Tshcko                0.181   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_28
    SLICE_X48Y15.A5      net (fanout=60)       0.316   hdmi/Inst_i2c_sender/busy_sr<28>
    SLICE_X48Y15.CLK     Tah         (-Th)     0.059   hdmi/Inst_i2c_sender/clk_first_quarter<13>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter[28]_clk_first_quarter[28]_mux_52_OUT<9>1
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.122ns logic, 0.316ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/data_sr_8 (SLICE_X58Y16.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/reg_value_6 (FF)
  Destination:          hdmi/Inst_i2c_sender/data_sr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/reg_value_6 to hdmi/Inst_i2c_sender/data_sr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y16.CQ      Tcko                  0.141   hdmi/Inst_i2c_sender/reg_value<7>
                                                       hdmi/Inst_i2c_sender/reg_value_6
    SLICE_X58Y16.D4      net (fanout=1)        0.121   hdmi/Inst_i2c_sender/reg_value<6>
    SLICE_X58Y16.CLK     Tah         (-Th)     0.076   hdmi/Inst_i2c_sender/data_sr<8>
                                                       hdmi/Inst_i2c_sender/Mmux_data_sr[28]_data_sr[28]_mux_55_OUT281
                                                       hdmi/Inst_i2c_sender/data_sr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.186ns (0.065ns logic, 0.121ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X62Y16.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X62Y16.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X62Y16.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 
1.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1145 paths analyzed, 224 endpoints analyzed, 22 failing endpoints
 22 timing errors detected. (22 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.065ns.
--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_12 (SLICE_X99Y49.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_4 (FF)
  Destination:          hdmi/hdmi_d_12 (FF)
  Requirement:          1.111ns
  Data Path Delay:      1.203ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.434ns (2.640 - 3.074)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_4 to hdmi/hdmi_d_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y59.CMUX    Tshcko                0.463   converted<7>
                                                       converted_4
    SLICE_X99Y49.A4      net (fanout=1)        0.673   converted<4>
    SLICE_X99Y49.CLK     Tas                   0.067   hdmi/hdmi_d<15>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT31
                                                       hdmi/hdmi_d_12
    -------------------------------------------------  ---------------------------
    Total                                      1.203ns (0.530ns logic, 0.673ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_13 (SLICE_X99Y49.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_17 (FF)
  Destination:          hdmi/hdmi_d_13 (FF)
  Requirement:          1.111ns
  Data Path Delay:      1.188ns (Levels of Logic = 1)
  Clock Path Skew:      -0.433ns (2.640 - 3.073)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_17 to hdmi/hdmi_d_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y58.AQ      Tcko                  0.393   converted<20>
                                                       converted_17
    SLICE_X99Y49.B5      net (fanout=5)        0.730   converted<17>
    SLICE_X99Y49.CLK     Tas                   0.065   hdmi/hdmi_d<15>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT41
                                                       hdmi/hdmi_d_13
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (0.458ns logic, 0.730ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_14 (SLICE_X99Y49.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_17 (FF)
  Destination:          hdmi/hdmi_d_14 (FF)
  Requirement:          1.111ns
  Data Path Delay:      1.177ns (Levels of Logic = 1)
  Clock Path Skew:      -0.433ns (2.640 - 3.073)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_17 to hdmi/hdmi_d_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y58.AQ      Tcko                  0.393   converted<20>
                                                       converted_17
    SLICE_X99Y49.C5      net (fanout=5)        0.719   converted<17>
    SLICE_X99Y49.CLK     Tas                   0.065   hdmi/hdmi_d<15>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT51
                                                       hdmi/hdmi_d_14
    -------------------------------------------------  ---------------------------
    Total                                      1.177ns (0.458ns logic, 0.719ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 1.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi/xpos_7 (SLICE_X67Y46.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/hcounter_7 (FF)
  Destination:          hdmi/xpos_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.327 - 0.294)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/hcounter_7 to hdmi/xpos_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y46.DQ      Tcko                  0.141   hdmi/hcounter<7>
                                                       hdmi/hcounter_7
    SLICE_X67Y46.DX      net (fanout=4)        0.151   hdmi/hcounter<7>
    SLICE_X67Y46.CLK     Tckdi       (-Th)     0.078   wd_top/wd/valid_pixel17
                                                       hdmi/xpos_7
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.063ns logic, 0.151ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/xpos_10 (SLICE_X69Y46.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/hcounter_10 (FF)
  Destination:          hdmi/xpos_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.202ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.087 - 0.072)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/hcounter_10 to hdmi/xpos_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y47.CQ      Tcko                  0.141   hdmi/hcounter<10>
                                                       hdmi/hcounter_10
    SLICE_X69Y46.CX      net (fanout=5)        0.131   hdmi/hcounter<10>
    SLICE_X69Y46.CLK     Tckdi       (-Th)     0.070   hdmi/xpos<10>
                                                       hdmi/xpos_10
    -------------------------------------------------  ---------------------------
    Total                                      0.202ns (0.071ns logic, 0.131ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/xpos_8 (SLICE_X69Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/hcounter_8 (FF)
  Destination:          hdmi/xpos_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.087 - 0.072)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/hcounter_8 to hdmi/xpos_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y47.AQ      Tcko                  0.141   hdmi/hcounter<10>
                                                       hdmi/hcounter_8
    SLICE_X69Y46.AX      net (fanout=5)        0.142   hdmi/hcounter<8>
    SLICE_X69Y46.CLK     Tckdi       (-Th)     0.070   hdmi/xpos<10>
                                                       hdmi/xpos_8
    -------------------------------------------------  ---------------------------
    Total                                      0.213ns (0.071ns logic, 0.142ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 1.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.292ns (period - min period limit)
  Period: 5.555ns
  Min period limit: 1.263ns (791.766MHz) (Tockper)
  Physical resource: hdmi_clock_OBUF/CLK
  Logical resource: hdmi/ODDR_inst/CK
  Location pin: OLOGIC_X1Y23.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 4.555ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.555ns
  Low pulse: 2.777ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: hdmi/hcounter<3>/CLK
  Logical resource: hdmi/hcounter_0/CK
  Location pin: SLICE_X70Y45.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 4.555ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.555ns
  High pulse: 2.777ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: hdmi/hcounter<3>/CLK
  Logical resource: hdmi/hcounter_0/CK
  Location pin: SLICE_X70Y45.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|     13.534ns|     84.740ns|          136|           54|   7633490147|         8442|
| TS_adau1761_codec_codec_clock_|     20.833ns|    176.542ns|          N/A|           32|            0|         3884|            0|
| gen_clkout0                   |             |             |             |             |             |             |             |
| TS_hdmi_clk                   |     10.000ns|      3.459ns|          N/A|            0|            0|         3413|            0|
| TS_hdmi_clk_vgax2             |      5.556ns|      9.065ns|          N/A|           22|            0|         1145|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.534|         |    2.389|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 190  Score: 532398  (Setup/Max: 532398, Hold: 0)

Constraints cover 7633498589 paths, 0 nets, and 4151 connections

Design statistics:
   Minimum period: 176.542ns{1}   (Maximum frequency:   5.664MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 29 20:03:39 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



