SystemVerilog Assertions for PCIe protocol checks
