
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308206    0.002037    1.552132 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003740    0.181838    1.220507    2.772640 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.181838    0.000040    2.772679 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002786    0.178258    0.439399    3.212078 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.178258    0.000027    3.212105 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.212105   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308206    0.002213    1.552308 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.802308   clock uncertainty
                                  0.000000    1.802308   clock reconvergence pessimism
                                  0.164974    1.967282   library hold time
                                              1.967282   data required time
---------------------------------------------------------------------------------------------
                                              1.967282   data required time
                                             -3.212105   data arrival time
---------------------------------------------------------------------------------------------
                                              1.244823   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001192    1.537689 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003763    0.182171    1.216228    2.753917 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.182171    0.000040    2.753957 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002799    0.178447    0.439683    3.193640 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.178447    0.000027    3.193667 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.193667   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001121    1.537618 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787618   clock uncertainty
                                  0.000000    1.787618   clock reconvergence pessimism
                                  0.160577    1.948195   library hold time
                                              1.948195   data required time
---------------------------------------------------------------------------------------------
                                              1.948195   data required time
                                             -3.193667   data arrival time
---------------------------------------------------------------------------------------------
                                              1.245472   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000147    3.049570 ^ _1207_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003755    0.246061    0.208519    3.258089 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.246061    0.000040    3.258129 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.258129   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001017    1.537514 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787514   clock uncertainty
                                  0.000000    1.787514   clock reconvergence pessimism
                                  0.147158    1.934671   library hold time
                                              1.934671   data required time
---------------------------------------------------------------------------------------------
                                              1.934671   data required time
                                             -3.258129   data arrival time
---------------------------------------------------------------------------------------------
                                              1.323457   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001121    1.537618 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012903    0.314458    1.332329    2.869947 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.314458    0.000169    2.870116 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003135    0.182665    0.486676    3.356792 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.182665    0.000032    3.356824 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.356824   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000701    1.537197 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787197   clock uncertainty
                                  0.000000    1.787197   clock reconvergence pessimism
                                  0.159804    1.947001   library hold time
                                              1.947001   data required time
---------------------------------------------------------------------------------------------
                                              1.947001   data required time
                                             -3.356824   data arrival time
---------------------------------------------------------------------------------------------
                                              1.409822   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308205    0.001852    1.551947 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015616    0.352132    1.367523    2.919470 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.352132    0.000404    2.919874 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005241    0.291911    0.273504    3.193378 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.291911    0.000097    3.193475 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003196    0.212231    0.192639    3.386113 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.212231    0.000034    3.386147 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.386147   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000741    1.550836 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.800836   clock uncertainty
                                  0.000000    1.800836   clock reconvergence pessimism
                                  0.158746    1.959582   library hold time
                                              1.959582   data required time
---------------------------------------------------------------------------------------------
                                              1.959582   data required time
                                             -3.386147   data arrival time
---------------------------------------------------------------------------------------------
                                              1.426565   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308206    0.002213    1.552308 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004686    0.195616    1.233647    2.785955 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.195616    0.000046    2.786000 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.015853    0.525456    0.358667    3.144667 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.525456    0.000120    3.144787 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003179    0.283053    0.250052    3.394839 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.283053    0.000057    3.394896 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.394896   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000731    1.537227 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787227   clock uncertainty
                                  0.000000    1.787227   clock reconvergence pessimism
                                  0.136045    1.923272   library hold time
                                              1.923272   data required time
---------------------------------------------------------------------------------------------
                                              1.923272   data required time
                                             -3.394896   data arrival time
---------------------------------------------------------------------------------------------
                                              1.471624   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328556    0.001261    1.564372 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011543    0.295533    1.325978    2.890350 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.295533    0.000264    2.890614 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006269    0.315244    0.275601    3.166216 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.315244    0.000074    3.166289 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002795    0.310601    0.256656    3.422945 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.310601    0.000027    3.422973 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.422973   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328556    0.001261    1.564372 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.814372   clock uncertainty
                                  0.000000    1.814372   clock reconvergence pessimism
                                  0.136480    1.950852   library hold time
                                              1.950852   data required time
---------------------------------------------------------------------------------------------
                                              1.950852   data required time
                                             -3.422973   data arrival time
---------------------------------------------------------------------------------------------
                                              1.472120   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000954    1.551049 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012807    0.313122    1.335781    2.886830 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.313122    0.000220    2.887050 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010451    0.387075    0.309326    3.196375 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.387075    0.000096    3.196471 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004442    0.263768    0.225963    3.422434 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.263768    0.000091    3.422526 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.422526   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000954    1.551049 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801049   clock uncertainty
                                  0.000000    1.801049   clock reconvergence pessimism
                                  0.146200    1.947250   library hold time
                                              1.947250   data required time
---------------------------------------------------------------------------------------------
                                              1.947250   data required time
                                             -3.422526   data arrival time
---------------------------------------------------------------------------------------------
                                              1.475276   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000741    1.550836 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010547    0.412213    1.501607    3.052443 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.412213    0.000077    3.052520 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011199    0.414619    0.331225    3.383744 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.414619    0.000201    3.383946 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.383946   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000352    1.540649 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790649   clock uncertainty
                                  0.000000    1.790649   clock reconvergence pessimism
                                  0.097654    1.888303   library hold time
                                              1.888303   data required time
---------------------------------------------------------------------------------------------
                                              1.888303   data required time
                                             -3.383946   data arrival time
---------------------------------------------------------------------------------------------
                                              1.495643   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000540    1.537696 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021914    0.442390    1.432559    2.970255 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.442390    0.000269    2.970524 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005428    0.282072    0.259780    3.230304 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.282072    0.000103    3.230406 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003518    0.277907    0.242559    3.472965 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.277907    0.000067    3.473032 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.473032   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000540    1.537696 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787696   clock uncertainty
                                  0.000000    1.787696   clock reconvergence pessimism
                                  0.138052    1.925748   library hold time
                                              1.925748   data required time
---------------------------------------------------------------------------------------------
                                              1.925748   data required time
                                             -3.473032   data arrival time
---------------------------------------------------------------------------------------------
                                              1.547283   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000890    1.532761 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020774    0.426062    1.419252    2.952013 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.426062    0.000346    2.952359 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005541    0.365122    0.337228    3.289587 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.365122    0.000061    3.289648 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003658    0.226814    0.192223    3.481871 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.226814    0.000070    3.481941 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.481941   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000890    1.532761 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.782761   clock uncertainty
                                  0.000000    1.782761   clock reconvergence pessimism
                                  0.150467    1.933227   library hold time
                                              1.933227   data required time
---------------------------------------------------------------------------------------------
                                              1.933227   data required time
                                             -3.481941   data arrival time
---------------------------------------------------------------------------------------------
                                              1.548714   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000406    1.540702 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009905    0.272870    1.299582    2.840284 v _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.272870    0.000095    2.840379 v _2018_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005451    0.479485    0.430542    3.270921 ^ _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.479485    0.000060    3.270981 ^ _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003761    0.232157    0.253327    3.524308 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.232157    0.000072    3.524380 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.524380   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328558    0.002038    1.565149 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.815149   clock uncertainty
                                  0.000000    1.815149   clock reconvergence pessimism
                                  0.159444    1.974593   library hold time
                                              1.974593   data required time
---------------------------------------------------------------------------------------------
                                              1.974593   data required time
                                             -3.524380   data arrival time
---------------------------------------------------------------------------------------------
                                              1.549787   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000396    1.546142 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008763    0.257070    1.288181    2.834324 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.257070    0.000093    2.834417 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.035621    0.543923    0.396670    3.231087 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                                         _0602_ (net)
                      0.543923    0.000466    3.231553 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004006    0.276746    0.287591    3.519144 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.276746    0.000076    3.519220 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.519220   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000396    1.546142 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796142   clock uncertainty
                                  0.000000    1.796142   clock reconvergence pessimism
                                  0.140561    1.936703   library hold time
                                              1.936703   data required time
---------------------------------------------------------------------------------------------
                                              1.936703   data required time
                                             -3.519220   data arrival time
---------------------------------------------------------------------------------------------
                                              1.582517   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308207    0.002259    1.552354 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012651    0.310959    1.334030    2.886384 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.310959    0.000208    2.886592 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004635    0.473179    0.347927    3.234519 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.473179    0.000049    3.234568 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002951    0.309486    0.288733    3.523301 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.309486    0.000030    3.523331 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.523331   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308207    0.002259    1.552354 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.802354   clock uncertainty
                                  0.000000    1.802354   clock reconvergence pessimism
                                  0.132467    1.934821   library hold time
                                              1.934821   data required time
---------------------------------------------------------------------------------------------
                                              1.934821   data required time
                                             -3.523331   data arrival time
---------------------------------------------------------------------------------------------
                                              1.588510   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001413    1.551982 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016785    0.368387    1.381331    2.933314 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.368387    0.000312    2.933626 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005479    0.478659    0.402445    3.336070 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.478659    0.000060    3.336130 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004190    0.246242    0.216953    3.553083 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.246242    0.000081    3.553164 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.553164   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001413    1.551982 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801982   clock uncertainty
                                  0.000000    1.801982   clock reconvergence pessimism
                                  0.152001    1.953983   library hold time
                                              1.953983   data required time
---------------------------------------------------------------------------------------------
                                              1.953983   data required time
                                             -3.553164   data arrival time
---------------------------------------------------------------------------------------------
                                              1.599181   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000790    1.539183 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027233    0.518894    1.487002    3.026185 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.518894    0.000231    3.026416 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005543    0.334571    0.327181    3.353597 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.334571    0.000060    3.353656 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003339    0.224269    0.188191    3.541847 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.224269    0.000061    3.541908 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.541908   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000790    1.539183 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789183   clock uncertainty
                                  0.000000    1.789183   clock reconvergence pessimism
                                  0.153200    1.942383   library hold time
                                              1.942383   data required time
---------------------------------------------------------------------------------------------
                                              1.942383   data required time
                                             -3.541908   data arrival time
---------------------------------------------------------------------------------------------
                                              1.599525   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000733    1.532604 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012756    0.312411    1.329376    2.861980 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.312411    0.000203    2.862182 v _2067_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005780    0.299011    0.271797    3.133979 ^ _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.299011    0.000113    3.134092 ^ _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004622    0.426442    0.355951    3.490043 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.426442    0.000095    3.490138 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.490138   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000733    1.532604 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.782604   clock uncertainty
                                  0.000000    1.782604   clock reconvergence pessimism
                                  0.091726    1.874329   library hold time
                                              1.874329   data required time
---------------------------------------------------------------------------------------------
                                              1.874329   data required time
                                             -3.490138   data arrival time
---------------------------------------------------------------------------------------------
                                              1.615809   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001440    1.552009 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015487    0.350362    1.366752    2.918761 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.350362    0.000185    2.918947 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005511    0.298562    0.277931    3.196877 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.298562    0.000104    3.196981 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003215    0.383245    0.331987    3.528969 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.383245    0.000034    3.529002 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.529002   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001440    1.552009 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.802009   clock uncertainty
                                  0.000000    1.802009   clock reconvergence pessimism
                                  0.110845    1.912854   library hold time
                                              1.912854   data required time
---------------------------------------------------------------------------------------------
                                              1.912854   data required time
                                             -3.529002   data arrival time
---------------------------------------------------------------------------------------------
                                              1.616148   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000408    1.541520 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024168    0.474679    1.456075    2.997594 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.474679    0.000288    2.997882 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005339    0.337900    0.348939    3.346821 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.337900    0.000054    3.346875 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004735    0.246952    0.208838    3.555713 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.246952    0.000093    3.555805 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.555805   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000408    1.541520 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791520   clock uncertainty
                                  0.000000    1.791520   clock reconvergence pessimism
                                  0.148068    1.939588   library hold time
                                              1.939588   data required time
---------------------------------------------------------------------------------------------
                                              1.939588   data required time
                                             -3.555805   data arrival time
---------------------------------------------------------------------------------------------
                                              1.616218   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001477    1.552047 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.019590    0.408424    1.413150    2.965197 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.408424    0.000278    2.965475 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006703    0.338598    0.317176    3.282651 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.338598    0.000144    3.282795 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003095    0.324600    0.264833    3.547628 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.324600    0.000030    3.547658 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.547658   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001477    1.552047 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.802047   clock uncertainty
                                  0.000000    1.802047   clock reconvergence pessimism
                                  0.128462    1.930508   library hold time
                                              1.930508   data required time
---------------------------------------------------------------------------------------------
                                              1.930508   data required time
                                             -3.547658   data arrival time
---------------------------------------------------------------------------------------------
                                              1.617149   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001324    1.534865 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029535    0.552250    1.508665    3.043530 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.552250    0.000354    3.043884 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007069    0.340008    0.320602    3.364486 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.340008    0.000151    3.364637 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003089    0.226037    0.195796    3.560432 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.226037    0.000032    3.560464 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.560464   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001324    1.534865 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.784865   clock uncertainty
                                  0.000000    1.784865   clock reconvergence pessimism
                                  0.151556    1.936420   library hold time
                                              1.936420   data required time
---------------------------------------------------------------------------------------------
                                              1.936420   data required time
                                             -3.560464   data arrival time
---------------------------------------------------------------------------------------------
                                              1.624044   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308203    0.001316    1.551411 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014637    0.338531    1.356476    2.907887 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.338531    0.000282    2.908169 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005100    0.545640    0.399118    3.307287 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.545640    0.000054    3.307340 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003562    0.294475    0.260669    3.568010 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.294475    0.000040    3.568049 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.568049   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308203    0.001316    1.551411 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801411   clock uncertainty
                                  0.000000    1.801411   clock reconvergence pessimism
                                  0.136976    1.938386   library hold time
                                              1.938386   data required time
---------------------------------------------------------------------------------------------
                                              1.938386   data required time
                                             -3.568049   data arrival time
---------------------------------------------------------------------------------------------
                                              1.629663   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000782    1.524690 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029436    0.550826    1.504805    3.029495 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.550826    0.000223    3.029718 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005255    0.300558    0.283643    3.313361 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.300558    0.000099    3.313460 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002908    0.269974    0.235291    3.548751 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.269974    0.000029    3.548780 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.548780   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000782    1.524690 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.774690   clock uncertainty
                                  0.000000    1.774690   clock reconvergence pessimism
                                  0.136890    1.911580   library hold time
                                              1.911580   data required time
---------------------------------------------------------------------------------------------
                                              1.911580   data required time
                                             -3.548780   data arrival time
---------------------------------------------------------------------------------------------
                                              1.637200   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000614    1.559754 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020410    0.420856    1.424866    2.984620 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.420856    0.000254    2.984874 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007559    0.494897    0.408599    3.393472 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.494897    0.000171    3.393643 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004103    0.257233    0.206195    3.599838 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.257233    0.000076    3.599914 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.599914   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000614    1.559754 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.809754   clock uncertainty
                                  0.000000    1.809754   clock reconvergence pessimism
                                  0.151373    1.961127   library hold time
                                              1.961127   data required time
---------------------------------------------------------------------------------------------
                                              1.961127   data required time
                                             -3.599914   data arrival time
---------------------------------------------------------------------------------------------
                                              1.638787   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000806    1.532676 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025408    0.492490    1.466001    2.998677 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.492490    0.000216    2.998893 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006697    0.398494    0.379347    3.378240 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.398494    0.000192    3.378433 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004248    0.245354    0.203842    3.582275 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.245354    0.000084    3.582359 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.582359   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000806    1.532676 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.782676   clock uncertainty
                                  0.000000    1.782676   clock reconvergence pessimism
                                  0.146125    1.928801   library hold time
                                              1.928801   data required time
---------------------------------------------------------------------------------------------
                                              1.928801   data required time
                                             -3.582359   data arrival time
---------------------------------------------------------------------------------------------
                                              1.653558   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000718    1.537873 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027469    0.522262    1.488615    3.026489 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.522262    0.000332    3.026820 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005629    0.440014    0.395346    3.422166 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.440014    0.000063    3.422229 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003051    0.227042    0.185210    3.607439 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.227042    0.000032    3.607471 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.607471   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000718    1.537873 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787873   clock uncertainty
                                  0.000000    1.787873   clock reconvergence pessimism
                                  0.152131    1.940004   library hold time
                                              1.940004   data required time
---------------------------------------------------------------------------------------------
                                              1.940004   data required time
                                             -3.607471   data arrival time
---------------------------------------------------------------------------------------------
                                              1.667467   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000766    1.533806 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024267    0.476097    1.455214    2.989019 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.476097    0.000220    2.989239 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005487    0.325540    0.313724    3.302963 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.325540    0.000064    3.303027 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003426    0.331742    0.271184    3.574211 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.331742    0.000064    3.574275 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.574275   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000766    1.533806 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783806   clock uncertainty
                                  0.000000    1.783806   clock reconvergence pessimism
                                  0.120840    1.904645   library hold time
                                              1.904645   data required time
---------------------------------------------------------------------------------------------
                                              1.904645   data required time
                                             -3.574275   data arrival time
---------------------------------------------------------------------------------------------
                                              1.669630   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328558    0.002033    1.565144 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025154    0.488862    1.474019    3.039163 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.488862    0.000230    3.039393 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005335    0.426011    0.377967    3.417360 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.426011    0.000054    3.417413 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004959    0.265482    0.217507    3.634920 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.265482    0.000107    3.635028 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.635028   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328558    0.002033    1.565144 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.815144   clock uncertainty
                                  0.000000    1.815144   clock reconvergence pessimism
                                  0.150035    1.965179   library hold time
                                              1.965179   data required time
---------------------------------------------------------------------------------------------
                                              1.965179   data required time
                                             -3.635028   data arrival time
---------------------------------------------------------------------------------------------
                                              1.669849   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000772    1.541069 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014868    0.341748    1.355761    2.896830 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.341748    0.000232    2.897062 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005403    0.518919    0.404895    3.301956 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.518919    0.000067    3.302023 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003460    0.252211    0.308172    3.610195 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.252211    0.000066    3.610261 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.610261   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000772    1.541069 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791069   clock uncertainty
                                  0.000000    1.791069   clock reconvergence pessimism
                                  0.146442    1.937510   library hold time
                                              1.937510   data required time
---------------------------------------------------------------------------------------------
                                              1.937510   data required time
                                             -3.610261   data arrival time
---------------------------------------------------------------------------------------------
                                              1.672751   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308205    0.001852    1.551947 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015616    0.352132    1.367523    2.919470 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.352132    0.000359    2.919829 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005164    0.496893    0.376288    3.296117 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.496893    0.000104    3.296221 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003553    0.327666    0.305614    3.601835 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.327666    0.000068    3.601903 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.601903   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308205    0.001852    1.551947 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801947   clock uncertainty
                                  0.000000    1.801947   clock reconvergence pessimism
                                  0.127005    1.928952   library hold time
                                              1.928952   data required time
---------------------------------------------------------------------------------------------
                                              1.928952   data required time
                                             -3.601903   data arrival time
---------------------------------------------------------------------------------------------
                                              1.672951   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000328    1.546074 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030052    0.559763    1.516896    3.062970 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.559763    0.000337    3.063308 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005994    0.365352    0.387955    3.451263 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.365352    0.000120    3.451383 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002924    0.211926    0.179928    3.631311 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.211926    0.000030    3.631341 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.631341   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000328    1.546074 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796074   clock uncertainty
                                  0.000000    1.796074   clock reconvergence pessimism
                                  0.157061    1.953135   library hold time
                                              1.953135   data required time
---------------------------------------------------------------------------------------------
                                              1.953135   data required time
                                             -3.631341   data arrival time
---------------------------------------------------------------------------------------------
                                              1.678205   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000703    1.546449 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026433    0.507266    1.480389    3.026839 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.507266    0.000397    3.027236 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004747    0.307749    0.307914    3.335150 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.307749    0.000088    3.335238 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003172    0.316757    0.272514    3.607752 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.316757    0.000033    3.607785 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.607785   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000703    1.546449 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796449   clock uncertainty
                                  0.000000    1.796449   clock reconvergence pessimism
                                  0.128541    1.924990   library hold time
                                              1.924990   data required time
---------------------------------------------------------------------------------------------
                                              1.924990   data required time
                                             -3.607785   data arrival time
---------------------------------------------------------------------------------------------
                                              1.682794   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000830    1.524738 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.027305    0.519830    1.483066    3.007804 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.519830    0.000412    3.008216 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005026    0.316648    0.317024    3.325241 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.316648    0.000095    3.325336 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003215    0.323384    0.265936    3.591271 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.323384    0.000058    3.591330 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.591330   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000830    1.524738 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.774739   clock uncertainty
                                  0.000000    1.774739   clock reconvergence pessimism
                                  0.120845    1.895584   library hold time
                                              1.895584   data required time
---------------------------------------------------------------------------------------------
                                              1.895584   data required time
                                             -3.591330   data arrival time
---------------------------------------------------------------------------------------------
                                              1.695746   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323226    0.001276    1.560415 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024666    0.481827    1.467822    3.028237 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.481827    0.000186    3.028423 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005314    0.322130    0.311978    3.340401 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.322130    0.000061    3.340462 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004406    0.363785    0.292397    3.632859 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.363785    0.000088    3.632947 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.632947   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323226    0.001276    1.560415 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.810415   clock uncertainty
                                  0.000000    1.810415   clock reconvergence pessimism
                                  0.119365    1.929780   library hold time
                                              1.929780   data required time
---------------------------------------------------------------------------------------------
                                              1.929780   data required time
                                             -3.632947   data arrival time
---------------------------------------------------------------------------------------------
                                              1.703167   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000632    1.539024 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020751    0.425741    1.421432    2.960456 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.425741    0.000265    2.960721 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005733    0.323061    0.303918    3.264639 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.323061    0.000064    3.264703 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003206    0.390313    0.332594    3.597297 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.390313    0.000034    3.597330 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.597330   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000632    1.539024 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789024   clock uncertainty
                                  0.000000    1.789024   clock reconvergence pessimism
                                  0.104846    1.893871   library hold time
                                              1.893871   data required time
---------------------------------------------------------------------------------------------
                                              1.893871   data required time
                                             -3.597330   data arrival time
---------------------------------------------------------------------------------------------
                                              1.703460   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000413    1.533453 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028483    0.536974    1.497807    3.031259 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.536974    0.000179    3.031438 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006060    0.450289    0.410238    3.441676 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.450289    0.000117    3.441793 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004069    0.249469    0.203368    3.645161 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.249469    0.000046    3.645207 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.645207   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000413    1.533453 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783453   clock uncertainty
                                  0.000000    1.783453   clock reconvergence pessimism
                                  0.145555    1.929008   library hold time
                                              1.929008   data required time
---------------------------------------------------------------------------------------------
                                              1.929008   data required time
                                             -3.645207   data arrival time
---------------------------------------------------------------------------------------------
                                              1.716199   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000722    1.539114 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020470    0.421750    1.418668    2.957783 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.421750    0.000133    2.957915 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006170    0.333885    0.311081    3.268996 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.333885    0.000070    3.269066 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003748    0.401411    0.343542    3.612608 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.401411    0.000070    3.612678 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.612678   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000722    1.539114 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789114   clock uncertainty
                                  0.000000    1.789114   clock reconvergence pessimism
                                  0.101512    1.890627   library hold time
                                              1.890627   data required time
---------------------------------------------------------------------------------------------
                                              1.890627   data required time
                                             -3.612678   data arrival time
---------------------------------------------------------------------------------------------
                                              1.722051   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000741    1.550836 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010547    0.412213    1.501607    3.052443 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.412213    0.000077    3.052520 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011199    0.414619    0.331225    3.383744 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.414619    0.000212    3.383956 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003478    0.233016    0.217179    3.601135 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.233016    0.000037    3.601173 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.601173   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000467    1.540763 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790763   clock uncertainty
                                  0.000000    1.790763   clock reconvergence pessimism
                                  0.088012    1.878775   library hold time
                                              1.878775   data required time
---------------------------------------------------------------------------------------------
                                              1.878775   data required time
                                             -3.601173   data arrival time
---------------------------------------------------------------------------------------------
                                              1.722398   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000675    1.546421 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013381    0.321093    1.340455    2.886876 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.321093    0.000197    2.887073 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.022099    0.680481    0.493666    3.380739 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.680481    0.000329    3.381068 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003364    0.258621    0.286409    3.667477 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.258621    0.000036    3.667513 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.667513   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000675    1.546421 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796421   clock uncertainty
                                  0.000000    1.796421   clock reconvergence pessimism
                                  0.146005    1.942426   library hold time
                                              1.942426   data required time
---------------------------------------------------------------------------------------------
                                              1.942426   data required time
                                             -3.667513   data arrival time
---------------------------------------------------------------------------------------------
                                              1.725087   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328555    0.000651    1.563762 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.047332    0.490069    1.566935    3.130697 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                                         lf_inst.integrator[11] (net)
                      0.490069    0.000401    3.131098 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005583    0.428846    0.384367    3.515465 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.428846    0.000111    3.515576 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003636    0.236463    0.194819    3.710395 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.236463    0.000068    3.710463 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                              3.710463   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328555    0.000651    1.563762 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  0.250000    1.813762   clock uncertainty
                                  0.000000    1.813762   clock reconvergence pessimism
                                  0.171261    1.985023   library hold time
                                              1.985023   data required time
---------------------------------------------------------------------------------------------
                                              1.985023   data required time
                                             -3.710463   data arrival time
---------------------------------------------------------------------------------------------
                                              1.725440   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000786    1.539179 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026385    0.506598    1.478309    3.017488 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.506598    0.000210    3.017698 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010564    0.422039    0.368558    3.386256 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.422039    0.000079    3.386336 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003386    0.303031    0.261379    3.647715 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.303031    0.000064    3.647779 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.647779   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000786    1.539179 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789179   clock uncertainty
                                  0.000000    1.789179   clock reconvergence pessimism
                                  0.131066    1.920245   library hold time
                                              1.920245   data required time
---------------------------------------------------------------------------------------------
                                              1.920245   data required time
                                             -3.647779   data arrival time
---------------------------------------------------------------------------------------------
                                              1.727533   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000839    1.541136 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021054    0.430066    1.424562    2.965698 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.430066    0.000338    2.966036 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007381    0.527144    0.506830    3.472866 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.527144    0.000163    3.473028 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002840    0.234243    0.203298    3.676327 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.234243    0.000027    3.676354 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.676354   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791085   clock uncertainty
                                  0.000000    1.791085   clock reconvergence pessimism
                                  0.151481    1.942566   library hold time
                                              1.942566   data required time
---------------------------------------------------------------------------------------------
                                              1.942566   data required time
                                             -3.676354   data arrival time
---------------------------------------------------------------------------------------------
                                              1.733787   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001330    1.540035 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021190    0.432022    1.425952    2.965987 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.432022    0.000257    2.966244 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006283    0.338609    0.316288    3.282532 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.338609    0.000073    3.282605 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003809    0.403633    0.344915    3.627520 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.403633    0.000074    3.627594 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.627594   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001330    1.540035 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790035   clock uncertainty
                                  0.000000    1.790035   clock reconvergence pessimism
                                  0.100948    1.890984   library hold time
                                              1.890984   data required time
---------------------------------------------------------------------------------------------
                                              1.890984   data required time
                                             -3.627594   data arrival time
---------------------------------------------------------------------------------------------
                                              1.736610   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000372    1.533412 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.026488    0.508066    1.477606    3.011018 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.508066    0.000370    3.011387 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004738    0.312238    0.307988    3.319376 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.312238    0.000049    3.319424 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005371    0.394525    0.312700    3.632125 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.394525    0.000114    3.632239 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.632239   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000372    1.533412 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783412   clock uncertainty
                                  0.000000    1.783412   clock reconvergence pessimism
                                  0.101980    1.885392   library hold time
                                              1.885392   data required time
---------------------------------------------------------------------------------------------
                                              1.885392   data required time
                                             -3.632239   data arrival time
---------------------------------------------------------------------------------------------
                                              1.746847   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308204    0.001682    1.551777 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018668    0.394927    1.402203    2.953979 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.394927    0.000153    2.954133 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005100    0.502623    0.486002    3.440134 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.502623    0.000052    3.440187 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003777    0.288997    0.257538    3.697725 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.288997    0.000076    3.697801 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.697801   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308204    0.001682    1.551777 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801777   clock uncertainty
                                  0.000000    1.801777   clock reconvergence pessimism
                                  0.138622    1.940398   library hold time
                                              1.940398   data required time
---------------------------------------------------------------------------------------------
                                              1.940398   data required time
                                             -3.697801   data arrival time
---------------------------------------------------------------------------------------------
                                              1.757403   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286396    0.001630    1.535172 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029632    0.553606    1.509460    3.044632 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.553606    0.000469    3.045100 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006007    0.352234    0.346677    3.391778 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.352234    0.000070    3.391847 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003609    0.341715    0.277120    3.668968 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.341715    0.000069    3.669037 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.669037   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286396    0.001630    1.535172 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.785172   clock uncertainty
                                  0.000000    1.785172   clock reconvergence pessimism
                                  0.118125    1.903296   library hold time
                                              1.903296   data required time
---------------------------------------------------------------------------------------------
                                              1.903296   data required time
                                             -3.669037   data arrival time
---------------------------------------------------------------------------------------------
                                              1.765741   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000708    1.524617 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026209    0.504038    1.472162    2.996778 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.504038    0.000336    2.997115 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005040    0.314135    0.312840    3.309954 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.314135    0.000094    3.310049 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003255    0.391082    0.332383    3.642432 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.391082    0.000034    3.642466 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.642466   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000708    1.524617 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.774617   clock uncertainty
                                  0.000000    1.774617   clock reconvergence pessimism
                                  0.100509    1.875125   library hold time
                                              1.875125   data required time
---------------------------------------------------------------------------------------------
                                              1.875125   data required time
                                             -3.642466   data arrival time
---------------------------------------------------------------------------------------------
                                              1.767341   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000479    1.538872 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019101    0.401084    1.403655    2.942527 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.401084    0.000113    2.942640 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005813    0.475362    0.496958    3.439598 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.475362    0.000064    3.439663 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004799    0.278793    0.256001    3.695664 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.278793    0.000099    3.695762 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.695762   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000479    1.538872 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.788872   clock uncertainty
                                  0.000000    1.788872   clock reconvergence pessimism
                                  0.138347    1.927219   library hold time
                                              1.927219   data required time
---------------------------------------------------------------------------------------------
                                              1.927219   data required time
                                             -3.695762   data arrival time
---------------------------------------------------------------------------------------------
                                              1.768544   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308207    0.002302    1.552397 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023054    0.458743    1.448241    3.000638 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.458743    0.000159    3.000797 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004556    0.453201    0.399665    3.400462 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.453201    0.000045    3.400507 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002853    0.345903    0.303475    3.703983 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.345903    0.000028    3.704011 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.704011   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308207    0.002302    1.552397 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.802397   clock uncertainty
                                  0.000000    1.802397   clock reconvergence pessimism
                                  0.121527    1.923925   library hold time
                                              1.923925   data required time
---------------------------------------------------------------------------------------------
                                              1.923925   data required time
                                             -3.704011   data arrival time
---------------------------------------------------------------------------------------------
                                              1.780086   slack (MET)


Startpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000731    1.537227 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010982    0.287784    1.310606    2.847834 v _2330_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[2] (net)
                      0.287784    0.000107    2.847941 v _1199_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005723    0.634197    0.492103    3.340044 ^ _1199_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0615_ (net)
                      0.634197    0.000110    3.340154 ^ _1200_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002902    0.397442    0.338561    3.678715 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.397442    0.000029    3.678744 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.678744   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000683    1.537179 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787179   clock uncertainty
                                  0.000000    1.787179   clock reconvergence pessimism
                                  0.101682    1.888861   library hold time
                                              1.888861   data required time
---------------------------------------------------------------------------------------------
                                              1.888861   data required time
                                             -3.678744   data arrival time
---------------------------------------------------------------------------------------------
                                              1.789883   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000510    1.538903 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.026652    0.510428    1.480934    3.019837 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.510428    0.000495    3.020332 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006238    0.343757    0.338561    3.358893 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.343757    0.000128    3.359021 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003324    0.396711    0.337476    3.696497 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.396711    0.000035    3.696532 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.696532   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000510    1.538903 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.788903   clock uncertainty
                                  0.000000    1.788903   clock reconvergence pessimism
                                  0.102924    1.891827   library hold time
                                              1.891827   data required time
---------------------------------------------------------------------------------------------
                                              1.891827   data required time
                                             -3.696532   data arrival time
---------------------------------------------------------------------------------------------
                                              1.804705   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001053    1.539707 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028326    0.534706    1.497571    3.037278 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.534706    0.000220    3.037498 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005250    0.450555    0.462921    3.500419 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.450555    0.000099    3.500518 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002913    0.270761    0.237705    3.738223 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.270761    0.000030    3.738252 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.738252   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001053    1.539707 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789707   clock uncertainty
                                  0.000000    1.789707   clock reconvergence pessimism
                                  0.140402    1.930109   library hold time
                                              1.930109   data required time
---------------------------------------------------------------------------------------------
                                              1.930109   data required time
                                             -3.738252   data arrival time
---------------------------------------------------------------------------------------------
                                              1.808144   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000805    1.534347 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030962    0.573007    1.522994    3.057340 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.573007    0.000391    3.057732 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006493    0.360467    0.361561    3.419293 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.360467    0.000137    3.419430 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004115    0.359527    0.288921    3.708351 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.359527    0.000081    3.708432 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.708432   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000805    1.534347 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.784347   clock uncertainty
                                  0.000000    1.784347   clock reconvergence pessimism
                                  0.112774    1.897120   library hold time
                                              1.897120   data required time
---------------------------------------------------------------------------------------------
                                              1.897120   data required time
                                             -3.708432   data arrival time
---------------------------------------------------------------------------------------------
                                              1.811311   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000688    1.537843 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.028657    0.539471    1.500542    3.038386 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.539471    0.000369    3.038755 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004991    0.324400    0.321903    3.360658 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.324400    0.000047    3.360704 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003817    0.402409    0.344372    3.705076 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.402409    0.000070    3.705146 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.705146   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000688    1.537843 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787843   clock uncertainty
                                  0.000000    1.787843   clock reconvergence pessimism
                                  0.100652    1.888495   library hold time
                                              1.888495   data required time
---------------------------------------------------------------------------------------------
                                              1.888495   data required time
                                             -3.705146   data arrival time
---------------------------------------------------------------------------------------------
                                              1.816651   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000875    1.560015 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031002    0.573596    1.531646    3.091661 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.573596    0.000451    3.092112 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005082    0.333107    0.332653    3.424764 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.333107    0.000052    3.424816 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003145    0.389276    0.332723    3.757539 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.389276    0.000031    3.757570 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.757570   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000875    1.560015 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.810015   clock uncertainty
                                  0.000000    1.810015   clock reconvergence pessimism
                                  0.111707    1.921722   library hold time
                                              1.921722   data required time
---------------------------------------------------------------------------------------------
                                              1.921722   data required time
                                             -3.757570   data arrival time
---------------------------------------------------------------------------------------------
                                              1.835847   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000399    1.533439 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030116    0.560699    1.514238    3.047677 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.560699    0.000478    3.048156 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006336    0.354332    0.355404    3.403559 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.354332    0.000130    3.403690 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002849    0.381313    0.329776    3.733465 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.381313    0.000028    3.733493 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.733493   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000399    1.533439 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783439   clock uncertainty
                                  0.000000    1.783439   clock reconvergence pessimism
                                  0.105948    1.889387   library hold time
                                              1.889387   data required time
---------------------------------------------------------------------------------------------
                                              1.889387   data required time
                                             -3.733493   data arrival time
---------------------------------------------------------------------------------------------
                                              1.844105   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000359    1.536856 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033074    0.603871    1.544657    3.081512 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.603871    0.000190    3.081702 v _2032_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.004045    0.205320    0.726015    3.807717 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.205320    0.000078    3.807795 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.807795   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000359    1.536856 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.786856   clock uncertainty
                                  0.000000    1.786856   clock reconvergence pessimism
                                  0.155651    1.942507   library hold time
                                              1.942507   data required time
---------------------------------------------------------------------------------------------
                                              1.942507   data required time
                                             -3.807795   data arrival time
---------------------------------------------------------------------------------------------
                                              1.865288   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000787    1.539441 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033960    0.616858    1.554299    3.093740 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.616858    0.000390    3.094130 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003516    0.202813    0.722059    3.816189 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.202813    0.000067    3.816256 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.816256   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000787    1.539441 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789441   clock uncertainty
                                  0.000000    1.789441   clock reconvergence pessimism
                                  0.156775    1.946216   library hold time
                                              1.946216   data required time
---------------------------------------------------------------------------------------------
                                              1.946216   data required time
                                             -3.816256   data arrival time
---------------------------------------------------------------------------------------------
                                              1.870040   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000875    1.541987 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.037958    0.674853    1.595423    3.137409 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.674853    0.000435    3.137845 v _2073_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007152    0.511833    0.473258    3.611103 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.511833    0.000151    3.611254 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004019    0.258033    0.205516    3.816771 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.258033    0.000079    3.816849 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.816849   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000875    1.541987 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791987   clock uncertainty
                                  0.000000    1.791987   clock reconvergence pessimism
                                  0.144740    1.936726   library hold time
                                              1.936726   data required time
---------------------------------------------------------------------------------------------
                                              1.936726   data required time
                                             -3.816849   data arrival time
---------------------------------------------------------------------------------------------
                                              1.880123   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000350    1.539004 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031033    0.574072    1.524806    3.063810 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.574072    0.000358    3.064168 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006338    0.357074    0.358614    3.422782 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.357074    0.000132    3.422914 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004439    0.429587    0.360456    3.783370 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.429587    0.000092    3.783463 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.783463   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000350    1.539004 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789004   clock uncertainty
                                  0.000000    1.789004   clock reconvergence pessimism
                                  0.092690    1.881693   library hold time
                                              1.881693   data required time
---------------------------------------------------------------------------------------------
                                              1.881693   data required time
                                             -3.783463   data arrival time
---------------------------------------------------------------------------------------------
                                              1.901769   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000482    1.540779 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006643    0.224147    1.257412    2.798190 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.224147    0.000135    2.798326 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.029519    0.886279    0.590724    3.389050 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0601_ (net)
                      0.886279    0.000358    3.389408 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009613    0.331555    0.429788    3.819196 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.331555    0.000134    3.819330 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.819330   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000482    1.540779 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790779   clock uncertainty
                                  0.000000    1.790779   clock reconvergence pessimism
                                  0.122607    1.913386   library hold time
                                              1.913386   data required time
---------------------------------------------------------------------------------------------
                                              1.913386   data required time
                                             -3.819330   data arrival time
---------------------------------------------------------------------------------------------
                                              1.905944   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001017    1.537514 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019333    0.404485    1.405191    2.942705 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.404485    0.000177    2.942882 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.875386    0.644614    3.587496 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.875386    0.000375    3.587870 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003286    0.327931    0.230636    3.818506 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.327931    0.000036    3.818542 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.818542   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000935    1.537431 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787431   clock uncertainty
                                  0.000000    1.787431   clock reconvergence pessimism
                                  0.122564    1.909995   library hold time
                                              1.909995   data required time
---------------------------------------------------------------------------------------------
                                              1.909995   data required time
                                             -3.818542   data arrival time
---------------------------------------------------------------------------------------------
                                              1.908547   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000409    1.546155 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033170    0.605256    1.548215    3.094370 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.605256    0.000662    3.095032 v _2039_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005310    0.339362    0.344508    3.439540 ^ _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.339362    0.000099    3.439639 ^ _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004879    0.439245    0.366218    3.805857 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.439245    0.000098    3.805955 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.805955   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000409    1.546155 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796155   clock uncertainty
                                  0.000000    1.796155   clock reconvergence pessimism
                                  0.091745    1.887900   library hold time
                                              1.887900   data required time
---------------------------------------------------------------------------------------------
                                              1.887900   data required time
                                             -3.805955   data arrival time
---------------------------------------------------------------------------------------------
                                              1.918055   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000981    1.539635 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014861    0.341652    1.355179    2.894814 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.341652    0.000249    2.895064 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.012868    0.726673    0.733561    3.628624 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.726673    0.000209    3.628834 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004739    0.303927    0.234580    3.863414 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.303927    0.000103    3.863517 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.863517   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000981    1.539635 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789635   clock uncertainty
                                  0.000000    1.789635   clock reconvergence pessimism
                                  0.130438    1.920073   library hold time
                                              1.920073   data required time
---------------------------------------------------------------------------------------------
                                              1.920073   data required time
                                             -3.863517   data arrival time
---------------------------------------------------------------------------------------------
                                              1.943444   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000745    1.532615 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021895    0.442156    1.430659    2.963274 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.442156    0.000169    2.963443 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.013184    0.980078    0.671770    3.635214 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.980078    0.000235    3.635448 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003029    0.297527    0.226433    3.861881 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.297527    0.000030    3.861911 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.861911   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000745    1.532615 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.782615   clock uncertainty
                                  0.000000    1.782615   clock reconvergence pessimism
                                  0.130452    1.913067   library hold time
                                              1.913067   data required time
---------------------------------------------------------------------------------------------
                                              1.913067   data required time
                                             -3.861911   data arrival time
---------------------------------------------------------------------------------------------
                                              1.948844   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308203    0.000998    1.551093 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.028606    0.538696    1.504012    3.055105 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.538697    0.000584    3.055689 v _1143_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.023072    0.712298    0.575880    3.631569 ^ _1143_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0560_ (net)
                      0.712298    0.000375    3.631944 ^ _2285_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005487    0.270744    0.275622    3.907566 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.270744    0.000116    3.907682 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.907682   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308203    0.000998    1.551093 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801093   clock uncertainty
                                  0.000000    1.801093   clock reconvergence pessimism
                                  0.144104    1.945197   library hold time
                                              1.945197   data required time
---------------------------------------------------------------------------------------------
                                              1.945197   data required time
                                             -3.907682   data arrival time
---------------------------------------------------------------------------------------------
                                              1.962485   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000559    1.546305 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032630    0.597357    1.542765    3.089071 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.597357    0.000582    3.089652 v _2044_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007542    0.391751    0.389198    3.478851 ^ _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.391751    0.000167    3.479018 ^ _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004730    0.442277    0.370738    3.849756 v _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.442277    0.000098    3.849854 v _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.849854   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000559    1.546305 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796305   clock uncertainty
                                  0.000000    1.796305   clock reconvergence pessimism
                                  0.090834    1.887140   library hold time
                                              1.887140   data required time
---------------------------------------------------------------------------------------------
                                              1.887140   data required time
                                             -3.849854   data arrival time
---------------------------------------------------------------------------------------------
                                              1.962714   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000839    1.541136 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021054    0.430066    1.424562    2.965698 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.430066    0.000397    2.966094 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011567    0.703397    0.557975    3.524069 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.703397    0.000197    3.524266 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004462    0.377997    0.350983    3.875249 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.377997    0.000089    3.875338 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.875338   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000839    1.541136 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791136   clock uncertainty
                                  0.000000    1.791136   clock reconvergence pessimism
                                  0.108655    1.899791   library hold time
                                              1.899791   data required time
---------------------------------------------------------------------------------------------
                                              1.899791   data required time
                                             -3.875338   data arrival time
---------------------------------------------------------------------------------------------
                                              1.975546   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001180    1.551749 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.039323    0.695544    1.612110    3.163859 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.695544    0.000288    3.164147 v _2249_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005798    0.368643    0.375584    3.539731 ^ _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.368643    0.000110    3.539841 ^ _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003419    0.402694    0.342497    3.882338 v _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.402694    0.000036    3.882373 v _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.882373   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001180    1.551749 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801749   clock uncertainty
                                  0.000000    1.801749   clock reconvergence pessimism
                                  0.105002    1.906752   library hold time
                                              1.906752   data required time
---------------------------------------------------------------------------------------------
                                              1.906752   data required time
                                             -3.882373   data arrival time
---------------------------------------------------------------------------------------------
                                              1.975622   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000406    1.540702 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009905    0.395280    1.488168    3.028871 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.395280    0.000081    3.028952 ^ fanout258/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022571    0.696523    0.694551    3.723503 ^ fanout258/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net258 (net)
                      0.696523    0.000309    3.723812 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003003    0.219799    0.219418    3.943229 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.219799    0.000030    3.943260 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.943260   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000406    1.540702 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790703   clock uncertainty
                                  0.000000    1.790703   clock reconvergence pessimism
                                  0.154129    1.944832   library hold time
                                              1.944832   data required time
---------------------------------------------------------------------------------------------
                                              1.944832   data required time
                                             -3.943260   data arrival time
---------------------------------------------------------------------------------------------
                                              1.998428   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001112    1.551681 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.045303    0.787318    1.670487    3.222168 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.787318    0.000536    3.222703 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006019    0.392202    0.401811    3.624514 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.392202    0.000123    3.624637 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003842    0.417426    0.353705    3.978342 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.417426    0.000072    3.978414 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.978414   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001112    1.551681 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801681   clock uncertainty
                                  0.000000    1.801681   clock reconvergence pessimism
                                  0.100577    1.902258   library hold time
                                              1.902258   data required time
---------------------------------------------------------------------------------------------
                                              1.902258   data required time
                                             -3.978414   data arrival time
---------------------------------------------------------------------------------------------
                                              2.076156   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000398    1.541510 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022366    0.448841    1.437829    2.979339 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.448841    0.000495    2.979834 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017964    1.239148    0.816888    3.796722 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      1.239148    0.000198    3.796920 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003647    0.247982    0.242718    4.039638 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.247982    0.000068    4.039706 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.039706   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000398    1.541510 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791510   clock uncertainty
                                  0.000000    1.791510   clock reconvergence pessimism
                                  0.147759    1.939269   library hold time
                                              1.939269   data required time
---------------------------------------------------------------------------------------------
                                              1.939269   data required time
                                             -4.039706   data arrival time
---------------------------------------------------------------------------------------------
                                              2.100437   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000839    1.541136 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021054    0.430066    1.424562    2.965698 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.430066    0.000309    2.966007 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.007956    1.071750    0.767194    3.733201 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      1.071750    0.000115    3.733315 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003076    0.315462    0.289409    4.022725 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.315462    0.000031    4.022756 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.022756   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000676    1.540973 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790973   clock uncertainty
                                  0.000000    1.790973   clock reconvergence pessimism
                                  0.127441    1.918414   library hold time
                                              1.918414   data required time
---------------------------------------------------------------------------------------------
                                              1.918414   data required time
                                             -4.022756   data arrival time
---------------------------------------------------------------------------------------------
                                              2.104342   slack (MET)


Startpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000935    1.537431 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013827    0.337235    1.342920    2.880351 v _2288_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[1] (net)
                      0.337235    0.000100    2.880451 v _1208_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009211    0.405013    0.339697    3.220148 ^ _1208_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0619_ (net)
                      0.405013    0.000097    3.220244 ^ _1214_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    0.386310    0.331800    3.552044 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      0.386310    0.000208    3.552252 v _1216_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004395    0.434020    0.442143    3.994395 ^ _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.434020    0.000052    3.994447 ^ _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.994447   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000720    1.546466 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796466   clock uncertainty
                                  0.000000    1.796466   clock reconvergence pessimism
                                  0.079007    1.875473   library hold time
                                              1.875473   data required time
---------------------------------------------------------------------------------------------
                                              1.875473   data required time
                                             -3.994447   data arrival time
---------------------------------------------------------------------------------------------
                                              2.118975   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000848    1.534389 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004884    0.198502    1.231497    2.765885 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.198502    0.000057    2.765942 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016503    0.505051    0.562756    3.328698 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.505051    0.000293    3.328991 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007037    0.362402    0.352872    3.681863 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.362402    0.000156    3.682019 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003872    0.416451    0.350356    4.032375 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.416451    0.000043    4.032419 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.032419   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000848    1.534389 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.784389   clock uncertainty
                                  0.000000    1.784389   clock reconvergence pessimism
                                  0.095674    1.880062   library hold time
                                              1.880062   data required time
---------------------------------------------------------------------------------------------
                                              1.880062   data required time
                                             -4.032419   data arrival time
---------------------------------------------------------------------------------------------
                                              2.152356   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000561    1.533601 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022585    0.452028    1.438308    2.971908 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.452028    0.000183    2.972091 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017303    1.203296    0.797926    3.770017 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      1.203296    0.000193    3.770210 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005572    0.319684    0.295447    4.065657 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.319684    0.000125    4.065782 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.065782   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000561    1.533601 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783601   clock uncertainty
                                  0.000000    1.783601   clock reconvergence pessimism
                                  0.124462    1.908063   library hold time
                                              1.908063   data required time
---------------------------------------------------------------------------------------------
                                              1.908063   data required time
                                             -4.065782   data arrival time
---------------------------------------------------------------------------------------------
                                              2.157719   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293061    0.001615    1.540320 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023562    0.465953    1.449805    2.990125 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.465953    0.000387    2.990513 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017387    1.207840    0.804202    3.794715 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      1.207840    0.000131    3.794846 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005142    0.304636    0.284947    4.079792 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.304636    0.000106    4.079898 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.079898   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293061    0.001615    1.540320 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790320   clock uncertainty
                                  0.000000    1.790320   clock reconvergence pessimism
                                  0.130688    1.921008   library hold time
                                              1.921008   data required time
---------------------------------------------------------------------------------------------
                                              1.921008   data required time
                                             -4.079898   data arrival time
---------------------------------------------------------------------------------------------
                                              2.158890   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000805    1.546551 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015020    0.343871    1.359076    2.905627 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.343871    0.000191    2.905818 v _1217_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008891    0.396658    0.336334    3.242151 ^ _1217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0626_ (net)
                      0.396658    0.000086    3.242237 ^ _1224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    0.460397    0.384892    3.627129 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.460397    0.000589    3.627718 v _1226_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002985    0.381264    0.423893    4.051611 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.381264    0.000029    4.051641 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.051641   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000736    1.546482 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796482   clock uncertainty
                                  0.000000    1.796482   clock reconvergence pessimism
                                  0.081648    1.878129   library hold time
                                              1.878129   data required time
---------------------------------------------------------------------------------------------
                                              1.878129   data required time
                                             -4.051641   data arrival time
---------------------------------------------------------------------------------------------
                                              2.173512   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000917    1.551486 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.047999    0.828534    1.696200    3.247687 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.828534    0.000358    3.248045 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007590    0.426436    0.447473    3.695518 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.426436    0.000165    3.695683 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004725    0.446896    0.375422    4.071105 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.446896    0.000095    4.071199 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.071199   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000917    1.551486 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801486   clock uncertainty
                                  0.000000    1.801486   clock reconvergence pessimism
                                  0.091724    1.893210   library hold time
                                              1.893210   data required time
---------------------------------------------------------------------------------------------
                                              1.893210   data required time
                                             -4.071199   data arrival time
---------------------------------------------------------------------------------------------
                                              2.177989   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000720    1.546466 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012357    0.306871    1.328866    2.875332 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.306871    0.000151    2.875483 v _1212_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.008628    0.259481    0.531265    3.406749 v _1212_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0622_ (net)
                      0.259481    0.000167    3.406915 v _1219_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.675476    0.506806    3.913722 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.675476    0.000178    3.913899 ^ _1221_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004407    0.297884    0.227631    4.141531 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.297884    0.000084    4.141614 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.141614   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000805    1.546551 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796551   clock uncertainty
                                  0.000000    1.796551   clock reconvergence pessimism
                                  0.134210    1.930761   library hold time
                                              1.930761   data required time
---------------------------------------------------------------------------------------------
                                              1.930761   data required time
                                             -4.141614   data arrival time
---------------------------------------------------------------------------------------------
                                              2.210853   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000515    1.540812 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.039982    1.171943    1.954582    3.495393 ^ _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      1.171943    0.000700    3.496093 ^ _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.009177    0.378320    0.404241    3.900334 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.378320    0.000298    3.900631 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003014    0.216811    0.200798    4.101430 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.216811    0.000030    4.101460 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.101460   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000515    1.540812 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790812   clock uncertainty
                                  0.000000    1.790812   clock reconvergence pessimism
                                  0.089799    1.880611   library hold time
                                              1.880611   data required time
---------------------------------------------------------------------------------------------
                                              1.880611   data required time
                                             -4.101460   data arrival time
---------------------------------------------------------------------------------------------
                                              2.220850   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000417    1.533456 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014779    0.509316    1.562468    3.095924 ^ _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.509316    0.000132    3.096056 ^ _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.022256    0.739596    0.544136    3.640192 v _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.739596    0.000183    3.640374 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003082    0.397037    0.442941    4.083315 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.397037    0.000032    4.083347 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.083347   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000417    1.533456 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783456   clock uncertainty
                                  0.000000    1.783456   clock reconvergence pessimism
                                  0.078167    1.861623   library hold time
                                              1.861623   data required time
---------------------------------------------------------------------------------------------
                                              1.861623   data required time
                                             -4.083347   data arrival time
---------------------------------------------------------------------------------------------
                                              2.221724   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001180    1.551749 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.039323    0.695544    1.612110    3.163859 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.695544    0.000721    3.164581 v _1421_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.012131    0.922542    0.778538    3.943119 ^ _1421_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0802_ (net)
                      0.922542    0.000110    3.943228 ^ _1423_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004851    0.252531    0.237653    4.180882 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.252531    0.000102    4.180984 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.180984   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001093    1.551663 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801663   clock uncertainty
                                  0.000000    1.801663   clock reconvergence pessimism
                                  0.150112    1.951774   library hold time
                                              1.951774   data required time
---------------------------------------------------------------------------------------------
                                              1.951774   data required time
                                             -4.180984   data arrival time
---------------------------------------------------------------------------------------------
                                              2.229210   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000684    1.541796 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023757    0.468759    1.451844    2.993640 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.468759    0.000446    2.994086 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.023750    1.552423    0.996069    3.990155 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      1.552423    0.000435    3.990590 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002928    0.296101    0.166749    4.157339 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.296101    0.000029    4.157367 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.157367   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000684    1.541796 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791796   clock uncertainty
                                  0.000000    1.791796   clock reconvergence pessimism
                                  0.133304    1.925100   library hold time
                                              1.925100   data required time
---------------------------------------------------------------------------------------------
                                              1.925100   data required time
                                             -4.157367   data arrival time
---------------------------------------------------------------------------------------------
                                              2.232268   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000743    1.537899 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014752    0.508634    1.563126    3.101024 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.508634    0.000204    3.101228 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005895    0.336035    0.275391    3.376619 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.336035    0.000064    3.376683 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.026513    0.833005    0.579498    3.956181 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0755_ (net)
                      0.833005    0.000233    3.956414 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003917    0.243324    0.245341    4.201756 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.243324    0.000071    4.201827 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.201827   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000743    1.537899 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787899   clock uncertainty
                                  0.000000    1.787899   clock reconvergence pessimism
                                  0.148441    1.936340   library hold time
                                              1.936340   data required time
---------------------------------------------------------------------------------------------
                                              1.936340   data required time
                                             -4.201827   data arrival time
---------------------------------------------------------------------------------------------
                                              2.265487   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000981    1.539635 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014861    0.511374    1.565009    3.104644 ^ _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.511374    0.000251    3.104894 ^ _1277_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011597    0.453120    0.356151    3.461046 v _1277_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0677_ (net)
                      0.453120    0.000094    3.461139 v _1285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.014918    0.561495    0.472814    3.933953 ^ _1285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0684_ (net)
                      0.561495    0.000310    3.934263 ^ _1287_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005739    0.307976    0.251179    4.185442 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.307976    0.000118    4.185560 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.185560   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001159    1.539813 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789813   clock uncertainty
                                  0.000000    1.789813   clock reconvergence pessimism
                                  0.129222    1.919035   library hold time
                                              1.919035   data required time
---------------------------------------------------------------------------------------------
                                              1.919035   data required time
                                             -4.185560   data arrival time
---------------------------------------------------------------------------------------------
                                              2.266525   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328555    0.000641    1.563752 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010715    0.284081    1.316623    2.880375 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.284081    0.000173    2.880547 v fanout253/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029247    0.554872    0.746012    3.626559 v fanout253/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net253 (net)
                      0.554872    0.000350    3.626909 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007099    0.489089    0.439011    4.065920 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.489089    0.000148    4.066069 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002951    0.232635    0.185494    4.251563 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.232635    0.000029    4.251592 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.251592   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328555    0.000641    1.563752 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.813752   clock uncertainty
                                  0.000000    1.813752   clock reconvergence pessimism
                                  0.159355    1.973107   library hold time
                                              1.973107   data required time
---------------------------------------------------------------------------------------------
                                              1.973107   data required time
                                             -4.251592   data arrival time
---------------------------------------------------------------------------------------------
                                              2.278485   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001279    1.539984 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014674    0.339050    1.353538    2.893523 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.339050    0.000222    2.893745 v fanout250/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024112    0.696977    0.721282    3.615027 v fanout250/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net250 (net)
                      0.696977    0.000285    3.615312 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005200    0.453942    0.431790    4.047101 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.453942    0.000052    4.047154 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002978    0.227559    0.184506    4.231659 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.227559    0.000029    4.231689 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.231689   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001279    1.539984 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789984   clock uncertainty
                                  0.000000    1.789984   clock reconvergence pessimism
                                  0.152701    1.942685   library hold time
                                              1.942685   data required time
---------------------------------------------------------------------------------------------
                                              1.942685   data required time
                                             -4.231689   data arrival time
---------------------------------------------------------------------------------------------
                                              2.289004   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323227    0.001679    1.560819 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013527    0.490783    1.551564    3.112383 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.490783    0.000127    3.112510 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014610    0.532889    0.419254    3.531764 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.532889    0.000158    3.531922 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005331    0.556218    0.464518    3.996441 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.556218    0.000109    3.996550 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002815    0.284922    0.247926    4.244475 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.284922    0.000028    4.244503 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.244503   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323227    0.001679    1.560819 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.810819   clock uncertainty
                                  0.000000    1.810819   clock reconvergence pessimism
                                  0.143056    1.953875   library hold time
                                              1.953875   data required time
---------------------------------------------------------------------------------------------
                                              1.953875   data required time
                                             -4.244503   data arrival time
---------------------------------------------------------------------------------------------
                                              2.290628   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000887    1.532758 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012801    0.313034    1.329861    2.862619 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.313034    0.000192    2.862811 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031353    0.585720    0.777094    3.639905 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.585720    0.000302    3.640207 v _2056_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005796    0.448119    0.417769    4.057976 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.448119    0.000112    4.058088 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003182    0.231420    0.187824    4.245913 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.231420    0.000033    4.245946 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.245946   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000887    1.532758 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.782758   clock uncertainty
                                  0.000000    1.782758   clock reconvergence pessimism
                                  0.149622    1.932380   library hold time
                                              1.932380   data required time
---------------------------------------------------------------------------------------------
                                              1.932380   data required time
                                             -4.245946   data arrival time
---------------------------------------------------------------------------------------------
                                              2.313566   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.294987    1.316493    2.854032 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.294987    0.000096    2.854128 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.659593    0.686943    3.541071 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.659593    0.000382    3.541452 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003546    0.198949    0.731309    4.272761 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.198949    0.000066    4.272827 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.272827   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787539   clock uncertainty
                                  0.000000    1.787539   clock reconvergence pessimism
                                  0.156819    1.944358   library hold time
                                              1.944358   data required time
---------------------------------------------------------------------------------------------
                                              1.944358   data required time
                                             -4.272827   data arrival time
---------------------------------------------------------------------------------------------
                                              2.328469   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000953    1.524861 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020514    0.422328    1.414657    2.939518 v _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.422328    0.000345    2.939863 v _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008390    0.722992    0.522652    3.462515 ^ _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.722992    0.000090    3.462605 ^ _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005078    0.361476    0.276128    3.738733 v _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.361476    0.000052    3.738785 v _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006600    0.572406    0.444659    4.183444 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.572406    0.000152    4.183595 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.183595   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000953    1.524861 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.774861   clock uncertainty
                                  0.000000    1.774861   clock reconvergence pessimism
                                  0.068107    1.842968   library hold time
                                              1.842968   data required time
---------------------------------------------------------------------------------------------
                                              1.842968   data required time
                                             -4.183595   data arrival time
---------------------------------------------------------------------------------------------
                                              2.340627   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000532    1.534073 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029003    0.544499    1.503275    3.037347 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.544500    0.000555    3.037903 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008046    0.588041    0.537131    3.575033 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.588041    0.000078    3.575112 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006855    0.368561    0.303611    3.878723 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.368561    0.000147    3.878870 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003150    0.406503    0.339869    4.218739 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.406503    0.000032    4.218771 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.218771   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000669    1.534210 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.784210   clock uncertainty
                                  0.000000    1.784210   clock reconvergence pessimism
                                  0.077936    1.862146   library hold time
                                              1.862146   data required time
---------------------------------------------------------------------------------------------
                                              1.862146   data required time
                                             -4.218771   data arrival time
---------------------------------------------------------------------------------------------
                                              2.356625   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000843    1.533882 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021899    0.442139    1.431213    2.965096 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.442139    0.000572    2.965668 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.024678    1.602615    1.017045    3.982713 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      1.602615    0.000292    3.983005 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004950    0.334595    0.278592    4.261598 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.334595    0.000099    4.261696 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.261696   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000843    1.533882 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783882   clock uncertainty
                                  0.000000    1.783882   clock reconvergence pessimism
                                  0.119983    1.903865   library hold time
                                              1.903865   data required time
---------------------------------------------------------------------------------------------
                                              1.903865   data required time
                                             -4.261696   data arrival time
---------------------------------------------------------------------------------------------
                                              2.357831   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000731    1.559870 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013797    0.326872    1.350373    2.910243 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.326872    0.000170    2.910414 v fanout243/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025781    0.504779    0.725313    3.635727 v fanout243/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net243 (net)
                      0.504779    0.000227    3.635954 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005231    0.318812    0.316846    3.952800 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.318812    0.000097    3.952897 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003113    0.386554    0.330298    4.283195 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.386554    0.000032    4.283227 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.283227   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000731    1.559870 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.809870   clock uncertainty
                                  0.000000    1.809870   clock reconvergence pessimism
                                  0.112525    1.922395   library hold time
                                              1.922395   data required time
---------------------------------------------------------------------------------------------
                                              1.922395   data required time
                                             -4.283227   data arrival time
---------------------------------------------------------------------------------------------
                                              2.360831   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000348    1.541460 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016660    0.556896    1.593688    3.135148 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.556896    0.000158    3.135306 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011678    0.469157    0.388257    3.523562 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.469157    0.000170    3.523732 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.018359    0.587816    0.481254    4.004986 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.587816    0.000207    4.005193 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005552    0.330352    0.270535    4.275728 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.330352    0.000120    4.275848 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.275848   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000348    1.541460 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791460   clock uncertainty
                                  0.000000    1.791460   clock reconvergence pessimism
                                  0.123015    1.914475   library hold time
                                              1.914475   data required time
---------------------------------------------------------------------------------------------
                                              1.914475   data required time
                                             -4.275848   data arrival time
---------------------------------------------------------------------------------------------
                                              2.361373   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000373    1.537529 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012396    0.307417    1.327048    2.864577 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.307417    0.000166    2.864743 v fanout245/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029046    0.552017    0.751792    3.616534 v fanout245/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net245 (net)
                      0.552017    0.000176    3.616710 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005410    0.331371    0.333963    3.950674 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.331371    0.000106    3.950779 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002905    0.380648    0.327964    4.278743 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.380648    0.000028    4.278772 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.278772   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000373    1.537529 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787529   clock uncertainty
                                  0.000000    1.787529   clock reconvergence pessimism
                                  0.107189    1.894718   library hold time
                                              1.894718   data required time
---------------------------------------------------------------------------------------------
                                              1.894718   data required time
                                             -4.278772   data arrival time
---------------------------------------------------------------------------------------------
                                              2.384054   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000700    1.559839 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019580    0.408259    1.415858    2.975698 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.408259    0.000272    2.975969 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.014627    1.008021    0.674683    3.650652 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      1.008021    0.000239    3.650891 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004205    0.304058    0.266840    3.917731 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.304058    0.000048    3.917779 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004497    0.195617    0.472697    4.390477 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.195617    0.000084    4.390561 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.390561   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001095    1.551664 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801664   clock uncertainty
                                  0.000000    1.801664   clock reconvergence pessimism
                                  0.162327    1.963992   library hold time
                                              1.963992   data required time
---------------------------------------------------------------------------------------------
                                              1.963992   data required time
                                             -4.390561   data arrival time
---------------------------------------------------------------------------------------------
                                              2.426569   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001091    1.539745 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011354    0.292921    1.315471    2.855216 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.292921    0.000155    2.855371 v fanout252/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032243    0.598622    0.779098    3.634469 v fanout252/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net252 (net)
                      0.598622    0.000434    3.634903 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006562    0.374956    0.369145    4.004048 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.374956    0.000083    4.004131 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002984    0.379420    0.334950    4.339081 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.379420    0.000030    4.339111 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.339111   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001091    1.539745 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789745   clock uncertainty
                                  0.000000    1.789745   clock reconvergence pessimism
                                  0.107760    1.897505   library hold time
                                              1.897505   data required time
---------------------------------------------------------------------------------------------
                                              1.897505   data required time
                                             -4.339111   data arrival time
---------------------------------------------------------------------------------------------
                                              2.441606   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001535    1.540241 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012413    0.307658    1.327957    2.868198 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.307658    0.000115    2.868312 v fanout251/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029818    0.563244    0.759594    3.627906 v fanout251/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net251 (net)
                      0.563244    0.000437    3.628342 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008250    0.402518    0.393670    4.022013 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.402518    0.000191    4.022204 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002782    0.372227    0.334515    4.356719 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.372227    0.000027    4.356746 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.356746   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001535    1.540241 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790241   clock uncertainty
                                  0.000000    1.790241   clock reconvergence pessimism
                                  0.110383    1.900624   library hold time
                                              1.900624   data required time
---------------------------------------------------------------------------------------------
                                              1.900624   data required time
                                             -4.356746   data arrival time
---------------------------------------------------------------------------------------------
                                              2.456122   slack (MET)


Startpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000762    1.539415 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019898    0.639053    1.643707    3.183122 ^ _2298_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[11] (net)
                      0.639053    0.000296    3.183419 ^ _1266_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.014371    0.547756    0.442578    3.625997 v _1266_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0667_ (net)
                      0.547756    0.000133    3.626130 v _1268_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006756    0.628322    0.510861    4.136991 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.628322    0.000150    4.137141 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002795    0.300338    0.252767    4.389908 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.300338    0.000027    4.389935 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.389935   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000762    1.539415 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789416   clock uncertainty
                                  0.000000    1.789416   clock reconvergence pessimism
                                  0.131516    1.920932   library hold time
                                              1.920932   data required time
---------------------------------------------------------------------------------------------
                                              1.920932   data required time
                                             -4.389935   data arrival time
---------------------------------------------------------------------------------------------
                                              2.469003   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000908    1.542020 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.020074    0.663379    1.647171    3.189191 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.663379    0.000156    3.189347 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.018243    0.596757    0.506576    3.695922 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.596757    0.000253    3.696175 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007045    0.605839    0.505043    4.201218 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.605839    0.000150    4.201368 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003371    0.241589    0.211275    4.412643 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.241589    0.000035    4.412678 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.412678   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000908    1.542020 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.792020   clock uncertainty
                                  0.000000    1.792020   clock reconvergence pessimism
                                  0.149679    1.941699   library hold time
                                              1.941699   data required time
---------------------------------------------------------------------------------------------
                                              1.941699   data required time
                                             -4.412678   data arrival time
---------------------------------------------------------------------------------------------
                                              2.470978   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000743    1.537899 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014752    0.340145    1.353770    2.891668 v _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.340145    0.000160    2.891828 v _1365_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013420    0.513022    0.412005    3.303833 ^ _1365_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0753_ (net)
                      0.513022    0.000257    3.304090 ^ _1381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008425    0.361396    0.304354    3.608444 v _1381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0768_ (net)
                      0.361396    0.000088    3.608532 v _1382_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006340    0.607073    0.504103    4.112635 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.607073    0.000131    4.112765 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003528    0.311127    0.265950    4.378716 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.311127    0.000038    4.378754 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.378754   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000927    1.524835 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.774835   clock uncertainty
                                  0.000000    1.774835   clock reconvergence pessimism
                                  0.124527    1.899363   library hold time
                                              1.899363   data required time
---------------------------------------------------------------------------------------------
                                              1.899363   data required time
                                             -4.378754   data arrival time
---------------------------------------------------------------------------------------------
                                              2.479391   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000548    1.537704 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012015    0.302053    1.322692    2.860396 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.302053    0.000197    2.860593 v fanout244/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032328    0.599921    0.783104    3.643697 v fanout244/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net244 (net)
                      0.599921    0.000225    3.643922 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007680    0.395891    0.392702    4.036624 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.395891    0.000172    4.036796 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003427    0.404149    0.346171    4.382967 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.404149    0.000065    4.383031 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.383031   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000548    1.537704 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787704   clock uncertainty
                                  0.000000    1.787704   clock reconvergence pessimism
                                  0.100129    1.887833   library hold time
                                              1.887833   data required time
---------------------------------------------------------------------------------------------
                                              1.887833   data required time
                                             -4.383031   data arrival time
---------------------------------------------------------------------------------------------
                                              2.495198   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323226    0.001578    1.560717 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011273    0.291815    1.321790    2.882507 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.291815    0.000152    2.882658 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.021848    0.752031    0.539476    3.422134 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.752031    0.000341    3.422476 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.010695    0.392477    0.333337    3.755813 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.392477    0.000239    3.756052 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006263    0.600520    0.450223    4.206275 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.600520    0.000125    4.206400 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003031    0.299240    0.255580    4.461980 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.299240    0.000030    4.462010 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.462010   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323226    0.001578    1.560717 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.810717   clock uncertainty
                                  0.000000    1.810717   clock reconvergence pessimism
                                  0.138754    1.949472   library hold time
                                              1.949472   data required time
---------------------------------------------------------------------------------------------
                                              1.949472   data required time
                                             -4.462010   data arrival time
---------------------------------------------------------------------------------------------
                                              2.512538   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293306    0.001206    1.542318 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013050    0.316486    1.335140    2.877458 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.316486    0.000234    2.877692 v fanout254/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032042    0.595812    0.785239    3.662931 v fanout254/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net254 (net)
                      0.595812    0.000467    3.663398 v _2088_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007735    0.396490    0.392838    4.056236 ^ _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.396490    0.000170    4.056406 ^ _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003806    0.416674    0.353578    4.409983 v _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.416674    0.000073    4.410056 v _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.410056   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293306    0.001206    1.542318 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.792318   clock uncertainty
                                  0.000000    1.792318   clock reconvergence pessimism
                                  0.097083    1.889401   library hold time
                                              1.889401   data required time
---------------------------------------------------------------------------------------------
                                              1.889401   data required time
                                             -4.410056   data arrival time
---------------------------------------------------------------------------------------------
                                              2.520655   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.001187    1.534728 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014161    0.331918    1.346213    2.880941 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.331918    0.000175    2.881116 v fanout249/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036006    0.654105    0.830620    3.711736 v fanout249/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net249 (net)
                      0.654105    0.000416    3.712152 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005830    0.361188    0.366690    4.078842 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.361188    0.000114    4.078956 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003080    0.390137    0.335058    4.414014 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.390137    0.000031    4.414045 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.414045   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.001187    1.534728 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.784728   clock uncertainty
                                  0.000000    1.784728   clock reconvergence pessimism
                                  0.103578    1.888306   library hold time
                                              1.888306   data required time
---------------------------------------------------------------------------------------------
                                              1.888306   data required time
                                             -4.414045   data arrival time
---------------------------------------------------------------------------------------------
                                              2.525739   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000700    1.559839 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019580    0.408259    1.415858    2.975698 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.408259    0.000262    2.975960 v _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006227    0.411337    1.105270    4.081230 v _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.411337    0.000129    4.081359 v _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003000    0.404380    0.342489    4.423848 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.404380    0.000029    4.423877 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.423877   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000700    1.559839 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.809839   clock uncertainty
                                  0.000000    1.809839   clock reconvergence pessimism
                                  0.084645    1.894484   library hold time
                                              1.894484   data required time
---------------------------------------------------------------------------------------------
                                              1.894484   data required time
                                             -4.423877   data arrival time
---------------------------------------------------------------------------------------------
                                              2.529393   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286396    0.001622    1.535163 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017192    0.374108    1.380586    2.915750 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.374108    0.000256    2.916005 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.019654    0.689620    0.528212    3.444217 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.689620    0.000451    3.444668 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009328    0.404408    0.307382    3.752050 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.404408    0.000189    3.752239 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006501    0.613010    0.460870    4.213109 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.613010    0.000142    4.213251 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002965    0.299287    0.255133    4.468384 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.299287    0.000030    4.468414 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.468414   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286396    0.001622    1.535163 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.785163   clock uncertainty
                                  0.000000    1.785163   clock reconvergence pessimism
                                  0.130870    1.916033   library hold time
                                              1.916033   data required time
---------------------------------------------------------------------------------------------
                                              1.916033   data required time
                                             -4.468414   data arrival time
---------------------------------------------------------------------------------------------
                                              2.552381   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000981    1.551550 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.021642    0.438405    1.434253    2.985804 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.438405    0.000295    2.986099 v fanout242/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026342    0.754330    0.782296    3.768395 v fanout242/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net242 (net)
                      0.754330    0.000170    3.768566 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005258    0.367365    0.377170    4.145735 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.367365    0.000099    4.145834 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003339    0.399789    0.340800    4.486635 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.399789    0.000036    4.486671 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.486671   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000981    1.551550 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801550   clock uncertainty
                                  0.000000    1.801550   clock reconvergence pessimism
                                  0.105875    1.907425   library hold time
                                              1.907425   data required time
---------------------------------------------------------------------------------------------
                                              1.907425   data required time
                                             -4.486671   data arrival time
---------------------------------------------------------------------------------------------
                                              2.579246   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.001012    1.542124 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012979    0.315502    1.334386    2.876510 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.315502    0.000191    2.876701 v fanout255/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031450    0.587137    0.778903    3.655604 v fanout255/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net255 (net)
                      0.587137    0.000261    3.655865 v _2081_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.008934    0.564588    0.561714    4.217579 ^ _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.564588    0.000212    4.217792 ^ _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.005156    0.331959    0.283490    4.501281 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.331959    0.000108    4.501390 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.501390   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.001012    1.542124 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.792124   clock uncertainty
                                  0.000000    1.792124   clock reconvergence pessimism
                                  0.122532    1.914656   library hold time
                                              1.914656   data required time
---------------------------------------------------------------------------------------------
                                              1.914656   data required time
                                             -4.501390   data arrival time
---------------------------------------------------------------------------------------------
                                              2.586734   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000865    1.532735 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025438    0.492933    1.466340    2.999074 v _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.492933    0.000439    2.999513 v _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005643    0.360698    1.116872    4.116385 v _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.360698    0.000064    4.116448 v _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003020    0.398924    0.334443    4.450891 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.398924    0.000030    4.450921 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.450921   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000865    1.532735 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.782735   clock uncertainty
                                  0.000000    1.782735   clock reconvergence pessimism
                                  0.077514    1.860249   library hold time
                                              1.860249   data required time
---------------------------------------------------------------------------------------------
                                              1.860249   data required time
                                             -4.450921   data arrival time
---------------------------------------------------------------------------------------------
                                              2.590672   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328557    0.001663    1.564774 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014582    0.337780    1.360455    2.925229 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.337780    0.000179    2.925408 v fanout284/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031659    0.890352    0.839072    3.764480 v fanout284/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net284 (net)
                      0.890352    0.000453    3.764933 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006314    0.411966    0.432801    4.197735 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.411966    0.000131    4.197866 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005975    0.423591    0.334610    4.532476 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.423591    0.000132    4.532608 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.532608   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328557    0.001663    1.564774 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.814774   clock uncertainty
                                  0.000000    1.814774   clock reconvergence pessimism
                                  0.102538    1.917312   library hold time
                                              1.917312   data required time
---------------------------------------------------------------------------------------------
                                              1.917312   data required time
                                             -4.532608   data arrival time
---------------------------------------------------------------------------------------------
                                              2.615296   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000532    1.534073 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029003    0.879799    1.783330    3.317402 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.879799    0.000397    3.317799 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011831    0.472561    0.426918    3.744718 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.472561    0.000178    3.744895 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.012354    0.751332    0.585335    4.330231 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.751332    0.000103    4.330333 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003891    0.257316    0.228298    4.558631 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.257316    0.000075    4.558706 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.558706   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000532    1.534073 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.784073   clock uncertainty
                                  0.000000    1.784073   clock reconvergence pessimism
                                  0.143478    1.927551   library hold time
                                              1.927551   data required time
---------------------------------------------------------------------------------------------
                                              1.927551   data required time
                                             -4.558706   data arrival time
---------------------------------------------------------------------------------------------
                                              2.631155   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000843    1.533882 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021899    0.691785    1.673229    3.207111 ^ _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.691785    0.000385    3.207497 ^ _1350_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005210    0.336476    0.257936    3.465433 v _1350_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0740_ (net)
                      0.336476    0.000095    3.465528 v _1362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009623    0.407169    0.346366    3.811894 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.407169    0.000207    3.812101 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004971    0.301432    0.291409    4.103510 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.301432    0.000103    4.103613 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002824    0.172635    0.477910    4.581523 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.172635    0.000027    4.581550 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.581550   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000778    1.533818 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783818   clock uncertainty
                                  0.000000    1.783818   clock reconvergence pessimism
                                  0.161064    1.944881   library hold time
                                              1.944881   data required time
---------------------------------------------------------------------------------------------
                                              1.944881   data required time
                                             -4.581550   data arrival time
---------------------------------------------------------------------------------------------
                                              2.636668   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001555    1.535097 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016927    0.370382    1.377527    2.912624 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.370382    0.000320    2.912944 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012683    0.508519    0.409080    3.322024 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.508519    0.000103    3.322126 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.010351    0.382045    0.335091    3.657217 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.382045    0.000223    3.657441 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.009903    0.634445    0.675515    4.332956 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.634445    0.000244    4.333200 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003075    0.215209    0.258842    4.592041 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.215209    0.000030    4.592072 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.592072   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293059    0.000277    1.538982 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.788982   clock uncertainty
                                  0.000000    1.788982   clock reconvergence pessimism
                                  0.154964    1.943947   library hold time
                                              1.943947   data required time
---------------------------------------------------------------------------------------------
                                              1.943947   data required time
                                             -4.592072   data arrival time
---------------------------------------------------------------------------------------------
                                              2.648125   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293059    0.000915    1.539621 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.017395    0.376942    1.384312    2.923933 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.376942    0.000220    2.924153 v fanout246/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038751    0.694363    0.873335    3.797488 v fanout246/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net246 (net)
                      0.694363    0.000523    3.798011 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007822    0.583767    0.557135    4.355146 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.583767    0.000177    4.355323 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002990    0.263975    0.235941    4.591264 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.263975    0.000031    4.591295 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.591295   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293059    0.000915    1.539621 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789621   clock uncertainty
                                  0.000000    1.789621   clock reconvergence pessimism
                                  0.142902    1.932522   library hold time
                                              1.932522   data required time
---------------------------------------------------------------------------------------------
                                              1.932522   data required time
                                             -4.591295   data arrival time
---------------------------------------------------------------------------------------------
                                              2.658773   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001555    1.535097 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016927    0.370382    1.377527    2.912624 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.370382    0.000331    2.912955 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.015657    1.114444    0.726439    3.639395 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      1.114444    0.000300    3.639695 ^ fanout233/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024187    0.743066    0.821838    4.461533 ^ fanout233/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net233 (net)
                      0.743066    0.000485    4.462017 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006984    0.368309    0.307674    4.769691 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.368309    0.000180    4.769871 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.769871   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001555    1.535097 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.785097   clock uncertainty
                                  0.000000    1.785097   clock reconvergence pessimism
                                  0.110136    1.895232   library hold time
                                              1.895232   data required time
---------------------------------------------------------------------------------------------
                                              1.895232   data required time
                                             -4.769871   data arrival time
---------------------------------------------------------------------------------------------
                                              2.874639   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.005269    0.132871    0.051714    4.851714 v ref_clk (in)
                                                         ref_clk (net)
                      0.132871    0.000000    4.851714 v input65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.003222    0.186331    0.323589    5.175303 v input65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net65 (net)
                      0.186331    0.000032    5.175334 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002902    0.179980    0.442428    5.617763 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.179980    0.000028    5.617791 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.617791   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001192    1.537689 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787689   clock uncertainty
                                  0.000000    1.787689   clock reconvergence pessimism
                                  0.160296    1.947985   library hold time
                                              1.947985   data required time
---------------------------------------------------------------------------------------------
                                              1.947985   data required time
                                             -5.617791   data arrival time
---------------------------------------------------------------------------------------------
                                              3.669806   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004523    0.121162    0.044419    4.844419 v rst_n (in)
                                                         rst_n (net)
                      0.121162    0.000000    4.844419 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.239420    0.361447    5.205866 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.239420    0.000070    5.205936 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.861220    0.795653    6.001589 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.861220    0.000250    6.001840 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    0.864014    1.136173    7.138012 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.864019    0.001094    7.139106 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    0.655630    1.001294    8.140401 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.655637    0.001197    8.141598 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028228    0.803452    0.862388    9.003985 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.803456    0.001050    9.005035 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.005035   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000933    1.551028 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801028   clock uncertainty
                                  0.000000    1.801028   clock reconvergence pessimism
                                 -0.018440    1.782588   library hold time
                                              1.782588   data required time
---------------------------------------------------------------------------------------------
                                              1.782588   data required time
                                             -9.005035   data arrival time
---------------------------------------------------------------------------------------------
                                              7.222447   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001091    1.539745 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011354    0.292921    1.315471    2.855216 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.292921    0.000215    2.855431 v output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073994    0.596094    0.762585    3.618016 v output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.596098    0.000919    3.618934 v debug_dco_word[13] (out)
                                              3.618934   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.618934   data arrival time
---------------------------------------------------------------------------------------------
                                              8.168934   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000548    1.537704 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012015    0.302053    1.322692    2.860396 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.302053    0.000343    2.860739 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074139    0.597086    0.765944    3.626683 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.597091    0.000951    3.627634 v debug_dco_word[22] (out)
                                              3.627634   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.627634   data arrival time
---------------------------------------------------------------------------------------------
                                              8.177634   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000373    1.537529 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012396    0.307417    1.327048    2.864577 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.307417    0.000243    2.864820 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073577    0.593478    0.765079    3.629899 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.593482    0.000877    3.630776 v debug_dco_word[21] (out)
                                              3.630776   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.630776   data arrival time
---------------------------------------------------------------------------------------------
                                              8.180777   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001535    1.540241 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012413    0.307658    1.327957    2.868198 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.307658    0.000216    2.868414 v output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073676    0.594120    0.765595    3.634009 v output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.594124    0.000878    3.634886 v debug_dco_word[14] (out)
                                              3.634886   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.634886   data arrival time
---------------------------------------------------------------------------------------------
                                              8.184886   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328555    0.000641    1.563752 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010715    0.284081    1.316623    2.880375 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.284081    0.000205    2.880579 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073650    0.593807    0.758423    3.639002 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.593811    0.000877    3.639879 v debug_dco_word[11] (out)
                                              3.639879   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.639879   data arrival time
---------------------------------------------------------------------------------------------
                                              8.189879   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.001012    1.542124 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012979    0.315502    1.334386    2.876510 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.315502    0.000274    2.876784 v output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074470    0.599316    0.771452    3.648236 v output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.599320    0.000955    3.649191 v debug_dco_word[8] (out)
                                              3.649191   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.649191   data arrival time
---------------------------------------------------------------------------------------------
                                              8.199191   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293306    0.001206    1.542318 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013050    0.316486    1.335140    2.877458 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.316486    0.000387    2.877845 v output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075050    0.602564    0.774286    3.652131 v output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.602570    0.001048    3.653179 v debug_dco_word[9] (out)
                                              3.653179   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.653179   data arrival time
---------------------------------------------------------------------------------------------
                                              8.203178   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.001187    1.534728 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014161    0.331918    1.346213    2.880941 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.331918    0.000334    2.881275 v output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073738    0.594674    0.773151    3.654426 v output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.594677    0.000856    3.655282 v debug_dco_word[17] (out)
                                              3.655282   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.655282   data arrival time
---------------------------------------------------------------------------------------------
                                              8.205282   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001279    1.539984 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014674    0.339050    1.353538    2.893523 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.339050    0.000279    2.893801 v output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074054    0.596757    0.776632    3.670433 v output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.596761    0.000950    3.671383 v debug_dco_word[15] (out)
                                              3.671383   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.671383   data arrival time
---------------------------------------------------------------------------------------------
                                              8.221383   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000731    1.559870 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013797    0.326872    1.350373    2.910243 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.326872    0.000172    2.910415 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075472    0.605071    0.778808    3.689224 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.605086    0.001683    3.690906 v debug_dco_word[26] (out)
                                              3.690906   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.690906   data arrival time
---------------------------------------------------------------------------------------------
                                              8.240906   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293059    0.000915    1.539621 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.017395    0.376942    1.384312    2.923933 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.376942    0.000398    2.924331 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073549    0.593724    0.785779    3.710110 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.593728    0.000854    3.710963 v debug_dco_word[19] (out)
                                              3.710963   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.710963   data arrival time
---------------------------------------------------------------------------------------------
                                              8.260963   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000981    1.551550 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.021642    0.438405    1.434253    2.985804 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.438405    0.000849    2.986652 v output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075912    0.608900    0.814597    3.801249 v output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.608906    0.001051    3.802300 v debug_dco_word[29] (out)
                                              3.802300   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.802300   data arrival time
---------------------------------------------------------------------------------------------
                                              8.352301   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000708    1.524617 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026209    0.504038    1.472162    2.996778 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.504038    0.000490    2.997268 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074669    0.601605    0.828849    3.826117 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.601609    0.000858    3.826974 v debug_dco_word[25] (out)
                                              3.826974   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.826974   data arrival time
---------------------------------------------------------------------------------------------
                                              8.376974   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000703    1.546449 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026433    0.507266    1.480389    3.026839 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.507266    0.000507    3.027346 v output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074623    0.601265    0.829113    3.856459 v output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.601276    0.001476    3.857935 v debug_dco_word[4] (out)
                                              3.857935   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.857935   data arrival time
---------------------------------------------------------------------------------------------
                                              8.407936   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000718    1.537873 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027469    0.522262    1.488615    3.026489 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.522262    0.000556    3.027044 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075319    0.605384    0.836569    3.863614 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.605400    0.001705    3.865319 v debug_dco_word[23] (out)
                                              3.865319   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.865319   data arrival time
---------------------------------------------------------------------------------------------
                                              8.415318   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000782    1.524690 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029436    0.550826    1.504805    3.029495 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.550826    0.000531    3.030026 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074688    0.601997    0.842920    3.872945 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.602001    0.000874    3.873819 v debug_dco_word[24] (out)
                                              3.873819   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.873819   data arrival time
---------------------------------------------------------------------------------------------
                                              8.423819   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001053    1.539707 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028326    0.534706    1.497571    3.037278 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.534706    0.000417    3.037696 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074715    0.602024    0.838119    3.875814 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.602029    0.000990    3.876804 v debug_dco_word[12] (out)
                                              3.876804   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.876804   data arrival time
---------------------------------------------------------------------------------------------
                                              8.426805   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001324    1.534865 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029535    0.552250    1.508665    3.043530 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.552250    0.000509    3.044039 v output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073529    0.594683    0.838160    3.882199 v output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.594687    0.000854    3.883052 v debug_dco_word[16] (out)
                                              3.883052   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.883052   data arrival time
---------------------------------------------------------------------------------------------
                                              8.433052   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308203    0.000998    1.551093 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.028606    0.538696    1.504012    3.055105 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.538699    0.000888    3.055993 v output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073780    0.596215    0.835191    3.891183 v output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.596219    0.000901    3.892085 v lock_detect (out)
                                              3.892085   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.892085   data arrival time
---------------------------------------------------------------------------------------------
                                              8.442084   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000399    1.533439 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030116    0.560699    1.514238    3.047677 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.560699    0.000528    3.048205 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074140    0.598686    0.843352    3.891557 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.598690    0.000921    3.892478 v debug_dco_word[20] (out)
                                              3.892478   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.892478   data arrival time
---------------------------------------------------------------------------------------------
                                              8.442479   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000350    1.539004 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031033    0.574072    1.524806    3.063810 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.574072    0.000606    3.064416 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074520    0.601299    0.848415    3.912832 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.601304    0.000956    3.913788 v debug_dco_word[10] (out)
                                              3.913788   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.913788   data arrival time
---------------------------------------------------------------------------------------------
                                              8.463788   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000359    1.536856 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033074    0.603871    1.544657    3.081512 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.603873    0.000861    3.082373 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075002    0.604462    0.858297    3.940670 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.604465    0.000759    3.941429 v debug_dco_word[1] (out)
                                              3.941429   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.941429   data arrival time
---------------------------------------------------------------------------------------------
                                              8.491429   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000875    1.560015 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031002    0.573596    1.531646    3.091661 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.573598    0.000825    3.092486 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074477    0.601052    0.848233    3.940718 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.601055    0.000797    3.941515 v debug_dco_word[27] (out)
                                              3.941515   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.941515   data arrival time
---------------------------------------------------------------------------------------------
                                              8.491515   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000559    1.546305 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032630    0.597357    1.542765    3.089071 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.597359    0.001007    3.090077 v output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074783    0.602945    0.855052    3.945130 v output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.602958    0.001539    3.946668 v debug_dco_word[3] (out)
                                              3.946668   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.946668   data arrival time
---------------------------------------------------------------------------------------------
                                              8.496669   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000409    1.546155 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033170    0.605256    1.548215    3.094370 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.605258    0.000970    3.095340 v output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074295    0.600294    0.855483    3.950823 v output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.600297    0.000749    3.951572 v debug_dco_word[2] (out)
                                              3.951572   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.951572   data arrival time
---------------------------------------------------------------------------------------------
                                              8.501572   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004523    0.121162    0.044419    4.844419 v rst_n (in)
                                                         rst_n (net)
                      0.121162    0.000000    4.844419 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.239420    0.361447    5.205866 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.239420    0.000070    5.205936 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.861220    0.795653    6.001589 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.861220    0.000250    6.001840 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    0.864014    1.136173    7.138012 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.864019    0.001094    7.139106 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    0.655630    1.001294    8.140401 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.655630    0.000271    8.140672 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025701    0.739105    0.823122    8.963794 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.739105    0.000537    8.964331 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036103    0.658250    0.965046    9.929377 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.658255    0.000989    9.930366 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003436    0.187083    0.565984   10.496349 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.187083    0.000037   10.496387 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.496387   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308206    0.002037    1.552132 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.802132   clock uncertainty
                                  0.000000    1.802132   clock reconvergence pessimism
                                  0.163357    1.965489   library hold time
                                              1.965489   data required time
---------------------------------------------------------------------------------------------
                                              1.965489   data required time
                                            -10.496387   data arrival time
---------------------------------------------------------------------------------------------
                                              8.530897   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000875    1.541987 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.037958    0.674853    1.595423    3.137409 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.674853    0.000491    3.137901 v output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074338    0.601470    0.873311    4.011211 v output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.601473    0.000756    4.011968 v debug_dco_word[7] (out)
                                              4.011968   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.011968   data arrival time
---------------------------------------------------------------------------------------------
                                              8.561968   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001180    1.551749 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.039323    0.695544    1.612110    3.163859 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.695551    0.001600    3.165460 v output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073579    0.596849    0.875083    4.040542 v output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.596852    0.000839    4.041381 v debug_dco_word[31] (out)
                                              4.041381   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.041381   data arrival time
---------------------------------------------------------------------------------------------
                                              8.591381   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001112    1.551681 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.045303    0.787318    1.670487    3.222168 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.787328    0.001533    3.223701 v output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073774    0.599311    0.899210    4.122911 v output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.599315    0.000856    4.123768 v debug_dco_word[30] (out)
                                              4.123768   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.123768   data arrival time
---------------------------------------------------------------------------------------------
                                              8.673768   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000917    1.551486 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.047999    0.828534    1.696200    3.247687 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.828553    0.002245    3.249932 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075539    0.610559    0.917022    4.166954 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.610573    0.001625    4.168579 v debug_dco_word[28] (out)
                                              4.168579   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.168579   data arrival time
---------------------------------------------------------------------------------------------
                                              8.718579   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000733    1.532604 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012756    0.312411    1.329376    2.861980 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.312411    0.000102    2.862082 v fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026147    0.509971    0.724064    3.586145 v fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.509971    0.000361    3.586506 v output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074470    0.600529    0.829802    4.416308 v output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.600532    0.000759    4.417068 v debug_dco_word[6] (out)
                                              4.417068   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.417068   data arrival time
---------------------------------------------------------------------------------------------
                                              8.967068   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000887    1.532758 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012801    0.313034    1.329861    2.862619 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.313034    0.000192    2.862811 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031353    0.585720    0.777094    3.639905 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.585720    0.000554    3.640459 v output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074910    0.603524    0.852693    4.493152 v output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.603536    0.001511    4.494663 v debug_dco_word[5] (out)
                                              4.494663   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.494663   data arrival time
---------------------------------------------------------------------------------------------
                                              9.044664   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.294987    1.316493    2.854032 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.294987    0.000096    2.854128 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.659593    0.686943    3.541071 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.659593    0.000358    3.541428 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006622    0.272979    0.517087    4.058516 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.272979    0.000125    4.058640 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.077020    0.615033    0.769264    4.827904 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.615050    0.001821    4.829725 v debug_dco_word[0] (out)
                                              4.829725   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.829725   data arrival time
---------------------------------------------------------------------------------------------
                                              9.379725   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000848    1.534389 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004884    0.198502    1.231497    2.765885 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.198502    0.000057    2.765942 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016503    0.505051    0.562756    3.328698 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.505051    0.000231    3.328929 v fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028285    0.541777    0.811059    4.139988 v fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.541777    0.000440    4.140428 v output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074489    0.600817    0.839243    4.979671 v output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.600822    0.000957    4.980628 v debug_dco_word[18] (out)
                                              4.980628   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.980628   data arrival time
---------------------------------------------------------------------------------------------
                                              9.530629   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001093    1.551663 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006110    0.216380    1.253970    2.805633 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.216380    0.000126    2.805758 v fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020760    0.610870    0.635706    3.441464 v fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.610870    0.000356    3.441820 v fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022287    0.651589    0.760588    4.202407 v fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.651589    0.000584    4.202992 v fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027244    0.778436    0.846516    5.049508 v fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.778436    0.000658    5.050166 v fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010672    0.371900    0.608689    5.658855 v fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.371900    0.000251    5.659106 v fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020729    0.610629    0.676801    6.335907 v fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.610629    0.000356    6.336264 v output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073427    0.594751    0.852897    7.189161 v output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.594755    0.000814    7.189975 v pll_out (out)
                                              7.189975   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -7.189975   data arrival time
---------------------------------------------------------------------------------------------
                                             11.739976   slack (MET)



