(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-10-16T02:56:41Z")
 (DESIGN "Design01")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Design01")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Net_158.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_BT\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Wheels\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_1\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_3.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_2\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_6.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_1\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_7.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_1\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Flicker\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_ENA\(0\).pad_out Motor_1_ENA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_ENA_1\(0\).pad_out Motor_1_ENA_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_ENB\(0\).pad_out Motor_2_ENB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.interrupt isr_6.interrupt (8.581:8.581:8.581))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_0 (3.470:3.470:3.470))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\Counter_ColorSensor\:CounterUDB\:reload\\.main_0 (3.470:3.470:3.470))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.902:5.902:5.902))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.reset (3.438:3.438:3.438))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.ar_0 (3.457:3.457:3.457))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_0 (5.152:5.152:5.152))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_0 (5.154:5.154:5.154))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:status_0\\.ar_0 (5.343:5.343:5.343))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.ar_0 (3.457:3.457:3.457))
    (INTERCONNECT Net_158.q isr_1.interrupt (8.888:8.888:8.888))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_27.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_33.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_Wheels\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_Wheels\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_Wheels\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_Wheels\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_Wheels\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_Wheels\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_Wheels\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_1\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_2\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_27.q Motor_2_ENB\(0\).pin_input (7.034:7.034:7.034))
    (INTERCONNECT Net_288.q \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.main_0 (4.270:4.270:4.270))
    (INTERCONNECT Net_288.q \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.main_0 (4.270:4.270:4.270))
    (INTERCONNECT Net_288.q \\Counter_ColorSensor\:CounterUDB\:reload\\.main_1 (3.747:3.747:3.747))
    (INTERCONNECT CS_out\(0\).fb \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_3 (6.652:6.652:6.652))
    (INTERCONNECT CS_out\(0\).fb \\Counter_ColorSensor\:CounterUDB\:count_stored_i\\.main_0 (6.637:6.637:6.637))
    (INTERCONNECT Net_33.q Motor_1_ENA\(0\).pin_input (6.389:6.389:6.389))
    (INTERCONNECT Motor_1_Phase_A\(0\).fb \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.main_0 (4.695:4.695:4.695))
    (INTERCONNECT Motor_1_Phase_B\(0\).fb \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.main_0 (6.771:6.771:6.771))
    (INTERCONNECT \\PWM_SmallServo\:PWMHW\\.cmp small_servo\(0\).pin_input (8.732:8.732:8.732))
    (INTERCONNECT \\PWM_BigServo\:PWMHW\\.cmp big_servo\(0\).pin_input (8.116:8.116:8.116))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_288.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_ColorSensor\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_ColorSensor\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_ColorSensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_ColorSensor\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_ColorSensor\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Rx_BT\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_2 (4.716:4.716:4.716))
    (INTERCONNECT Rx_BT\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_3 (4.716:4.716:4.716))
    (INTERCONNECT Rx_BT\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (4.716:4.716:4.716))
    (INTERCONNECT Rx_BT\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_1 (5.586:5.586:5.586))
    (INTERCONNECT Rx_BT\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_9 (5.586:5.586:5.586))
    (INTERCONNECT Rx_BT\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_8 (5.636:5.636:5.636))
    (INTERCONNECT Rx_BT\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_6 (5.636:5.636:5.636))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxSts\\.interrupt isr_7.interrupt (6.921:6.921:6.921))
    (INTERCONNECT Net_616.q Tx_BT\(0\).pin_input (7.068:7.068:7.068))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_3.interrupt (6.220:6.220:6.220))
    (INTERCONNECT Trigger\(0\).fb \\Timer_3\:TimerUDB\:capt_int_temp\\.main_0 (12.762:12.762:12.762))
    (INTERCONNECT Trigger\(0\).fb \\Timer_3\:TimerUDB\:int_capt_count_0\\.main_0 (12.762:12.762:12.762))
    (INTERCONNECT Trigger\(0\).fb \\Timer_3\:TimerUDB\:int_capt_count_1\\.main_0 (11.691:11.691:11.691))
    (INTERCONNECT Trigger\(0\).fb \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.reset (7.505:7.505:7.505))
    (INTERCONNECT Trigger\(0\).fb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (10.256:10.256:10.256))
    (INTERCONNECT Trigger\(0\).fb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (11.259:11.259:11.259))
    (INTERCONNECT Trigger\(0\).fb \\Timer_3\:TimerUDB\:timer_enable\\.main_1 (12.762:12.762:12.762))
    (INTERCONNECT Trigger\(0\).fb \\Timer_3\:TimerUDB\:trig_disable\\.main_0 (11.691:11.691:11.691))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_4 (6.654:6.654:6.654))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_3\:TimerUDB\:capture_last\\.main_4 (6.654:6.654:6.654))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_3\:TimerUDB\:run_mode\\.main_4 (7.972:7.972:7.972))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_3\:TimerUDB\:timer_enable\\.main_5 (8.883:8.883:8.883))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_0 (7.360:7.360:7.360))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_3\:TimerUDB\:capture_last\\.main_0 (7.360:7.360:7.360))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_3\:TimerUDB\:run_mode\\.main_0 (8.270:8.270:8.270))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_3\:TimerUDB\:timer_enable\\.main_0 (9.181:9.181:9.181))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_1 (7.672:7.672:7.672))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:capture_last\\.main_1 (7.672:7.672:7.672))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:run_mode\\.main_1 (6.753:6.753:6.753))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:timer_enable\\.main_2 (7.660:7.660:7.660))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_5 (7.724:7.724:7.724))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_3\:TimerUDB\:capture_last\\.main_5 (7.724:7.724:7.724))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_3\:TimerUDB\:run_mode\\.main_5 (8.632:8.632:8.632))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_3\:TimerUDB\:timer_enable\\.main_6 (9.540:9.540:9.540))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_0 \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_3 (3.513:3.513:3.513))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_0 \\Timer_3\:TimerUDB\:capture_last\\.main_3 (3.513:3.513:3.513))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_0 \\Timer_3\:TimerUDB\:run_mode\\.main_3 (4.832:4.832:4.832))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_0 \\Timer_3\:TimerUDB\:timer_enable\\.main_4 (5.733:5.733:5.733))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_1 \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_2 (2.879:2.879:2.879))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_1 \\Timer_3\:TimerUDB\:capture_last\\.main_2 (2.879:2.879:2.879))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_1 \\Timer_3\:TimerUDB\:run_mode\\.main_2 (3.787:3.787:3.787))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_1 \\Timer_3\:TimerUDB\:timer_enable\\.main_3 (4.694:4.694:4.694))
    (INTERCONNECT \\Timer_2\:TimerHW\\.irq isr_2.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\ADC_SAR_1\:ADC_SAR\\.eof_udb \\ADC_SAR_1\:IRQ\\.interrupt (7.847:7.847:7.847))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_755.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Flicker\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Flicker\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Flicker\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Flicker\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Flicker\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_755.q Motor_1_ENA_1\(0\).pin_input (6.379:6.379:6.379))
    (INTERCONNECT Motor_2_Phase_A\(0\).fb \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.214:5.214:5.214))
    (INTERCONNECT Motor_2_Phase_B\(0\).fb \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.640:5.640:5.640))
    (INTERCONNECT SCL_1\(0\).pad_out SCL_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA_1\(0\).pad_out SDA_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_BT\(0\).pad_out Tx_BT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_ColorSensor\:CounterUDB\:prevCompare\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_ColorSensor\:CounterUDB\:status_0\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_0 (3.703:3.703:3.703))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (4.671:4.671:4.671))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (5.185:5.185:5.185))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (6.103:6.103:6.103))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (2.923:2.923:2.923))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_stored_i\\.q \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_2 (2.291:2.291:2.291))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.q \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_1 (3.870:3.870:3.870))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.q \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_1 (2.224:2.224:2.224))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (2.556:2.556:2.556))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (2.557:2.557:2.557))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (4.856:4.856:4.856))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (4.853:4.853:4.853))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (6.311:6.311:6.311))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_3 (4.484:4.484:4.484))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_ColorSensor\:CounterUDB\:overflow_status\\.main_1 (3.183:3.183:3.183))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:overflow_status\\.q \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_2 (4.079:4.079:4.079))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.main_0 (3.626:3.626:3.626))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:overflow_status\\.main_0 (4.173:4.173:4.173))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:reload\\.main_3 (4.079:4.079:4.079))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.q \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.main_1 (2.686:2.686:2.686))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.q \\Counter_ColorSensor\:CounterUDB\:reload\\.main_2 (2.670:2.670:2.670))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:prevCompare\\.q \\Counter_ColorSensor\:CounterUDB\:status_0\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (2.705:2.705:2.705))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (2.697:2.697:2.697))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (3.788:3.788:3.788))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (3.788:3.788:3.788))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:status_0\\.q \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.317:2.317:2.317))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.170:4.170:4.170))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.303:2.303:2.303))
    (INTERCONNECT SCL_1\(0\).fb \\I2C_1\:I2C_FF\\.scl_in (8.363:8.363:8.363))
    (INTERCONNECT SDA_1\(0\).fb \\I2C_1\:I2C_FF\\.sda_in (8.542:8.542:8.542))
    (INTERCONNECT \\I2C_1\:I2C_FF\\.scl_out SCL_1\(0\).pin_input (7.374:7.374:7.374))
    (INTERCONNECT \\I2C_1\:I2C_FF\\.interrupt \\I2C_1\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\I2C_1\:I2C_FF\\.sda_out SDA_1\(0\).pin_input (7.371:7.371:7.371))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_288.main_1 (2.925:2.925:2.925))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_ColorSensor\:PWMUDB\:prevCompare1\\.main_0 (2.925:2.925:2.925))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_ColorSensor\:PWMUDB\:status_0\\.main_1 (2.925:2.925:2.925))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_0 (2.274:2.274:2.274))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_0 (2.274:2.274:2.274))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:prevCompare1\\.q \\PWM_ColorSensor\:PWMUDB\:status_0\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q Net_288.main_0 (4.011:4.011:4.011))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_1 (3.480:3.480:3.480))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (5.858:5.858:5.858))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (6.409:6.409:6.409))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:status_2\\.main_0 (4.001:4.001:4.001))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_1 (3.480:3.480:3.480))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:status_0\\.q \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.860:2.860:2.860))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:status_2\\.q \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.255:2.255:2.255))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.status_3 (3.613:3.613:3.613))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_2 (5.665:5.665:5.665))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.928:2.928:2.928))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.929:2.929:2.929))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:status_2\\.main_1 (5.137:5.137:5.137))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_2 (5.665:5.665:5.665))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.q \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_3 (2.260:2.260:2.260))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.q \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_3 (2.260:2.260:2.260))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_755.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Flicker\:PWMUDB\:prevCompare1\\.main_0 (3.227:3.227:3.227))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Flicker\:PWMUDB\:status_0\\.main_1 (3.227:3.227:3.227))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Flicker\:PWMUDB\:runmode_enable\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:prevCompare1\\.q \\PWM_Flicker\:PWMUDB\:status_0\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:runmode_enable\\.q Net_755.main_0 (3.188:3.188:3.188))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:runmode_enable\\.q \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.210:3.210:3.210))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:runmode_enable\\.q \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.209:3.209:3.209))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:runmode_enable\\.q \\PWM_Flicker\:PWMUDB\:status_2\\.main_0 (3.192:3.192:3.192))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:status_0\\.q \\PWM_Flicker\:PWMUDB\:genblk8\:stsreg\\.status_0 (3.685:3.685:3.685))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:status_2\\.q \\PWM_Flicker\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.933:2.933:2.933))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Flicker\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.091:3.091:3.091))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.968:2.968:2.968))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Flicker\:PWMUDB\:status_2\\.main_1 (3.096:3.096:3.096))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_33.main_1 (4.145:4.145:4.145))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Wheels\:PWMUDB\:prevCompare1\\.main_0 (6.120:6.120:6.120))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Wheels\:PWMUDB\:status_0\\.main_1 (6.120:6.120:6.120))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1_comb Net_27.main_1 (7.205:7.205:7.205))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1_comb \\PWM_Wheels\:PWMUDB\:prevCompare2\\.main_0 (7.141:7.141:7.141))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1_comb \\PWM_Wheels\:PWMUDB\:status_1\\.main_1 (7.141:7.141:7.141))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Wheels\:PWMUDB\:runmode_enable\\.main_0 (2.894:2.894:2.894))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:prevCompare1\\.q \\PWM_Wheels\:PWMUDB\:status_0\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:prevCompare2\\.q \\PWM_Wheels\:PWMUDB\:status_1\\.main_0 (2.283:2.283:2.283))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:runmode_enable\\.q Net_27.main_0 (10.592:10.592:10.592))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:runmode_enable\\.q Net_33.main_0 (8.049:8.049:8.049))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:runmode_enable\\.q \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (5.352:5.352:5.352))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:runmode_enable\\.q \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (7.299:7.299:7.299))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:runmode_enable\\.q \\PWM_Wheels\:PWMUDB\:status_2\\.main_0 (8.918:8.918:8.918))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:status_0\\.q \\PWM_Wheels\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:status_1\\.q \\PWM_Wheels\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:status_2\\.q \\PWM_Wheels\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Wheels\:PWMUDB\:genblk8\:stsreg\\.status_3 (6.178:6.178:6.178))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.628:3.628:3.628))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (4.298:4.298:4.298))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Wheels\:PWMUDB\:status_2\\.main_1 (7.093:7.093:7.093))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.589:2.589:2.589))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.603:2.603:2.603))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.324:2.324:2.324))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.841:3.841:3.841))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.384:4.384:4.384))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (3.806:3.806:3.806))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_2 (2.902:2.902:2.902))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.main_0 (3.806:3.806:3.806))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Net_1275\\.main_1 (2.902:2.902:2.902))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.612:2.612:2.612))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Net_530\\.main_2 (3.424:3.424:3.424))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Net_611\\.main_2 (3.424:3.424:3.424))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.076:3.076:3.076))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (3.075:3.075:3.075))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.296:5.296:5.296))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_1 (3.509:3.509:3.509))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (7.338:7.338:7.338))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.965:5.965:5.965))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (5.965:5.965:5.965))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Net_1275\\.main_0 (3.509:3.509:3.509))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.335:2.335:2.335))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (3.663:3.663:3.663))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (3.668:3.668:3.668))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.394:3.394:3.394))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.394:3.394:3.394))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Net_1203\\.main_1 (2.619:2.619:2.619))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (3.918:3.918:3.918))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (5.426:5.426:5.426))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_1251\\.main_0 (4.512:4.512:4.512))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_1251_split\\.main_0 (3.952:3.952:3.952))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_530\\.main_1 (4.512:4.512:4.512))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_611\\.main_1 (4.512:4.512:4.512))
    (INTERCONNECT \\QuadDec_1\:Net_1251_split\\.q \\QuadDec_1\:Net_1251\\.main_7 (2.286:2.286:2.286))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_0 (5.091:5.091:5.091))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (3.155:3.155:3.155))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1203\\.main_0 (3.398:3.398:3.398))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1251\\.main_1 (7.354:7.354:7.354))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1251_split\\.main_1 (7.342:7.342:7.342))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1260\\.main_0 (3.392:3.392:3.392))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_2 (4.795:4.795:4.795))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:error\\.main_0 (3.391:3.391:3.391))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_0 (3.398:3.398:3.398))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_0 (5.091:5.091:5.091))
    (INTERCONNECT \\QuadDec_1\:Net_1275\\.q \\QuadDec_1\:Net_530\\.main_0 (3.683:3.683:3.683))
    (INTERCONNECT \\QuadDec_1\:Net_1275\\.q \\QuadDec_1\:Net_611\\.main_0 (3.683:3.683:3.683))
    (INTERCONNECT \\QuadDec_1\:Net_530\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_0 (3.674:3.674:3.674))
    (INTERCONNECT \\QuadDec_1\:Net_611\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_1 (3.675:3.675:3.675))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1203\\.main_4 (2.902:2.902:2.902))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1251\\.main_4 (5.823:5.823:5.823))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1251_split\\.main_4 (5.810:5.810:5.810))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1260\\.main_1 (2.897:2.897:2.897))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_3 (3.962:3.962:3.962))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:error\\.main_3 (2.896:2.896:2.896))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_3 (2.902:2.902:2.902))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_3 (3.974:3.974:3.974))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_2 (2.292:2.292:2.292))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1203\\.main_2 (3.097:3.097:3.097))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1251\\.main_2 (7.170:7.170:7.170))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1251_split\\.main_2 (6.604:6.604:6.604))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:error\\.main_1 (2.946:2.946:2.946))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_3 (3.098:3.098:3.098))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_1 (3.097:3.097:3.097))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_1 (4.005:4.005:4.005))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.main_0 (4.380:4.380:4.380))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_0 (4.380:4.380:4.380))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.231:2.231:2.231))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_1 (2.231:2.231:2.231))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_2 (2.255:2.255:2.255))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1203\\.main_3 (8.035:8.035:8.035))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1251\\.main_3 (5.526:5.526:5.526))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1251_split\\.main_3 (4.952:4.952:4.952))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:error\\.main_2 (8.610:8.610:8.610))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_3 (2.520:2.520:2.520))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_2 (8.035:8.035:8.035))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_2 (6.204:6.204:6.204))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1203\\.main_6 (2.948:2.948:2.948))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1251\\.main_6 (7.144:7.144:7.144))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1251_split\\.main_6 (6.580:6.580:6.580))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1260\\.main_3 (3.068:3.068:3.068))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:error\\.main_5 (3.068:3.068:3.068))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_5 (2.948:2.948:2.948))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_5 (3.982:3.982:3.982))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1203\\.main_5 (3.859:3.859:3.859))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1251\\.main_5 (5.644:5.644:5.644))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1251_split\\.main_5 (5.088:5.088:5.088))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1260\\.main_2 (3.840:3.840:3.840))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:error\\.main_4 (3.844:3.844:3.844))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_4 (3.859:3.859:3.859))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_4 (2.618:2.618:2.618))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.835:2.835:2.835))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.093:3.093:3.093))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.092:3.092:3.092))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.605:2.605:2.605))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_2 (2.605:2.605:2.605))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.605:2.605:2.605))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Net_1275\\.main_1 (2.597:2.597:2.597))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Net_530\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Net_611\\.main_2 (3.220:3.220:3.220))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.802:2.802:2.802))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.773:2.773:2.773))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.903:5.903:5.903))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_1 (2.601:2.601:2.601))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.969:4.969:4.969))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.059:5.059:5.059))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (5.071:5.071:5.071))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Net_1275\\.main_0 (2.592:2.592:2.592))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (5.906:5.906:5.906))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.895:2.895:2.895))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.922:2.922:2.922))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.921:2.921:2.921))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.602:3.602:3.602))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.602:3.602:3.602))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Net_1203\\.main_1 (4.152:4.152:4.152))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (5.004:5.004:5.004))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (4.584:4.584:4.584))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_1251\\.main_0 (3.118:3.118:3.118))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_1251_split\\.main_0 (3.987:3.987:3.987))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_530\\.main_1 (5.561:5.561:5.561))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_611\\.main_1 (3.085:3.085:3.085))
    (INTERCONNECT \\QuadDec_2\:Net_1251_split\\.q \\QuadDec_2\:Net_1251\\.main_7 (2.849:2.849:2.849))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_0 (3.881:3.881:3.881))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (3.118:3.118:3.118))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1203\\.main_0 (6.301:6.301:6.301))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1251\\.main_1 (5.733:5.733:5.733))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1251_split\\.main_1 (7.714:7.714:7.714))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1260\\.main_0 (3.107:3.107:3.107))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_2 (8.267:8.267:8.267))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:error\\.main_0 (10.401:10.401:10.401))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_0 (10.408:10.408:10.408))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_0 (4.007:4.007:4.007))
    (INTERCONNECT \\QuadDec_2\:Net_1275\\.q \\QuadDec_2\:Net_530\\.main_0 (3.194:3.194:3.194))
    (INTERCONNECT \\QuadDec_2\:Net_1275\\.q \\QuadDec_2\:Net_611\\.main_0 (4.526:4.526:4.526))
    (INTERCONNECT \\QuadDec_2\:Net_530\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_0 (3.620:3.620:3.620))
    (INTERCONNECT \\QuadDec_2\:Net_611\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_1 (5.750:5.750:5.750))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1203\\.main_4 (8.534:8.534:8.534))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1251\\.main_4 (8.549:8.549:8.549))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1251_split\\.main_4 (7.603:7.603:7.603))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1260\\.main_1 (10.196:10.196:10.196))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_3 (7.630:7.630:7.630))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:error\\.main_3 (3.323:3.323:3.323))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_3 (3.844:3.844:3.844))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_3 (11.108:11.108:11.108))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.541:2.541:2.541))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_0 (2.538:2.538:2.538))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.546:2.546:2.546))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_1 (2.543:2.543:2.543))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_2 (2.238:2.238:2.238))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1203\\.main_2 (7.259:7.259:7.259))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1251\\.main_2 (7.279:7.279:7.279))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1251_split\\.main_2 (4.623:4.623:4.623))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:error\\.main_1 (8.097:8.097:8.097))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_3 (6.247:6.247:6.247))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_1 (8.109:8.109:8.109))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_1 (9.669:9.669:9.669))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.892:2.892:2.892))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_0 (2.892:2.892:2.892))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.242:2.242:2.242))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_1 (2.242:2.242:2.242))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_2 (2.232:2.232:2.232))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1203\\.main_3 (7.587:7.587:7.587))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1251\\.main_3 (7.600:7.600:7.600))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1251_split\\.main_3 (5.989:5.989:5.989))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:error\\.main_2 (10.140:10.140:10.140))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_3 (6.529:6.529:6.529))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_2 (10.146:10.146:10.146))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_2 (9.995:9.995:9.995))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1203\\.main_6 (7.911:7.911:7.911))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1251\\.main_6 (7.925:7.925:7.925))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1251_split\\.main_6 (6.881:6.881:6.881))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1260\\.main_3 (9.574:9.574:9.574))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:error\\.main_5 (3.626:3.626:3.626))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_5 (3.608:3.608:3.608))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_5 (10.478:10.478:10.478))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1203\\.main_5 (8.264:8.264:8.264))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1251\\.main_5 (6.809:6.809:6.809))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1251_split\\.main_5 (8.398:8.398:8.398))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1260\\.main_2 (4.907:4.907:4.907))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:error\\.main_4 (11.506:11.506:11.506))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_4 (11.513:11.513:11.513))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_4 (2.639:2.639:2.639))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_158.main_0 (2.915:2.915:2.915))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (2.903:2.903:2.903))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (2.900:2.900:2.900))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (3.788:3.788:3.788))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:status_tc\\.main_0 (2.915:2.915:2.915))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb Net_158.main_1 (3.451:3.451:3.451))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.468:3.468:3.468))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.434:3.434:3.434))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.524:2.524:2.524))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:status_tc\\.main_1 (3.451:3.451:3.451))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.855:2.855:2.855))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.854:2.854:2.854))
    (INTERCONNECT \\Timer_1\:TimerUDB\:status_tc\\.q \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_fifo_load\\.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_3 (4.905:4.905:4.905))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_fifo_load\\.q \\Timer_3\:TimerUDB\:int_capt_count_0\\.main_3 (4.905:4.905:4.905))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_fifo_load\\.q \\Timer_3\:TimerUDB\:int_capt_count_1\\.main_3 (3.987:3.987:3.987))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_fifo_load\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (4.534:4.534:4.534))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_fifo_load\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (4.013:4.013:4.013))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_int_temp\\.q \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_1 (3.653:3.653:3.653))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capture_last\\.q \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_6 (2.299:2.299:2.299))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_3\:TimerUDB\:capt_int_temp\\.main_2 (2.334:2.334:2.334))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_3\:TimerUDB\:int_capt_count_0\\.main_2 (2.334:2.334:2.334))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_3\:TimerUDB\:int_capt_count_1\\.main_2 (3.261:3.261:3.261))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_3\:TimerUDB\:capt_int_temp\\.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_3\:TimerUDB\:int_capt_count_0\\.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_3\:TimerUDB\:int_capt_count_1\\.main_1 (3.245:3.245:3.245))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_3\:TimerUDB\:run_mode\\.main_6 (3.443:3.443:3.443))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_3\:TimerUDB\:timer_enable\\.main_7 (2.677:2.677:2.677))
    (INTERCONNECT \\Timer_3\:TimerUDB\:int_capt_count_0\\.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_5 (2.300:2.300:2.300))
    (INTERCONNECT \\Timer_3\:TimerUDB\:int_capt_count_0\\.q \\Timer_3\:TimerUDB\:int_capt_count_0\\.main_5 (2.300:2.300:2.300))
    (INTERCONNECT \\Timer_3\:TimerUDB\:int_capt_count_0\\.q \\Timer_3\:TimerUDB\:int_capt_count_1\\.main_5 (3.226:3.226:3.226))
    (INTERCONNECT \\Timer_3\:TimerUDB\:int_capt_count_1\\.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_4 (3.211:3.211:3.211))
    (INTERCONNECT \\Timer_3\:TimerUDB\:int_capt_count_1\\.q \\Timer_3\:TimerUDB\:int_capt_count_0\\.main_4 (3.211:3.211:3.211))
    (INTERCONNECT \\Timer_3\:TimerUDB\:int_capt_count_1\\.q \\Timer_3\:TimerUDB\:int_capt_count_1\\.main_4 (2.314:2.314:2.314))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.968:3.968:3.968))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.263:3.263:3.263))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:status_tc\\.main_1 (3.714:3.714:3.714))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:timer_enable\\.main_10 (5.280:5.280:5.280))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:trig_disable\\.main_3 (3.714:3.714:3.714))
    (INTERCONNECT \\Timer_3\:TimerUDB\:run_mode\\.q \\Timer_3\:TimerUDB\:status_tc\\.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\Timer_3\:TimerUDB\:run_mode\\.q \\Timer_3\:TimerUDB\:timer_enable\\.main_9 (5.542:5.542:5.542))
    (INTERCONNECT \\Timer_3\:TimerUDB\:run_mode\\.q \\Timer_3\:TimerUDB\:trig_disable\\.main_2 (2.316:2.316:2.316))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.904:2.904:2.904))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.902:2.902:2.902))
    (INTERCONNECT \\Timer_3\:TimerUDB\:status_tc\\.q \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.903:2.903:2.903))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_7 (4.989:4.989:4.989))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (5.011:5.011:5.011))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.047:4.047:4.047))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:timer_enable\\.main_8 (2.295:2.295:2.295))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:trig_disable\\.main_1 (4.064:4.064:4.064))
    (INTERCONNECT \\Timer_3\:TimerUDB\:trig_disable\\.q \\Timer_3\:TimerUDB\:timer_enable\\.main_11 (4.128:4.128:4.128))
    (INTERCONNECT \\Timer_3\:TimerUDB\:trig_disable\\.q \\Timer_3\:TimerUDB\:trig_disable\\.main_4 (4.187:4.187:4.187))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (3.666:3.666:3.666))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (2.298:2.298:2.298))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (2.298:2.298:2.298))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (3.213:3.213:3.213))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (3.213:3.213:3.213))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (3.209:3.209:3.209))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (3.181:3.181:3.181))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (3.824:3.824:3.824))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (3.824:3.824:3.824))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (4.527:4.527:4.527))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (7.082:7.082:7.082))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (7.082:7.082:7.082))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (3.222:3.222:3.222))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (3.222:3.222:3.222))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (3.222:3.222:3.222))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (6.533:6.533:6.533))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (4.459:4.459:4.459))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (2.333:2.333:2.333))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (2.333:2.333:2.333))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (3.248:3.248:3.248))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (3.238:3.238:3.238))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (2.916:2.916:2.916))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (2.916:2.916:2.916))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (2.937:2.937:2.937))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (2.937:2.937:2.937))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (2.908:2.908:2.908))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (2.908:2.908:2.908))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (2.937:2.937:2.937))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (2.937:2.937:2.937))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (2.898:2.898:2.898))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (2.898:2.898:2.898))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (3.684:3.684:3.684))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (4.405:4.405:4.405))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (4.422:4.422:4.422))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (5.939:5.939:5.939))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (4.892:4.892:4.892))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.624:2.624:2.624))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.306:2.306:2.306))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (7.393:7.393:7.393))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (4.519:4.519:4.519))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (4.519:4.519:4.519))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (9.564:9.564:9.564))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (9.564:9.564:9.564))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (7.403:7.403:7.403))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (9.564:9.564:9.564))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.969:3.969:3.969))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (3.909:3.909:3.909))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (6.810:6.810:6.810))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (6.810:6.810:6.810))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (3.924:3.924:3.924))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (4.336:4.336:4.336))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (4.151:4.151:4.151))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (4.151:4.151:4.151))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (2.602:2.602:2.602))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (2.602:2.602:2.602))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (4.894:4.894:4.894))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (2.602:2.602:2.602))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (2.284:2.284:2.284))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (5.911:5.911:5.911))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (4.192:4.192:4.192))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (4.200:4.200:4.200))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (4.715:4.715:4.715))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (4.715:4.715:4.715))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (4.657:4.657:4.657))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (2.316:2.316:2.316))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (4.291:4.291:4.291))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (10.728:10.728:10.728))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (7.378:7.378:7.378))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (5.635:5.635:5.635))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (5.635:5.635:5.635))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (4.291:4.291:4.291))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (7.368:7.368:7.368))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (4.611:4.611:4.611))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (3.679:3.679:3.679))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (5.524:5.524:5.524))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (5.951:5.951:5.951))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (2.940:2.940:2.940))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (2.940:2.940:2.940))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (5.830:5.830:5.830))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (5.830:5.830:5.830))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (5.962:5.962:5.962))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (5.830:5.830:5.830))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (2.942:2.942:2.942))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (6.172:6.172:6.172))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (8.198:8.198:8.198))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (7.295:7.295:7.295))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (5.339:5.339:5.339))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (3.960:3.960:3.960))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (6.170:6.170:6.170))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (5.523:5.523:5.523))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (11.442:11.442:11.442))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (8.287:8.287:8.287))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (3.796:3.796:3.796))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (3.796:3.796:3.796))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (5.523:5.523:5.523))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (7.733:7.733:7.733))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (7.733:7.733:7.733))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (5.487:5.487:5.487))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (8.928:8.928:8.928))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (8.261:8.261:8.261))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (3.764:3.764:3.764))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (3.764:3.764:3.764))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (5.487:5.487:5.487))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (7.705:7.705:7.705))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (7.705:7.705:7.705))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (4.111:4.111:4.111))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (7.341:7.341:7.341))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (6.242:6.242:6.242))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (6.242:6.242:6.242))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (4.111:4.111:4.111))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (7.331:7.331:7.331))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (7.331:7.331:7.331))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (6.153:6.153:6.153))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_616.main_0 (3.370:3.370:3.370))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (2.628:2.628:2.628))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_BigServo\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_SmallServo\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Timer_2\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT big_servo\(0\).pad_out big_servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT small_servo\(0\).pad_out small_servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2C_1\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.aclk_glb_ff_0 \\ADC_SAR_1\:ADC_SAR\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.aclk_glb_ff_0 \\ADC_SAR_1\:ADC_SAR\\.pump_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_5 \\PWM_BigServo\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_5 \\PWM_SmallServo\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_6 \\Timer_2\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Wheels\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Flicker\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_IN_1\(0\)_PAD Motor_1_IN_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_IN_2\(0\)_PAD Motor_1_IN_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_ENA\(0\).pad_out Motor_1_ENA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_ENA\(0\)_PAD Motor_1_ENA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_Phase_A\(0\)_PAD Motor_1_Phase_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_Phase_B\(0\)_PAD Motor_1_Phase_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_IN_3\(0\)_PAD Motor_2_IN_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_IN_4\(0\)_PAD Motor_2_IN_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_ENB\(0\).pad_out Motor_2_ENB\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_ENB\(0\)_PAD Motor_2_ENB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_Phase_A\(0\)_PAD Motor_2_Phase_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_Phase_B\(0\)_PAD Motor_2_Phase_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Front_Echo_1\(0\)_PAD Front_Echo_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL_1\(0\).pad_out SCL_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL_1\(0\)_PAD SCL_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA_1\(0\).pad_out SDA_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA_1\(0\)_PAD SDA_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Trigger\(0\)_PAD Trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT led_green\(0\)_PAD led_green\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_Echo\(0\)_PAD Right_Echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IR_input\(0\)_PAD IR_input\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_Echo\(0\)_PAD Left_Echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT led_red\(0\)_PAD led_red\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Front_Echo_2\(0\)_PAD Front_Echo_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT led_blue\(0\)_PAD led_blue\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S1\(0\)_PAD S1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S2\(0\)_PAD S2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S0\(0\)_PAD S0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S3\(0\)_PAD S3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CS_LED\(0\)_PAD CS_LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CS_out\(0\)_PAD CS_out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT small_servo\(0\).pad_out small_servo\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT small_servo\(0\)_PAD small_servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT big_servo\(0\).pad_out big_servo\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT big_servo\(0\)_PAD big_servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_BT\(0\)_PAD Rx_BT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_BT\(0\).pad_out Tx_BT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_BT\(0\)_PAD Tx_BT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_IN_3\(0\)_PAD Motor_1_IN_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_IN_4\(0\)_PAD Motor_1_IN_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_ENA_1\(0\).pad_out Motor_1_ENA_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_ENA_1\(0\)_PAD Motor_1_ENA_1\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
