

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_178_20'
================================================================
* Date:           Sun Feb  5 16:57:11 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  9.269 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  2.400 us|  2.400 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_178_20  |       38|       38|         9|          6|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     5|        -|       -|    -|
|Expression           |        -|     -|        0|   12599|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    15|        0|      50|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     168|    -|
|Register             |        -|     -|      426|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    20|      426|   12817|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_66ns_129_1_1_U2086  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_13ns_14ns_27_4_1_U2087  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U2088  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U2090  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U2091  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U2089   |mul_mul_9ns_10ns_19_4_1   |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln178_fu_210_p2     |         +|   0|  0|    10|           3|           1|
    |add_ln180_1_fu_236_p2   |         +|   0|  0|    16|           9|           9|
    |add_ln180_2_fu_301_p2   |         +|   0|  0|    18|          11|          10|
    |add_ln180_3_fu_482_p2   |         +|   0|  0|    17|          10|          10|
    |add_ln180_4_fu_516_p2   |         +|   0|  0|    17|          11|          11|
    |add_ln180_5_fu_548_p2   |         +|   0|  0|    18|           9|           6|
    |add_ln180_6_fu_623_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln180_7_fu_611_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln180_8_fu_617_p2   |         +|   0|  0|    18|           9|           6|
    |add_ln180_fu_246_p2     |         +|   0|  0|    20|          13|          13|
    |add_ln181_1_fu_727_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln181_2_fu_733_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln181_3_fu_466_p2   |         +|   0|  0|    18|          11|          10|
    |add_ln181_4_fu_764_p2   |         +|   0|  0|    18|           9|           6|
    |add_ln181_5_fu_827_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln181_6_fu_839_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln181_7_fu_833_p2   |         +|   0|  0|    18|           9|           6|
    |add_ln181_fu_684_p2     |         +|   0|  0|    13|           6|           6|
    |add_ln182_10_fu_407_p2  |         +|   0|  0|    64|          64|          64|
    |add_ln182_11_fu_413_p2  |         +|   0|  0|    56|          56|          13|
    |add_ln182_12_fu_419_p2  |         +|   0|  0|    56|          56|          56|
    |add_ln182_6_fu_662_p2   |         +|   0|  0|    20|          13|          13|
    |add_ln182_7_fu_878_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln182_8_fu_335_p2   |         +|   0|  0|    66|          59|           8|
    |add_ln182_9_fu_937_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln182_fu_401_p2     |         +|   0|  0|    64|          64|          13|
    |sub_ln180_1_fu_283_p2   |         -|   0|  0|    16|           9|           9|
    |sub_ln180_2_fu_605_p2   |         -|   0|  0|    16|           9|           9|
    |sub_ln180_fu_510_p2     |         -|   0|  0|    17|          11|          11|
    |sub_ln181_1_fu_821_p2   |         -|   0|  0|    16|           9|           9|
    |sub_ln181_fu_721_p2     |         -|   0|  0|    17|          10|          10|
    |sub_ln182_1_fu_389_p2   |         -|   0|  0|    71|          64|          64|
    |sub_ln182_2_fu_395_p2   |         -|   0|  0|    63|          56|          56|
    |sub_ln182_fu_931_p2     |         -|   0|  0|    17|          10|          10|
    |icmp_ln178_fu_204_p2    |      icmp|   0|  0|     8|           3|           3|
    |lshr_ln180_fu_538_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln181_fu_754_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln182_fu_958_p2    |      lshr|   0|  0|  1865|         448|         448|
    |shl_ln180_1_fu_655_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln180_fu_632_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln181_1_fu_871_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln181_fu_848_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln182_1_fu_987_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln182_fu_425_p2     |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0| 12599|        3392|        3376|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_173       |   9|          2|    3|          6|
    |epnp_address0                |  37|          7|    8|         56|
    |epnp_d0                      |  20|          4|  448|       1792|
    |epnp_we0                     |  20|          4|   56|        224|
    |i_fu_142                     |   9|          2|    3|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 168|         34|  523|       2099|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln180_1_reg_1054                 |   5|   0|    9|          4|
    |add_ln181_reg_1139                   |   6|   0|    6|          0|
    |add_ln182_10_reg_1093                |  61|   0|   64|          3|
    |add_ln182_10_reg_1093_pp0_iter1_reg  |  61|   0|   64|          3|
    |add_ln182_8_reg_1088                 |  59|   0|   59|          0|
    |add_ln182_8_reg_1088_pp0_iter1_reg   |  59|   0|   59|          0|
    |add_ln182_9_reg_1159                 |   7|   0|   10|          3|
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |i_173_reg_1044                       |   3|   0|    3|          0|
    |i_fu_142                             |   3|   0|    3|          0|
    |icmp_ln178_reg_1050                  |   1|   0|    1|          0|
    |sext_ln180_2_reg_1078                |   8|   0|   11|          3|
    |shl_ln182_reg_1098                   |  56|   0|   56|          0|
    |shl_ln182_reg_1098_pp0_iter1_reg     |  56|   0|   56|          0|
    |sub_ln180_1_reg_1070                 |   6|   0|    9|          3|
    |tmp_2247_reg_1118                    |   7|   0|    7|          0|
    |tmp_s_reg_1113                       |   5|   0|    5|          0|
    |trunc_ln181_reg_1149                 |   4|   0|    4|          0|
    |zext_ln180_4_reg_1128                |   5|   0|   10|          5|
    |zext_ln180_5_reg_1060                |   5|   0|   13|          8|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 426|   0|  458|         32|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_178_20|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_178_20|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_178_20|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_178_20|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_178_20|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_178_20|  return value|
|epnp_address0  |  out|    8|   ap_memory|                                  epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                                  epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                                  epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                                  epnp|         array|
|epnp_q0        |   in|  448|   ap_memory|                                  epnp|         array|
+---------------+-----+-----+------------+--------------------------------------+--------------+

