#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbe1520 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbe16b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xbd9500 .functor NOT 1, L_0xc11160, C4<0>, C4<0>, C4<0>;
L_0xc10ec0 .functor XOR 1, L_0xc10d60, L_0xc10e20, C4<0>, C4<0>;
L_0xc11050 .functor XOR 1, L_0xc10ec0, L_0xc10f80, C4<0>, C4<0>;
v0xc0e320_0 .net *"_ivl_10", 0 0, L_0xc10f80;  1 drivers
v0xc0e420_0 .net *"_ivl_12", 0 0, L_0xc11050;  1 drivers
v0xc0e500_0 .net *"_ivl_2", 0 0, L_0xc10cc0;  1 drivers
v0xc0e5c0_0 .net *"_ivl_4", 0 0, L_0xc10d60;  1 drivers
v0xc0e6a0_0 .net *"_ivl_6", 0 0, L_0xc10e20;  1 drivers
v0xc0e7d0_0 .net *"_ivl_8", 0 0, L_0xc10ec0;  1 drivers
v0xc0e8b0_0 .var "clk", 0 0;
v0xc0e950_0 .net "f_dut", 0 0, L_0xc10b60;  1 drivers
v0xc0e9f0_0 .net "f_ref", 0 0, L_0xc0fb60;  1 drivers
v0xc0eb20_0 .var/2u "stats1", 159 0;
v0xc0ebc0_0 .var/2u "strobe", 0 0;
v0xc0ec60_0 .net "tb_match", 0 0, L_0xc11160;  1 drivers
v0xc0ed20_0 .net "tb_mismatch", 0 0, L_0xbd9500;  1 drivers
v0xc0ede0_0 .net "wavedrom_enable", 0 0, v0xc0cbb0_0;  1 drivers
v0xc0ee80_0 .net "wavedrom_title", 511 0, v0xc0cc70_0;  1 drivers
v0xc0ef50_0 .net "x1", 0 0, v0xc0cd30_0;  1 drivers
v0xc0eff0_0 .net "x2", 0 0, v0xc0cdd0_0;  1 drivers
v0xc0f1a0_0 .net "x3", 0 0, v0xc0cec0_0;  1 drivers
L_0xc10cc0 .concat [ 1 0 0 0], L_0xc0fb60;
L_0xc10d60 .concat [ 1 0 0 0], L_0xc0fb60;
L_0xc10e20 .concat [ 1 0 0 0], L_0xc10b60;
L_0xc10f80 .concat [ 1 0 0 0], L_0xc0fb60;
L_0xc11160 .cmp/eeq 1, L_0xc10cc0, L_0xc11050;
S_0xbe1840 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xbe16b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xbcde70 .functor NOT 1, v0xc0cec0_0, C4<0>, C4<0>, C4<0>;
L_0xbe1f60 .functor AND 1, L_0xbcde70, v0xc0cdd0_0, C4<1>, C4<1>;
L_0xbd9570 .functor NOT 1, v0xc0cd30_0, C4<0>, C4<0>, C4<0>;
L_0xc0f440 .functor AND 1, L_0xbe1f60, L_0xbd9570, C4<1>, C4<1>;
L_0xc0f510 .functor NOT 1, v0xc0cec0_0, C4<0>, C4<0>, C4<0>;
L_0xc0f580 .functor AND 1, L_0xc0f510, v0xc0cdd0_0, C4<1>, C4<1>;
L_0xc0f630 .functor AND 1, L_0xc0f580, v0xc0cd30_0, C4<1>, C4<1>;
L_0xc0f6f0 .functor OR 1, L_0xc0f440, L_0xc0f630, C4<0>, C4<0>;
L_0xc0f850 .functor NOT 1, v0xc0cdd0_0, C4<0>, C4<0>, C4<0>;
L_0xc0f8c0 .functor AND 1, v0xc0cec0_0, L_0xc0f850, C4<1>, C4<1>;
L_0xc0f9e0 .functor AND 1, L_0xc0f8c0, v0xc0cd30_0, C4<1>, C4<1>;
L_0xc0fa50 .functor OR 1, L_0xc0f6f0, L_0xc0f9e0, C4<0>, C4<0>;
L_0xc0fbd0 .functor AND 1, v0xc0cec0_0, v0xc0cdd0_0, C4<1>, C4<1>;
L_0xc0fc40 .functor AND 1, L_0xc0fbd0, v0xc0cd30_0, C4<1>, C4<1>;
L_0xc0fb60 .functor OR 1, L_0xc0fa50, L_0xc0fc40, C4<0>, C4<0>;
v0xbd9770_0 .net *"_ivl_0", 0 0, L_0xbcde70;  1 drivers
v0xbd9810_0 .net *"_ivl_10", 0 0, L_0xc0f580;  1 drivers
v0xbcdee0_0 .net *"_ivl_12", 0 0, L_0xc0f630;  1 drivers
v0xc0b510_0 .net *"_ivl_14", 0 0, L_0xc0f6f0;  1 drivers
v0xc0b5f0_0 .net *"_ivl_16", 0 0, L_0xc0f850;  1 drivers
v0xc0b720_0 .net *"_ivl_18", 0 0, L_0xc0f8c0;  1 drivers
v0xc0b800_0 .net *"_ivl_2", 0 0, L_0xbe1f60;  1 drivers
v0xc0b8e0_0 .net *"_ivl_20", 0 0, L_0xc0f9e0;  1 drivers
v0xc0b9c0_0 .net *"_ivl_22", 0 0, L_0xc0fa50;  1 drivers
v0xc0bb30_0 .net *"_ivl_24", 0 0, L_0xc0fbd0;  1 drivers
v0xc0bc10_0 .net *"_ivl_26", 0 0, L_0xc0fc40;  1 drivers
v0xc0bcf0_0 .net *"_ivl_4", 0 0, L_0xbd9570;  1 drivers
v0xc0bdd0_0 .net *"_ivl_6", 0 0, L_0xc0f440;  1 drivers
v0xc0beb0_0 .net *"_ivl_8", 0 0, L_0xc0f510;  1 drivers
v0xc0bf90_0 .net "f", 0 0, L_0xc0fb60;  alias, 1 drivers
v0xc0c050_0 .net "x1", 0 0, v0xc0cd30_0;  alias, 1 drivers
v0xc0c110_0 .net "x2", 0 0, v0xc0cdd0_0;  alias, 1 drivers
v0xc0c1d0_0 .net "x3", 0 0, v0xc0cec0_0;  alias, 1 drivers
S_0xc0c310 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xbe16b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xc0caf0_0 .net "clk", 0 0, v0xc0e8b0_0;  1 drivers
v0xc0cbb0_0 .var "wavedrom_enable", 0 0;
v0xc0cc70_0 .var "wavedrom_title", 511 0;
v0xc0cd30_0 .var "x1", 0 0;
v0xc0cdd0_0 .var "x2", 0 0;
v0xc0cec0_0 .var "x3", 0 0;
E_0xbdc400/0 .event negedge, v0xc0caf0_0;
E_0xbdc400/1 .event posedge, v0xc0caf0_0;
E_0xbdc400 .event/or E_0xbdc400/0, E_0xbdc400/1;
E_0xbdc190 .event negedge, v0xc0caf0_0;
E_0xbc79f0 .event posedge, v0xc0caf0_0;
S_0xc0c5f0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xc0c310;
 .timescale -12 -12;
v0xc0c7f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc0c8f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xc0c310;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc0cfc0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xbe16b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xc0fe70 .functor NOT 1, v0xc0cd30_0, C4<0>, C4<0>, C4<0>;
L_0xc0fff0 .functor AND 1, v0xc0cdd0_0, L_0xc0fe70, C4<1>, C4<1>;
L_0xc101e0 .functor NOT 1, v0xc0cdd0_0, C4<0>, C4<0>, C4<0>;
L_0xc10250 .functor AND 1, v0xc0cec0_0, L_0xc101e0, C4<1>, C4<1>;
L_0xc10450 .functor AND 1, L_0xc10250, v0xc0cd30_0, C4<1>, C4<1>;
L_0xc10510 .functor OR 1, L_0xc0fff0, L_0xc10450, C4<0>, C4<0>;
L_0xc10660 .functor AND 1, v0xc0cec0_0, v0xc0cdd0_0, C4<1>, C4<1>;
L_0xc106d0 .functor NOT 1, v0xc0cd30_0, C4<0>, C4<0>, C4<0>;
L_0xc10790 .functor AND 1, L_0xc10660, L_0xc106d0, C4<1>, C4<1>;
L_0xc108a0 .functor OR 1, L_0xc10510, L_0xc10790, C4<0>, C4<0>;
L_0xc10a10 .functor AND 1, v0xc0cec0_0, v0xc0cdd0_0, C4<1>, C4<1>;
L_0xc10a80 .functor AND 1, L_0xc10a10, v0xc0cd30_0, C4<1>, C4<1>;
L_0xc10b60 .functor OR 1, L_0xc108a0, L_0xc10a80, C4<0>, C4<0>;
v0xc0d1d0_0 .net *"_ivl_0", 0 0, L_0xc0fe70;  1 drivers
v0xc0d2b0_0 .net *"_ivl_10", 0 0, L_0xc10510;  1 drivers
v0xc0d390_0 .net *"_ivl_12", 0 0, L_0xc10660;  1 drivers
v0xc0d480_0 .net *"_ivl_14", 0 0, L_0xc106d0;  1 drivers
v0xc0d560_0 .net *"_ivl_16", 0 0, L_0xc10790;  1 drivers
v0xc0d690_0 .net *"_ivl_18", 0 0, L_0xc108a0;  1 drivers
v0xc0d770_0 .net *"_ivl_2", 0 0, L_0xc0fff0;  1 drivers
v0xc0d850_0 .net *"_ivl_20", 0 0, L_0xc10a10;  1 drivers
v0xc0d930_0 .net *"_ivl_22", 0 0, L_0xc10a80;  1 drivers
v0xc0daa0_0 .net *"_ivl_4", 0 0, L_0xc101e0;  1 drivers
v0xc0db80_0 .net *"_ivl_6", 0 0, L_0xc10250;  1 drivers
v0xc0dc60_0 .net *"_ivl_8", 0 0, L_0xc10450;  1 drivers
v0xc0dd40_0 .net "f", 0 0, L_0xc10b60;  alias, 1 drivers
v0xc0de00_0 .net "x1", 0 0, v0xc0cd30_0;  alias, 1 drivers
v0xc0dea0_0 .net "x2", 0 0, v0xc0cdd0_0;  alias, 1 drivers
v0xc0df90_0 .net "x3", 0 0, v0xc0cec0_0;  alias, 1 drivers
S_0xc0e100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xbe16b0;
 .timescale -12 -12;
E_0xbdc650 .event anyedge, v0xc0ebc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc0ebc0_0;
    %nor/r;
    %assign/vec4 v0xc0ebc0_0, 0;
    %wait E_0xbdc650;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc0c310;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xc0cd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc0cdd0_0, 0;
    %assign/vec4 v0xc0cec0_0, 0;
    %wait E_0xbdc190;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbc79f0;
    %load/vec4 v0xc0cec0_0;
    %load/vec4 v0xc0cdd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xc0cd30_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xc0cd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc0cdd0_0, 0;
    %assign/vec4 v0xc0cec0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xbdc190;
    %fork TD_tb.stim1.wavedrom_stop, S_0xc0c8f0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbdc400;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xc0cd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc0cdd0_0, 0;
    %assign/vec4 v0xc0cec0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xbe16b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc0e8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc0ebc0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xbe16b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xc0e8b0_0;
    %inv;
    %store/vec4 v0xc0e8b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xbe16b0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc0caf0_0, v0xc0ed20_0, v0xc0f1a0_0, v0xc0eff0_0, v0xc0ef50_0, v0xc0e9f0_0, v0xc0e950_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xbe16b0;
T_7 ;
    %load/vec4 v0xc0eb20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xc0eb20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc0eb20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xc0eb20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc0eb20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc0eb20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc0eb20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xbe16b0;
T_8 ;
    %wait E_0xbdc400;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc0eb20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc0eb20_0, 4, 32;
    %load/vec4 v0xc0ec60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xc0eb20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc0eb20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc0eb20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc0eb20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xc0e9f0_0;
    %load/vec4 v0xc0e9f0_0;
    %load/vec4 v0xc0e950_0;
    %xor;
    %load/vec4 v0xc0e9f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xc0eb20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc0eb20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xc0eb20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc0eb20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/truthtable1/iter0/response20/top_module.sv";
