// Seed: 1587019920
module module_0;
  bit id_1;
  reg id_2 = id_1;
  initial id_1 <= -1;
  integer id_3;
  wire id_4, id_5;
  always_comb
  `define pp_6 0
  assign id_3 = (-1);
  wire id_7;
  parameter id_8 = 1;
  assign module_1.id_6 = 0;
  id_9(
      .id_0(1 == 1), .id_1(-1), .id_2(1 == {1}), .id_3(id_8), .id_4(id_2)
  );
  wire id_10;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input tri id_2,
    output tri1 id_3,
    input tri id_4,
    input uwire id_5,
    output supply0 id_6,
    input wire id_7,
    output wor id_8,
    output wand id_9,
    input supply1 id_10,
    input tri1 id_11,
    output tri id_12,
    input wire id_13
);
  wire id_15;
  module_0 modCall_1 ();
endmodule
