Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun May  1 15:01:55 2022
| Host         : LAPTOP-9IM6L6CH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Alarm_control_sets_placed.rpt
| Design       : Alarm
| Device       : xa7a50t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    99 |
|    Minimum number of control sets                        |    99 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   641 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    99 |
| >= 0 to < 4        |    90 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              79 |           34 |
| No           | No                    | Yes                    |              17 |           17 |
| No           | Yes                   | No                     |              59 |           51 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |           24 |
| Yes          | Yes                   | No                     |             164 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |               Enable Signal               |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+-------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  clock/clock_mins_msb_reg[3]_LDC_i_1_n_0         |                                           | clock_setter/clock_mins_msb_reg[3]_C_1          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_mins_msb[3]_P_i_1_n_0  | clock_setter/clock_mins_msb_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clock/clock_hours_lsb_reg[3]_LDC_i_1_n_0        |                                           | clock_setter/clock_hours_lsb_reg[3]_C_1         |                1 |              1 |         1.00 |
|  clock/clock_hours_msb_reg[2]_LDC_i_1_n_0        |                                           | clock_setter/clock_hours_msb_reg[2]_C_1         |                1 |              1 |         1.00 |
|  clock/clock_hours_msb_reg[3]_LDC_i_1_n_0        |                                           | clock_setter/clock_hours_msb_reg[3]_C_1         |                1 |              1 |         1.00 |
|  clock/clock_hours_lsb_reg[1]_LDC_i_1_n_0        |                                           | clock_setter/clock_hours_lsb_reg[1]_C_1         |                1 |              1 |         1.00 |
|  clock/clock_hours_lsb_reg[0]_LDC_i_1_n_0        |                                           | clock_setter/clock_hours_lsb_reg[0]_C_1         |                1 |              1 |         1.00 |
|  clock/clock_hours_msb_reg[1]_LDC_i_1_n_0        |                                           | clock_setter/clock_hours_msb_reg[1]_C_1         |                1 |              1 |         1.00 |
|  clock/clock_hours_lsb_reg[2]_LDC_i_1_n_0        |                                           | clock_setter/clock_hours_lsb_reg[2]_C_1         |                1 |              1 |         1.00 |
|  clock/clock_hours_msb_reg[0]_LDC_i_1_n_0        |                                           | clock_setter/clock_hours_msb_reg[0]_C_1         |                1 |              1 |         1.00 |
|  clock/clock_mins_lsb_reg[3]_LDC_i_1_n_0         |                                           | clock_setter/clock_mins_lsb_reg[3]_C_1          |                1 |              1 |         1.00 |
|  clock/clock_mins_msb_reg[2]_LDC_i_1_n_0         |                                           | clock_setter/clock_mins_msb_reg[2]_C_1          |                1 |              1 |         1.00 |
|  clock/clock_sec_msb_reg[2]_LDC_i_1_n_0          |                                           | clock_setter/clock_sec_msb_reg[2]_P_2           |                1 |              1 |         1.00 |
|  clock/clock_mins_lsb_reg[0]_LDC_i_1_n_0         |                                           | clock_setter/clock_mins_lsb_reg[0]_C_1          |                1 |              1 |         1.00 |
|  clock/clock_mins_msb_reg[1]_LDC_i_1_n_0         |                                           | clock_setter/clock_mins_msb_reg[1]_C_1          |                1 |              1 |         1.00 |
|  clock/clock_mins_lsb_reg[1]_LDC_i_1_n_0         |                                           | clock_setter/clock_mins_lsb_reg[1]_C_1          |                1 |              1 |         1.00 |
|  clock/clock_sec_lsb_reg[0]_LDC_i_1_n_0          |                                           | clock_setter/clock_sec_lsb_reg[0]_P_2           |                1 |              1 |         1.00 |
|  clock/clock_mins_msb_reg[0]_LDC_i_1_n_0         |                                           | clock_setter/clock_mins_msb_reg[0]_C_1          |                1 |              1 |         1.00 |
|  clock/clock_sec_lsb_reg[2]_LDC_i_1_n_0          |                                           | clock_setter/clock_sec_lsb_reg[2]_P_2           |                1 |              1 |         1.00 |
|  clock/clock_sec_lsb_reg[1]_LDC_i_1_n_0          |                                           | clock_setter/clock_sec_lsb_reg[1]_P_2           |                1 |              1 |         1.00 |
|  clock/clock_sec_lsb_reg[3]_LDC_i_1_n_0          |                                           | clock_setter/clock_sec_lsb_reg[3]_P_2           |                1 |              1 |         1.00 |
|  clock/clock_mins_lsb_reg[2]_LDC_i_1_n_0         |                                           | clock_setter/clock_mins_lsb_reg[2]_C_1          |                1 |              1 |         1.00 |
|  clock/clock_sec_msb_reg[0]_LDC_i_1_n_0          |                                           | clock_setter/clock_sec_msb_reg[0]_P_2           |                1 |              1 |         1.00 |
|  clock/clock_sec_msb_reg[1]_LDC_i_1_n_0          |                                           | clock_setter/clock_sec_msb_reg[1]_P_2           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_mins_msb[3]_P_i_1_n_0  | clock_setter/clock_mins_msb_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clock/clock_sec_msb_reg[3]_LDC_i_1_n_0          |                                           | clock_setter/clock_sec_msb_reg[3]_P_2           |                1 |              1 |         1.00 |
|  clock_setter/clock_hours_lsb_reg[2]_LDC_i_1_n_0 |                                           | clock/set_time_4                                |                1 |              1 |         1.00 |
|  clock_setter/clock_hours_lsb_reg[3]_LDC_i_1_n_0 |                                           | clock/set_time_3                                |                1 |              1 |         1.00 |
|  clock_setter/clock_hours_lsb_reg[0]_LDC_i_1_n_0 |                                           | clock/set_time_6                                |                1 |              1 |         1.00 |
|  clock_setter/clock_hours_lsb_reg[1]_LDC_i_1_n_0 |                                           | clock/set_time_5                                |                1 |              1 |         1.00 |
|  clock_setter/clock_hours_msb_reg[0]_LDC_i_1_n_0 |                                           | clock/set_time_2                                |                1 |              1 |         1.00 |
|  clock_setter/clock_hours_msb_reg[3]_LDC_i_1_n_0 |                                           | clock/set_time                                  |                1 |              1 |         1.00 |
|  clock_setter/clock_mins_lsb_reg[0]_LDC_i_1_n_0  |                                           | clock/set_time_14                               |                1 |              1 |         1.00 |
|  clock_setter/clock_mins_lsb_reg[1]_LDC_i_1_n_0  |                                           | clock/set_time_13                               |                1 |              1 |         1.00 |
|  clock_setter/clock_hours_msb_reg[1]_LDC_i_1_n_0 |                                           | clock/set_time_1                                |                1 |              1 |         1.00 |
|  clock_setter/clock_hours_msb_reg[2]_LDC_i_1_n_0 |                                           | clock/set_time_0                                |                1 |              1 |         1.00 |
|  clock_setter/clock_mins_lsb_reg[2]_LDC_i_1_n_0  |                                           | clock/set_time_12                               |                1 |              1 |         1.00 |
|  clock_setter/clock_mins_msb_reg[1]_LDC_i_1_n_0  |                                           | clock/set_time_9                                |                1 |              1 |         1.00 |
|  clock_setter/clock_sec_lsb_reg[0]_LDC_i_1_n_0   |                                           | clock/set_time_22                               |                1 |              1 |         1.00 |
|  clock_setter/clock_sec_lsb_reg[1]_LDC_i_1_n_0   |                                           | clock/set_time_21                               |                1 |              1 |         1.00 |
|  clock_setter/clock_mins_lsb_reg[3]_LDC_i_1_n_0  |                                           | clock/set_time_11                               |                1 |              1 |         1.00 |
|  clock_setter/clock_mins_msb_reg[0]_LDC_i_1_n_0  |                                           | clock/set_time_10                               |                1 |              1 |         1.00 |
|  clock_setter/clock_mins_msb_reg[2]_LDC_i_1_n_0  |                                           | clock/set_time_8                                |                1 |              1 |         1.00 |
|  clock_setter/clock_mins_msb_reg[3]_LDC_i_1_n_0  |                                           | clock/set_time_7                                |                1 |              1 |         1.00 |
|  clock_setter/clock_sec_msb_reg[0]_LDC_i_1_n_0   |                                           | clock/set_time_18                               |                1 |              1 |         1.00 |
|  clock_setter/clock_sec_lsb_reg[3]_LDC_i_1_n_0   |                                           | clock/set_time_19                               |                1 |              1 |         1.00 |
|  clock_setter/clock_sec_msb_reg[3]_LDC_i_1_n_0   |                                           | clock/set_time_15                               |                1 |              1 |         1.00 |
|  clock_setter/clock_sec_msb_reg[1]_LDC_i_1_n_0   |                                           | clock/set_time_17                               |                1 |              1 |         1.00 |
|  clock_setter/clock_sec_msb_reg[2]_LDC_i_1_n_0   |                                           | clock/set_time_16                               |                1 |              1 |         1.00 |
|  clock_setter/clock_sec_lsb_reg[2]_LDC_i_1_n_0   |                                           | clock/set_time_20                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_5                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_14                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_0                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_10                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_11                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_12                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_13                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_1                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_2                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_3                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_4                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_8                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_7                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_9                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | clock/set_time_6                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                           | flash_i_2_n_0                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | BTNC_debouncer/s_reset                    | clock_setter/clock_sec_lsb_reg[0]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | BTNC_debouncer/s_reset                    | clock_setter/clock_sec_lsb_reg[1]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | BTNC_debouncer/s_reset                    | clock_setter/clock_sec_msb_reg[0]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | BTNC_debouncer/s_reset                    | clock_setter/clock_sec_lsb_reg[3]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | BTNC_debouncer/s_reset                    | clock_setter/clock_sec_msb_reg[3]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | BTNC_debouncer/s_reset                    | clock_setter/clock_sec_msb_reg[1]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | BTNC_debouncer/s_reset                    | clock_setter/clock_sec_msb_reg[2]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | BTNC_debouncer/s_reset                    | clock_setter/clock_sec_lsb_reg[2]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_hours_msb[3]_P_i_1_n_0 | clock_setter/clock_hours_msb_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_hours_msb[3]_P_i_1_n_0 | clock_setter/clock_hours_msb_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_hours_msb[3]_P_i_1_n_0 | clock_setter/clock_hours_msb_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_hours_msb[3]_P_i_1_n_0 | clock_setter/clock_hours_msb_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_hours_lsb[3]_P_i_1_n_0 | clock_setter/clock_hours_lsb_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_hours_lsb[3]_P_i_1_n_0 | clock_setter/clock_hours_lsb_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_hours_lsb[3]_P_i_1_n_0 | clock_setter/clock_hours_lsb_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_hours_lsb[3]_P_i_1_n_0 | clock_setter/clock_hours_lsb_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_mins_lsb[3]_P_i_1_n_0  | clock_setter/clock_mins_lsb_reg[0]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_mins_lsb[3]_P_i_1_n_0  | clock_setter/clock_mins_lsb_reg[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_mins_lsb[3]_P_i_1_n_0  | clock_setter/clock_mins_lsb_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_mins_lsb[3]_P_i_1_n_0  | clock_setter/clock_mins_lsb_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_mins_msb[3]_P_i_1_n_0  | clock_setter/clock_mins_msb_reg[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | clock_setter/clock_mins_msb[3]_P_i_1_n_0  | clock_setter/clock_mins_msb_reg[0]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  segDriver/uut2/slow_clock                       |                                           | segDriver/display_selection[1]                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                   | alarm_setter/alarm_hours_lsb[3]_i_2_n_0   | BTNC_debouncer/btn_out_reg_1                    |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                   |                                           | disp_sec_msb[3]_i_1_n_0                         |                2 |              8 |         4.00 |
|  segDriver/uut2/slow_clock                       |                                           |                                                 |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                   | BTNU_debouncer/count0_carry__2_n_3        | BTNU_debouncer/reset                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                   | BTNC_debouncer/count0_carry__2_n_3        | BTNC_debouncer/reset                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                   | BTND_debouncer/count0_carry__2_n_3        | BTND_debouncer/reset                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                   | BTNL_debouncer/count0_carry__2_n_3        | BTNL_debouncer/reset                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                   | BTNR_debouncer/count0_carry__2_n_3        | BTNR_debouncer/reset                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                   |                                           |                                                 |               30 |             69 |         2.30 |
+--------------------------------------------------+-------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


