// Seed: 3889102560
module module_0 (
    output tri1  id_0,
    input  uwire id_1
);
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input wor id_6
);
  assign id_3 = 1;
  buf (id_3, id_6);
  module_0(
      id_3, id_5
  );
endmodule
module module_2 ();
  assign id_1 = id_1;
endmodule
module module_3;
  wire id_2;
  wire id_3;
  for (id_4 = 1; 1; id_3 = id_3) tri0 id_5;
  supply0 id_6;
  module_2(); id_7 :
  assert property (@(posedge 1'b0 + 1 + id_5 or posedge id_6) id_6) $display((1));
  wire id_8;
endmodule
