Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 19 15:05:15 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_re_timing_summary_routed.rpt -pb stopwatch_re_timing_summary_routed.pb -rpx stopwatch_re_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_re
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CNTL/U_CLK_Div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.495        0.000                      0                  141        0.062        0.000                      0                  141        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.841        0.000                      0                   93        0.062        0.000                      0                   93        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.495        0.000                      0                   48        0.801        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.014ns (25.728%)  route 2.927ns (74.272%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 13.082 - 10.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.293     2.752    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.876 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.702     3.577    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     4.095 f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.728     4.823    U_Stopwatch_DP/U_Tick_100hz/r_counter[18]
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.947 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7/O
                         net (fo=1, routed)           0.282     5.229    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.124     5.353 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.748     6.101    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.225 f  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=20, routed)          1.170     7.394    U_Stopwatch_DP/U_Tick_100hz/o_tick_100
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.518 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     7.518    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[15]
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.490    13.082    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/C
                         clock pessimism              0.283    13.366    
                         clock uncertainty           -0.035    13.330    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)        0.029    13.359    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.359    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.040ns (26.215%)  route 2.927ns (73.785%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 13.082 - 10.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.293     2.752    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.876 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.702     3.577    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     4.095 f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.728     4.823    U_Stopwatch_DP/U_Tick_100hz/r_counter[18]
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.947 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7/O
                         net (fo=1, routed)           0.282     5.229    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.124     5.353 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.748     6.101    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.225 f  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=20, routed)          1.170     7.394    U_Stopwatch_DP/U_Tick_100hz/o_tick_100
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.150     7.544 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     7.544    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[16]
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.490    13.082    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[16]/C
                         clock pessimism              0.283    13.366    
                         clock uncertainty           -0.035    13.330    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)        0.075    13.405    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.014ns (25.662%)  route 2.937ns (74.338%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 13.194 - 10.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.293     2.752    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.876 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.702     3.577    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     4.095 f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.728     4.823    U_Stopwatch_DP/U_Tick_100hz/r_counter[18]
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.947 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7/O
                         net (fo=1, routed)           0.282     5.229    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.124     5.353 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.748     6.101    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.225 f  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=20, routed)          1.180     7.405    U_Stopwatch_DP/U_Tick_100hz/o_tick_100
    SLICE_X60Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.529 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     7.529    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[14]
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.602    13.194    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[14]/C
                         clock pessimism              0.383    13.577    
                         clock uncertainty           -0.035    13.542    
    SLICE_X60Y15         FDCE (Setup_fdce_C_D)        0.077    13.619    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.619    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 1.014ns (25.714%)  route 2.929ns (74.286%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 13.194 - 10.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.293     2.752    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.876 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.702     3.577    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     4.095 f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.728     4.823    U_Stopwatch_DP/U_Tick_100hz/r_counter[18]
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.947 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7/O
                         net (fo=1, routed)           0.282     5.229    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.124     5.353 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.748     6.101    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.225 f  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=20, routed)          1.172     7.397    U_Stopwatch_DP/U_Tick_100hz/o_tick_100
    SLICE_X60Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.521 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     7.521    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[18]
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.602    13.194    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
                         clock pessimism              0.383    13.577    
                         clock uncertainty           -0.035    13.542    
    SLICE_X60Y15         FDCE (Setup_fdce_C_D)        0.081    13.623    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.036ns (26.074%)  route 2.937ns (73.926%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 13.194 - 10.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.293     2.752    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.876 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.702     3.577    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     4.095 f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.728     4.823    U_Stopwatch_DP/U_Tick_100hz/r_counter[18]
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.947 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7/O
                         net (fo=1, routed)           0.282     5.229    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.124     5.353 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.748     6.101    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.225 f  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=20, routed)          1.180     7.405    U_Stopwatch_DP/U_Tick_100hz/o_tick_100
    SLICE_X60Y15         LUT2 (Prop_lut2_I0_O)        0.146     7.551 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     7.551    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[17]
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.602    13.194    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[17]/C
                         clock pessimism              0.383    13.577    
                         clock uncertainty           -0.035    13.542    
    SLICE_X60Y15         FDCE (Setup_fdce_C_D)        0.118    13.660    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.042ns (26.238%)  route 2.929ns (73.762%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 13.194 - 10.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.293     2.752    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.876 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.702     3.577    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     4.095 f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.728     4.823    U_Stopwatch_DP/U_Tick_100hz/r_counter[18]
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.947 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7/O
                         net (fo=1, routed)           0.282     5.229    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.124     5.353 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.748     6.101    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.225 f  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=20, routed)          1.172     7.397    U_Stopwatch_DP/U_Tick_100hz/o_tick_100
    SLICE_X60Y15         LUT2 (Prop_lut2_I0_O)        0.152     7.549 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     7.549    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[19]
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.602    13.194    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/C
                         clock pessimism              0.383    13.577    
                         clock uncertainty           -0.035    13.542    
    SLICE_X60Y15         FDCE (Setup_fdce_C_D)        0.118    13.660    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.890ns (25.538%)  route 2.595ns (74.463%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 13.082 - 10.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.293     2.752    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.876 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.702     3.577    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     4.095 r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.728     4.823    U_Stopwatch_DP/U_Tick_100hz/r_counter[18]
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.947 f  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7/O
                         net (fo=1, routed)           0.282     5.229    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.124     5.353 f  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.748     6.101    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.225 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=20, routed)          0.837     7.062    U_Stopwatch_DP/U_Tick_100hz/o_tick_100
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.490    13.082    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                         clock pessimism              0.283    13.366    
                         clock uncertainty           -0.035    13.330    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)       -0.081    13.249    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 1.768ns (46.929%)  route 1.999ns (53.071%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.632     5.153    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X59Y13         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  U_FND_CNTL/U_CLK_Div/r_counter_reg[9]/Q
                         net (fo=2, routed)           1.142     6.714    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[9]
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.542 r  U_FND_CNTL/U_CLK_Div/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.542    U_FND_CNTL/U_CLK_Div/r_counter0_carry__1_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.764 r  U_FND_CNTL/U_CLK_Div/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.858     8.622    U_FND_CNTL/U_CLK_Div/r_counter0_carry__2_n_7
    SLICE_X59Y14         LUT2 (Prop_lut2_I1_O)        0.299     8.921 r  U_FND_CNTL/U_CLK_Div/r_counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.921    U_FND_CNTL/U_CLK_Div/r_counter[13]
    SLICE_X59Y14         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.513    14.854    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X59Y14         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDCE (Setup_fdce_C_D)        0.029    15.122    U_FND_CNTL/U_CLK_Div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.014ns (28.290%)  route 2.570ns (71.711%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 13.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.293     2.752    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.876 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.702     3.577    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     4.095 f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.728     4.823    U_Stopwatch_DP/U_Tick_100hz/r_counter[18]
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.947 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7/O
                         net (fo=1, routed)           0.282     5.229    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.124     5.353 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.748     6.101    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.225 f  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=20, routed)          0.813     7.038    U_Stopwatch_DP/U_Tick_100hz/o_tick_100
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.162 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     7.162    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[10]
    SLICE_X60Y14         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.503    13.095    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y14         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[10]/C
                         clock pessimism              0.283    13.379    
                         clock uncertainty           -0.035    13.343    
    SLICE_X60Y14         FDCE (Setup_fdce_C_D)        0.077    13.420    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.420    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.014ns (28.313%)  route 2.567ns (71.687%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 13.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.293     2.752    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.876 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.702     3.577    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     4.095 f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.728     4.823    U_Stopwatch_DP/U_Tick_100hz/r_counter[18]
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.947 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7/O
                         net (fo=1, routed)           0.282     5.229    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_7_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.124     5.353 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.748     6.101    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.225 f  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=20, routed)          0.810     7.035    U_Stopwatch_DP/U_Tick_100hz/o_tick_100
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.159 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     7.159    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[11]
    SLICE_X60Y14         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.503    13.095    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y14         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[11]/C
                         clock pessimism              0.283    13.379    
                         clock uncertainty           -0.035    13.343    
    SLICE_X60Y14         FDCE (Setup_fdce_C_D)        0.081    13.424    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  6.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.367ns (18.212%)  route 1.648ns (81.788%))
  Logic Levels:           0  
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     2.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100     2.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.490     3.082    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.367     3.449 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           1.648     5.097    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]_0[0]
    SLICE_X63Y17         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X63Y17         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/C
                         clock pessimism             -0.070     5.080    
    SLICE_X63Y17         FDCE (Hold_fdce_C_CE)       -0.045     5.035    U_Stopwatch_DP/U_MSEC/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.035    
                         arrival time                           5.097    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.367ns (18.212%)  route 1.648ns (81.788%))
  Logic Levels:           0  
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     2.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100     2.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.490     3.082    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.367     3.449 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           1.648     5.097    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]_0[0]
    SLICE_X63Y17         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X63Y17         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/C
                         clock pessimism             -0.070     5.080    
    SLICE_X63Y17         FDCE (Hold_fdce_C_CE)       -0.045     5.035    U_Stopwatch_DP/U_MSEC/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.035    
                         arrival time                           5.097    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.367ns (18.212%)  route 1.648ns (81.788%))
  Logic Levels:           0  
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     2.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100     2.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.490     3.082    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.367     3.449 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           1.648     5.097    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]_0[0]
    SLICE_X63Y17         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X63Y17         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/C
                         clock pessimism             -0.070     5.080    
    SLICE_X63Y17         FDCE (Hold_fdce_C_CE)       -0.045     5.035    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.035    
                         arrival time                           5.097    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.467ns (19.958%)  route 1.873ns (80.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     2.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100     2.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.490     3.082    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.367     3.449 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           1.873     5.322    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_0[0]
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.100     5.422 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_reg_i_1/O
                         net (fo=1, routed)           0.000     5.422    U_Stopwatch_DP/U_MSEC/o_tick_reg_reg_0
    SLICE_X62Y16         FDCE                                         r  U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.630     5.151    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X62Y16         FDCE                                         r  U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/C
                         clock pessimism             -0.070     5.081    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.270     5.351    U_Stopwatch_DP/U_MSEC/o_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.351    
                         arrival time                           5.422    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.367ns (17.423%)  route 1.739ns (82.577%))
  Logic Levels:           0  
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     2.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100     2.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.490     3.082    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.367     3.449 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           1.739     5.189    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]_0[0]
    SLICE_X64Y16         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.630     5.151    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X64Y16         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/C
                         clock pessimism             -0.070     5.081    
    SLICE_X64Y16         FDCE (Hold_fdce_C_CE)        0.001     5.082    U_Stopwatch_DP/U_MSEC/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.082    
                         arrival time                           5.189    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.367ns (17.126%)  route 1.776ns (82.874%))
  Logic Levels:           0  
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     2.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100     2.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.490     3.082    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.367     3.449 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           1.776     5.225    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]_0[0]
    SLICE_X63Y16         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.630     5.151    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X63Y16         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/C
                         clock pessimism             -0.070     5.081    
    SLICE_X63Y16         FDCE (Hold_fdce_C_CE)       -0.045     5.036    U_Stopwatch_DP/U_MSEC/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.036    
                         arrival time                           5.225    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.341%)  route 0.122ns (39.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.590     1.473    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_Stopwatch_CU/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.122     1.736    U_Stopwatch_CU/w_runstop
    SLICE_X59Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.781 r  U_Stopwatch_CU/FSM_onehot_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.781    U_Stopwatch_CU/FSM_onehot_c_state[0]_i_1_n_0
    SLICE_X59Y15         FDPE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDPE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X59Y15         FDPE (Hold_fdpe_C_D)         0.092     1.565    U_Stopwatch_CU/FSM_onehot_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.476%)  route 0.149ns (44.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.589     1.472    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X63Y17         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/Q
                         net (fo=11, routed)          0.149     1.762    U_Stopwatch_DP/U_MSEC/count_reg[6]
    SLICE_X63Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  U_Stopwatch_DP/U_MSEC/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    U_Stopwatch_DP/U_MSEC/count_next[2]
    SLICE_X63Y16         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     1.986    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X63Y16         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X63Y16         FDCE (Hold_fdce_C_D)         0.091     1.578    U_Stopwatch_DP/U_MSEC/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_MIN/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MIN/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.344%)  route 0.176ns (48.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.470    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X62Y19         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_Stopwatch_DP/U_MIN/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.176     1.787    U_Stopwatch_DP/U_MIN/w_min[0]
    SLICE_X61Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.832 r  U_Stopwatch_DP/U_MIN/count_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.832    U_Stopwatch_DP/U_MIN/count_next[2]
    SLICE_X61Y19         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.854     1.981    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X61Y19         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[2]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.092     1.595    U_Stopwatch_DP/U_MIN/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.589     1.472    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X63Y17         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/Q
                         net (fo=11, routed)          0.146     1.759    U_Stopwatch_DP/U_MSEC/count_reg[6]
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  U_Stopwatch_DP/U_MSEC/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.804    U_Stopwatch_DP/U_MSEC/count_next[6]
    SLICE_X63Y17         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X63Y17         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDCE (Hold_fdce_C_D)         0.092     1.564    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   U_FND_CNTL/U_CLK_Div/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y13   U_FND_CNTL/U_CLK_Div/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   U_FND_CNTL/U_CLK_Div/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   U_FND_CNTL/U_CLK_Div/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   U_FND_CNTL/U_CLK_Div/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_Stopwatch_DP/U_MIN/count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_Stopwatch_DP/U_MIN/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_Stopwatch_DP/U_MIN/count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U_FND_CNTL/U_CLK_Div/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U_FND_CNTL/U_CLK_Div/r_clk_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   U_Stopwatch_CU/FSM_onehot_c_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   U_Stopwatch_CU/FSM_onehot_c_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   U_Stopwatch_DP/U_MSEC/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.718ns (34.750%)  route 1.348ns (65.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 13.082 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.630     5.151    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.452     6.022    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.896     7.217    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X62Y15         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.490    13.082    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                         clock pessimism              0.070    13.153    
                         clock uncertainty           -0.035    13.117    
    SLICE_X62Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.712    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.718ns (34.750%)  route 1.348ns (65.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 13.082 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.630     5.151    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.452     6.022    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.896     7.217    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X62Y15         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.490    13.082    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/C
                         clock pessimism              0.070    13.153    
                         clock uncertainty           -0.035    13.117    
    SLICE_X62Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.712    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.718ns (34.750%)  route 1.348ns (65.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 13.082 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.630     5.151    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.452     6.022    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.896     7.217    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X62Y15         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.490    13.082    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[16]/C
                         clock pessimism              0.070    13.153    
                         clock uncertainty           -0.035    13.117    
    SLICE_X62Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.712    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.718ns (32.892%)  route 1.465ns (67.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 13.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.630     5.151    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.452     6.022    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          1.013     7.334    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X60Y12         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.620    13.212    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y12         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/C
                         clock pessimism              0.070    13.283    
                         clock uncertainty           -0.035    13.247    
    SLICE_X60Y12         FDCE (Recov_fdce_C_CLR)     -0.361    12.886    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.718ns (32.892%)  route 1.465ns (67.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 13.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.630     5.151    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.452     6.022    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          1.013     7.334    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X60Y12         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.620    13.212    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y12         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/C
                         clock pessimism              0.070    13.283    
                         clock uncertainty           -0.035    13.247    
    SLICE_X60Y12         FDCE (Recov_fdce_C_CLR)     -0.361    12.886    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.718ns (32.892%)  route 1.465ns (67.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 13.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.630     5.151    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.452     6.022    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          1.013     7.334    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X60Y12         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.620    13.212    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y12         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism              0.070    13.283    
                         clock uncertainty           -0.035    13.247    
    SLICE_X60Y12         FDCE (Recov_fdce_C_CLR)     -0.319    12.928    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.718ns (32.892%)  route 1.465ns (67.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 13.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.630     5.151    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.452     6.022    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          1.013     7.334    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X60Y12         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.620    13.212    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y12         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/C
                         clock pessimism              0.070    13.283    
                         clock uncertainty           -0.035    13.247    
    SLICE_X60Y12         FDCE (Recov_fdce_C_CLR)     -0.319    12.928    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.718ns (32.892%)  route 1.465ns (67.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 13.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.630     5.151    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.452     6.022    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          1.013     7.334    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X60Y12         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.620    13.212    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y12         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]/C
                         clock pessimism              0.070    13.283    
                         clock uncertainty           -0.035    13.247    
    SLICE_X60Y12         FDCE (Recov_fdce_C_CLR)     -0.319    12.928    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.718ns (34.883%)  route 1.340ns (65.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.199ns = ( 13.199 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.630     5.151    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.452     6.022    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.888     7.210    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X62Y13         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.607    13.199    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y13         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/C
                         clock pessimism              0.070    13.270    
                         clock uncertainty           -0.035    13.234    
    SLICE_X62Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.829    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.718ns (35.161%)  route 1.324ns (64.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 13.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.630     5.151    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.452     6.022    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.872     7.193    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X60Y13         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    12.492    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.100    12.592 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.620    13.212    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y13         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[8]/C
                         clock pessimism              0.070    13.282    
                         clock uncertainty           -0.035    13.247    
    SLICE_X60Y13         FDCE (Recov_fdce_C_CLR)     -0.361    12.886    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  5.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.227ns (29.520%)  route 0.542ns (70.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.590     1.473    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.156     1.757    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.099     1.856 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.386     2.242    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X64Y16         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     1.986    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X64Y16         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.441    U_Stopwatch_DP/U_MSEC/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.227ns (28.182%)  route 0.578ns (71.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.590     1.473    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.156     1.757    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.099     1.856 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.422     2.279    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X63Y16         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     1.986    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X63Y16         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X63Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.416    U_Stopwatch_DP/U_MSEC/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.227ns (28.031%)  route 0.583ns (71.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.590     1.473    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.156     1.757    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.099     1.856 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.427     2.283    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X62Y16         FDCE                                         f  U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     1.986    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X62Y16         FDCE                                         r  U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/C
                         clock pessimism             -0.478     1.508    
    SLICE_X62Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.416    U_Stopwatch_DP/U_MSEC/o_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.227ns (25.695%)  route 0.656ns (74.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.590     1.473    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.156     1.757    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.099     1.856 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.500     2.357    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X64Y17         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X64Y17         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[0]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X64Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.440    U_Stopwatch_DP/U_MSEC/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.227ns (25.695%)  route 0.656ns (74.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.590     1.473    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.156     1.757    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.099     1.856 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.500     2.357    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X64Y17         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X64Y17         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X64Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.440    U_Stopwatch_DP/U_MSEC/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.227ns (38.309%)  route 0.366ns (61.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.590     1.473    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.156     1.757    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.099     1.856 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.209     2.066    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X60Y15         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.617     1.031    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.056     1.087 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.305     1.392    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[14]/C
                         clock pessimism             -0.188     1.204    
    SLICE_X60Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.137    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.227ns (38.309%)  route 0.366ns (61.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.590     1.473    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.156     1.757    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.099     1.856 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.209     2.066    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X60Y15         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.617     1.031    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.056     1.087 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.305     1.392    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[17]/C
                         clock pessimism             -0.188     1.204    
    SLICE_X60Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.137    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.227ns (38.309%)  route 0.366ns (61.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.590     1.473    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.156     1.757    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.099     1.856 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.209     2.066    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X60Y15         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.617     1.031    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.056     1.087 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.305     1.392    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
                         clock pessimism             -0.188     1.204    
    SLICE_X60Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.137    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.227ns (38.309%)  route 0.366ns (61.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.590     1.473    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.156     1.757    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.099     1.856 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.209     2.066    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X60Y15         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.617     1.031    U_Stopwatch_CU/clk_IBUF
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.056     1.087 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.305     1.392    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X60Y15         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/C
                         clock pessimism             -0.188     1.204    
    SLICE_X60Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.137    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.227ns (25.908%)  route 0.649ns (74.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.590     1.473    U_Stopwatch_CU/CLK
    SLICE_X59Y15         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.156     1.757    U_Stopwatch_CU/w_clear
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.099     1.856 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.493     2.349    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X63Y17         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X63Y17         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X63Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.415    U_Stopwatch_DP/U_MSEC/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.934    





