Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May 14 11:55:04 2024
| Host         : IT05676 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu1cg-sbva484-1-e
| Speed File   : -1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 1250 |     0 |          0 |     37440 |  3.34 |
|   LUT as Logic             | 1175 |     0 |          0 |     37440 |  3.14 |
|   LUT as Memory            |   75 |     0 |          0 |     15840 |  0.47 |
|     LUT as Distributed RAM |   44 |     0 |            |           |       |
|     LUT as Shift Register  |   31 |     0 |            |           |       |
| CLB Registers              | 1309 |     0 |          0 |     74880 |  1.75 |
|   Register as Flip Flop    | 1309 |     0 |          0 |     74880 |  1.75 |
|   Register as Latch        |    0 |     0 |          0 |     74880 |  0.00 |
| CARRY8                     |    2 |     0 |          0 |      4680 |  0.04 |
| F7 Muxes                   |    2 |     0 |          0 |     18720 |  0.01 |
| F8 Muxes                   |    0 |     0 |          0 |      9360 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |      4680 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 61    |          Yes |         Set |            - |
| 1146  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  261 |     0 |          0 |      4680 |  5.58 |
|   CLBL                                     |  168 |     0 |            |           |       |
|   CLBM                                     |   93 |     0 |            |           |       |
| LUT as Logic                               | 1175 |     0 |          0 |     37440 |  3.14 |
|   using O5 output only                     |   42 |       |            |           |       |
|   using O6 output only                     |  777 |       |            |           |       |
|   using O5 and O6                          |  356 |       |            |           |       |
| LUT as Memory                              |   75 |     0 |          0 |     15840 |  0.47 |
|   LUT as Distributed RAM                   |   44 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    4 |       |            |           |       |
|     using O5 and O6                        |   40 |       |            |           |       |
|   LUT as Shift Register                    |   31 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   31 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              | 1309 |     0 |          0 |     74880 |  1.75 |
|   Register driven from within the CLB      |  697 |       |            |           |       |
|   Register driven from outside the CLB     |  612 |       |            |           |       |
|     LUT in front of the register is unused |  372 |       |            |           |       |
|     LUT in front of the register is used   |  240 |       |            |           |       |
| Unique Control Sets                        |   76 |       |          0 |      9360 |  0.81 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       108 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       108 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       216 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       216 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        12 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       184 |  0.54 |
|   BUFGCE             |    0 |     0 |          0 |        76 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    1 |     1 |          0 |         1 | 100.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1146 |            Register |
| LUT6     |  479 |                 CLB |
| LUT5     |  335 |                 CLB |
| LUT3     |  203 |                 CLB |
| LUT1     |  200 |                 CLB |
| LUT2     |  164 |                 CLB |
| LUT4     |  150 |                 CLB |
| RAMD32   |   74 |                 CLB |
| FDCE     |   69 |            Register |
| FDSE     |   61 |            Register |
| FDPE     |   33 |            Register |
| SRLC32E  |   21 |                 CLB |
| SRL16E   |   10 |                 CLB |
| RAMS32   |   10 |                 CLB |
| MUXF7    |    2 |                 CLB |
| CARRY8   |    2 |                 CLB |
| SYSMONE4 |    1 |            Advanced |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_system_management_wiz_0_1 |    1 |
| design_1_rst_ps8_0_100M_0          |    1 |
| design_1_auto_pc_2                 |    1 |
| design_1_auto_ds_2                 |    1 |
+------------------------------------+------+


