Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Dec 06 20:39:26 2018
| Host         : DESKTOP-U7QS60K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ov7670_top_control_sets_placed.rpt
| Design       : ov7670_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    19 |
| Minimum Number of register sites lost to control set restrictions |    66 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           10 |
| No           | No                    | Yes                    |              25 |           11 |
| No           | Yes                   | No                     |              75 |           25 |
| Yes          | No                    | No                     |              37 |           18 |
| Yes          | No                    | Yes                    |              26 |           10 |
| Yes          | Yes                   | No                     |              34 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------+--------------------------------+------------------+----------------+
|         Clock Signal        |         Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------+------------------------------+--------------------------------+------------------+----------------+
|  clk_div/inst/clk_out1      |                              |                                |                1 |              1 |
|  vga_display/vga_hsync_OBUF |                              | vga_display/VCNT[9]_i_1_n_0    |                2 |              4 |
|  clk_div/inst/clk_out2      |                              | vga_display/HCNT[8]_i_1_n_0    |                1 |              4 |
|  clk_div/inst/clk_out2      | IIC/sccb_sender/E[0]         | btn_debounce/o                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG      |                              | OV7670_VSYNC_IBUF              |                3 |              6 |
|  vga_display/vga_hsync_OBUF |                              | vga_display/VCNT[8]_i_1_n_0    |                2 |              6 |
|  clk_div/inst/clk_out2      |                              | vga_display/HCNT[9]_i_1_n_0    |                2 |              6 |
|  clk_div/inst/clk_out2      | IIC/sccb_sender/SD_COUNTER   | btn_debounce/o                 |                3 |              6 |
|  clk_div/inst/clk_out2      | vga_display/vCounter_1       |                                |                3 |             10 |
|  OV7670_PCLK_IBUF_BUFG      | capture/dout1[11]_i_1_n_0    |                                |                6 |             12 |
|  clk_div/inst/clk_out2      |                              | vga_display/blank              |                7 |             12 |
|  OV7670_PCLK_IBUF_BUFG      |                              | capture/address[15]_i_1_n_0    |                2 |             13 |
|  OV7670_PCLK_IBUF_BUFG      | capture/d_latch[15]_i_1_n_0  |                                |                9 |             15 |
|  clk_div/inst/clk_out2      | IIC/LUT_INDEX_rep[7]_i_1_n_0 | btn_debounce/o                 |                6 |             16 |
|  OV7670_PCLK_IBUF_BUFG      | capture/p_0_in1_in           | OV7670_VSYNC_IBUF              |                5 |             17 |
|  clk_div/inst/clk_out2      | vga_display/sel              | vga_display/address[0]_i_1_n_0 |                5 |             17 |
|  clk_div/inst/clk_out2      |                              |                                |                9 |             24 |
|  clk_div/inst/clk_out1      |                              | btn_debounce/clear             |                6 |             24 |
|  clk_div/inst/clk_out2      |                              | btn_debounce/o                 |               11 |             25 |
+-----------------------------+------------------------------+--------------------------------+------------------+----------------+


