Real time: Nov/23/2014 21:46:32

Profiler Stats
--------------
Elapsed_time_in_seconds: 1145
Elapsed_time_in_minutes: 19.0833
Elapsed_time_in_hours: 0.318056
Elapsed_time_in_days: 0.0132523

Virtual_time_in_seconds: 1145.24
Virtual_time_in_minutes: 19.0873
Virtual_time_in_hours:   0.318122
Virtual_time_in_days:    0.318122

Ruby_current_time: 33067713
Ruby_start_time: 1
Ruby_cycles: 33067712

mbytes_resident: 2912.3
mbytes_total: 2953.53
resident_ratio: 0.98604

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.30677e+07 [ 3.30677e+07 3.30677e+07 3.30677e+07 3.30677e+07 3.30677e+07 3.30677e+07 3.30677e+07 3.30677e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3976479
  L1D_cache_total_misses: 66091	(1.66205%)
  L1D_cache_total_demand_misses: 66091
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 66091
  L1D_cache_misses_per_instruction: 66091
  L1D_cache_instructions_per_misses: 1.51307e-05

  L1D_cache_request_type_LD:   3349606	(84.2355)%
  L1D_cache_request_type_ST:   626873	(15.7645)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3976479 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3976479 ]

  L1D_cache_miss_type_LD:   23653	(35.7885)%
  L1D_cache_miss_type_ST:   42438	(64.2115)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 984934
  L1T_cache_total_misses: 736143	(74.7403%)
  L1T_cache_total_demand_misses: 736143
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 736143
  L1T_cache_misses_per_instruction: 736143
  L1T_cache_instructions_per_misses: 1.35843e-06

  L1T_cache_request_type_LD:   229336	(23.2844)%
  L1T_cache_request_type_ST:   755598	(76.7156)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 984934 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 984934 ]

  L1T_cache_miss_type_LD:   6247	(0.848612)%
  L1T_cache_miss_type_ST:   729896	(99.1514)%

L2_cache cache stats: 
  L2_cache_total_requests: 69529
  L2_cache_total_misses: 18186	(26.156%)
  L2_cache_total_demand_misses: 18186
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 18186
  L2_cache_misses_per_instruction: 18186
  L2_cache_instructions_per_misses: 5.49874e-05

  L2_cache_request_type_LD:   23653	(34.0189)%
  L2_cache_request_type_ST:   45876	(65.9811)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 69529 average:     8 | standard deviation: 0 | 0 0 0 0 69529 ]

  L2_cache_miss_type_LD:   3115	(17.1286)%
  L2_cache_miss_type_ST:   15071	(82.8714)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 761845
  L2T_cache_total_misses: 3438	(0.451273%)
  L2T_cache_total_demand_misses: 3438
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 3438
  L2T_cache_misses_per_instruction: 3438
  L2T_cache_instructions_per_misses: 0.000290867

  L2T_cache_request_type_LD:   6247	(0.819983)%
  L2T_cache_request_type_ST:   755598	(99.18)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 761845 average: 31.8032 | standard deviation: 2.16434 | 0 0 0 0 6247 0 755598 ]

  L2T_cache_miss_type_LD:   221	(6.42816)%
  L2T_cache_miss_type_ST:   3217	(93.5718)%


TBE Queries: 940440
Busy TBE Counts: 25852
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:819  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 127 count: 914588 average: 9.38473 | standard deviation: 29.8834 | 820074 1489 3176 1806 1317 1367 2877 2494 2283 1612 1513 1561 1509 1496 1502 1505 1247 1268 1231 1325 1665 2069 1860 2510 3647 1865 1412 1863 2875 4415 14709 23046 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 4 max: 126 count: 4961413 average: 2.80264 | standard deviation: 5.94339 | 4363582 549589 1137 1039 1100 1177 1213 1262 1301 1449 1602 1668 1533 1544 1687 11338 12545 479 476 474 472 472 472 472 472 472 472 472 470 463 408 101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 976 count: 4961413 average: 12.8628 | standard deviation: 46.1784 | 4133441 5 16 743884 14523 525 5161 115 8174 189 208 260 239 241 378 272 317 246 308 266 290 277 263 270 278 279 299 277 276 294 267 296 265 344 924 271 1736 2461 1992 2031 1587 405 578 1047 422 2554 612 394 382 385 396 406 453 525 702 1263 2247 2763 2086 1700 1900 2404 2377 1590 797 532 399 477 525 603 664 698 644 588 509 424 366 278 173 160 131 97 111 83 89 85 78 92 74 78 74 82 61 61 66 56 61 60 45 67 53 42 56 57 43 57 46 47 50 41 39 45 26 21 15 17 12 7 5 7 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 976 count: 3578942 average: 6.22087 | standard deviation: 31.8627 | 3562053 1393 4576 7678 1630 788 712 112 0 0 ]
miss_latency_ST: [binsize: 128 max: 911 count: 1382471 average: 30.0574 | standard deviation: 67.9326 | 1345578 3110 13047 13901 6207 530 97 1 0 0 ]
miss_latency_L1Cache: [binsize: 8 max: 976 count: 23010 average: 325.952 | standard deviation: 231.931 | 5653 5 16 6 0 43 26 33 59 45 49 56 55 47 60 55 61 68 76 78 78 86 69 87 90 72 99 91 75 99 92 94 83 141 229 87 1185 119 1717 244 103 81 93 97 90 95 91 113 94 121 102 111 119 146 191 399 832 1033 719 594 683 908 953 672 317 171 108 82 105 93 86 82 95 78 77 73 60 78 59 66 59 53 54 41 57 49 46 54 52 44 47 54 44 39 52 43 48 42 34 57 46 35 49 44 42 53 44 44 49 41 39 45 26 20 15 17 12 7 5 7 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 911 count: 4938403 average: 11.404 | standard deviation: 37.8535 | 4127788 0 0 743878 14523 482 5135 82 8115 144 159 204 184 194 318 217 256 178 232 188 212 191 194 183 188 207 200 186 201 195 175 202 182 203 695 184 551 2342 275 1787 1484 324 485 950 332 2459 521 281 288 264 294 295 334 379 511 864 1415 1730 1367 1106 1217 1496 1424 918 480 361 291 395 420 510 578 616 549 510 432 351 306 200 114 94 72 44 57 42 32 36 32 38 22 34 27 28 17 22 14 13 13 18 11 10 7 7 7 13 1 4 2 3 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 4 max: 126 count: 4961413 average: 2.80264 | standard deviation: 5.94339 | 4363582 549589 1137 1039 1100 1177 1213 1262 1301 1449 1602 1668 1533 1544 1687 11338 12545 479 476 474 472 472 472 472 472 472 472 472 470 463 408 101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 8 count: 3923447 average: 2.42026 | standard deviation: 0.873622 | 0 481170 1832531 1107192 484856 17663 29 4 2 ]
Sequencer_1: [binsize: 4 max: 126 count: 53032 average: 52.606 | standard deviation: 26.7825 | 3870 1041 1036 1019 1100 1177 1213 1262 1301 1449 1602 1668 1533 1544 1687 11338 12545 479 476 474 472 472 472 472 472 472 472 472 470 463 408 101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 12 count: 594856 average: 2.00278 | standard deviation: 0.962422 | 0 221922 198395 128689 42858 2931 16 12 7 10 7 4 5 ]
SequencerACC_1: [binsize: 1 max: 13 count: 140967 average: 1.25937 | standard deviation: 0.471887 | 0 105061 35719 57 32 27 20 12 5 7 13 9 4 1 ]
SequencerACC_2: [binsize: 1 max: 13 count: 249111 average: 1.00588 | standard deviation: 0.160047 | 0 248340 611 25 25 24 26 13 8 11 13 5 6 4 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 622 count: 351404 average: 100.103 | standard deviation: 151.048 | 50442 193746 17029 4196 3005 2122 1841 1774 1845 2090 1950 1758 1583 1545 1562 1893 2329 2813 2539 1753 1433 1388 1333 1477 2656 7131 8174 10737 11560 4994 1603 674 226 88 52 38 16 7 2 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 486 count: 150549 average: 26.3543 | standard deviation: 25.8634 | 21521 110438 12254 2094 1163 590 362 267 240 244 220 226 215 152 65 63 71 61 38 35 26 17 22 13 16 28 31 58 18 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 622 count: 200855 average: 155.381 | standard deviation: 179.675 | 28921 83308 4775 2102 1842 1532 1479 1507 1605 1846 1730 1532 1368 1393 1497 1830 2258 2752 2501 1718 1407 1371 1311 1464 2640 7103 8143 10679 11542 4994 1602 674 226 88 52 38 16 7 2 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 31 count: 1286 average: 11.4658 | standard deviation: 2.5695 | 0 0 0 0 0 0 0 0 0 164 2 1008 3 0 0 0 0 2 0 84 3 16 2 0 1 0 0 0 0 0 0 1 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 486 count: 149263 average: 26.4825 | standard deviation: 25.9364 | 20344 110329 12254 2094 1163 590 362 267 240 244 220 226 215 152 65 63 71 61 38 35 26 17 22 13 16 28 31 58 18 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 1135
system_time: 9
page_reclaims: 745841
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 904

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 90930
L2_TO_L2T_MSG = 3290
L2_DATA_GX = 191005
L2T_TO_L1T_DATA = 24988
L1_DATA_GX = 5050
L2_TO_L2T_ACK = 3300
L2T_TO_L1T_MSG = 755598
L2_DATA_S = 134295
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 2989
L1_MSG = 0
L2_COHMSG_FWD = 1269
L1_DATA_F = 75
L1_DATA_PX = 310010
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 3022392
L2_MSG = 0
L2_COHMSG_INV = 17
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 61744
L2_ATOMIC = 0
L2_TO_L2T_DATA = 17190
L1_DATA = 0
L1_COHMSG = 139117
L1_COHMSG_INVACK = 7
L1T_TO_L2T_MSG = 6247
----------------------
total_flits_messages = 4769513
----------------------

DMA = 115050
DATA_GX_OW = 169728
DATA_PX_C = 248008
DATA_PX_D = 62002
DATA_GX_C = 42432
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:3923447 full:0 size:[binsize: 1 max: 4 count: 3923447 average: 2.29056 | standard deviation: 0.852166 | 0 632218 1906969 996286 387974 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:53032 full:0 size:[binsize: 2 max: 64 count: 53032 average: 16.0293 | standard deviation: 19.1108 | 16937 9209 1894 1221 1125 1043 993 969 988 936 926 915 910 906 831 828 823 815 811 803 820 876 876 876 788 740 740 738 717 660 636 477 205 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=1469226 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=563337 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=996076 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=12457 [L2TCache]=0 [L2Cache]=4051 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=17028 [L2TCache]=0 [L2Cache]=14789 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=4666 [L2TCache]=0 [L2Cache]=4090 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=746435 [L2TCache]=0 [L2Cache]=140 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=4003 [L2Cache]=0 [L1Cache]=118299 [Directory]=4098 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=14434 [L2Cache]=0 [L1Cache]=108671 [Directory]=4817 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=3983 [L2Cache]=0 [L1Cache]=65101 [Directory]=5196 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=130 [L2Cache]=0 [L1Cache]=96259 [Directory]=4075 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=30 [L2Cache]=122409 [L1Cache]=5092 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=1200 [L2Cache]=306638 [L1Cache]=40 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22735 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22735 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22730 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22730 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00496739 flits/cycle
total_flits_on_link = 10841182
-------------
Total VC Load [0] = 320939 flits
Total VC Load [1] = 297212 flits
Total VC Load [2] = 295734 flits
Total VC Load [3] = 266721 flits
Total VC Load [4] = 3954 flits
Total VC Load [5] = 3980 flits
Total VC Load [6] = 4013 flits
Total VC Load [7] = 3999 flits
Total VC Load [8] = 15922 flits
Total VC Load [9] = 15927 flits
Total VC Load [10] = 15900 flits
Total VC Load [11] = 15911 flits
Total VC Load [12] = 442477 flits
Total VC Load [13] = 439435 flits
Total VC Load [14] = 430151 flits
Total VC Load [15] = 422603 flits
Total VC Load [16] = 57387 flits
Total VC Load [17] = 57051 flits
Total VC Load [18] = 56928 flits
Total VC Load [19] = 56488 flits
Total VC Load [20] = 1514072 flits
Total VC Load [21] = 1514433 flits
Total VC Load [22] = 1514668 flits
Total VC Load [23] = 1514105 flits
Total VC Load [24] = 390230 flits
Total VC Load [25] = 390495 flits
Total VC Load [26] = 390091 flits
Total VC Load [27] = 390356 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00970551 flits/cycle 
Average VC Load [1] = 0.00898798 flits/cycle 
Average VC Load [2] = 0.00894329 flits/cycle 
Average VC Load [3] = 0.0080659 flits/cycle 
Average VC Load [4] = 0.000119573 flits/cycle 
Average VC Load [5] = 0.000120359 flits/cycle 
Average VC Load [6] = 0.000121357 flits/cycle 
Average VC Load [7] = 0.000120934 flits/cycle 
Average VC Load [8] = 0.000481497 flits/cycle 
Average VC Load [9] = 0.000481648 flits/cycle 
Average VC Load [10] = 0.000480832 flits/cycle 
Average VC Load [11] = 0.000481164 flits/cycle 
Average VC Load [12] = 0.0133809 flits/cycle 
Average VC Load [13] = 0.0132889 flits/cycle 
Average VC Load [14] = 0.0130082 flits/cycle 
Average VC Load [15] = 0.0127799 flits/cycle 
Average VC Load [16] = 0.00173544 flits/cycle 
Average VC Load [17] = 0.00172528 flits/cycle 
Average VC Load [18] = 0.00172156 flits/cycle 
Average VC Load [19] = 0.00170825 flits/cycle 
Average VC Load [20] = 0.045787 flits/cycle 
Average VC Load [21] = 0.0457979 flits/cycle 
Average VC Load [22] = 0.045805 flits/cycle 
Average VC Load [23] = 0.045788 flits/cycle 
Average VC Load [24] = 0.0118009 flits/cycle 
Average VC Load [25] = 0.011809 flits/cycle 
Average VC Load [26] = 0.0117967 flits/cycle 
Average VC Load [27] = 0.0118047 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 10.9088
-------------
Dynamic_Link_Power = 0.0363284
Static_Link_Power = 0.733365
Total_Link_Power = 0.769694
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.0016975, Crossbar: 0.00264324, VC allocator: 0.000282588, SW allocator: 0.000891728, Clock: 0.153216, Total: 0.158731
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69764
Dynamic_Router_Power = 0.158731
Static_Router_Power = 1.53891
Total_Router_Power = 1.69764
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.195059
Total_Static_Power = 2.27227
Total_Power = 2.46733
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  229336
L1_WThru  755598
L1_Atomic  0
L1_Replacement  0
Data  0
Data_Done  6247
Ack  0
Ack_Done  755598
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  6247
I  L1_WThru  729896
I  L1_Atomic  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  223089
S  L1_WThru  25702
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  6247

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  731711
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  23887

 --- L2TCache ---
 - Event Counts -
L1_GETS  6247
L1_Write  729896
L1_Upgrade_T  24651
L1_Upgrade_NT  1051
L2_Atomic  0
L2_Expire  2
L2_Replacement  0
L2_Replacement_clean  0
Data  2
Data_all_Acks  3436
Ack  8
Ack_all  2
WB_Ack  3290
Fwd_GETX  3221
Fwd_GETS  69
Inv  0

 - Transitions -
NP  L1_GETS  221
NP  L1_Write  3217
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  6026
E  L1_Write  726679
E  L1_Upgrade_NT  1051
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  3220
E  Fwd_GETS  68
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  24651
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  1
S  Fwd_GETS  1
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  2
IS  Data_all_Acks  219
IS  Ack  8
IS  Ack_all  2

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  3217
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  2
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  3290
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  23653
L1_GETX  45870
L1_UPGRADE  6
L1_PUTX  61738
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  18186
WB_Data  12
WB_Data_clean  3
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  15
Unblock_Cancel  0
Exclusive_Unblock  69509
PUTX_ACC  64
DATA_ACC  3226

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  3115
NP  L1_GETX  15071
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  4
SS  L1_GETX  6
SS  L1_UPGRADE  6
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  20450
M  L1_GETX  26318
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  84
MT  L1_GETX  4475
MT  L1_PUTX  61738
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  3115

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  15071

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  12

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  69497
MT_MB  PUTX_ACC  8
MT_MB  DATA_ACC  3213

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  10
MT_IIB  WB_Data_clean  3
MT_IIB  Unblock  2
MT_IIB  PUTX_ACC  56
MT_IIB  DATA_ACC  13

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  2
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  13

 --- L1Cache ---
 - Event Counts -
Load  3349649
Ifetch  0
Store  626873
Inv  17
L1_Replacement  61913
Fwd_GETX  1254
Fwd_GETS  15
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  26855
DataS_fromL1  15
Data_all_Acks  39215
Ack  7
Ack_all  6
WB_Ack  61738

 - Transitions -
NP  Load  23614
NP  Ifetch  0 <-- 
NP  Store  42395
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  39
I  Ifetch  0 <-- 
I  Store  37
I  Inv  0 <-- 
I  L1_Replacement  170

S  Load  9
S  Ifetch  0 <-- 
S  Store  6
S  Inv  17
S  L1_Replacement  5

E  Load  395424
E  Ifetch  0 <-- 
E  Store  26
E  Inv  0 <-- 
E  L1_Replacement  21362
E  Fwd_GETX  1214
E  Fwd_GETS  10
E  Fwd_GET_INSTR  0 <-- 

M  Load  2930520
M  Ifetch  0 <-- 
M  Store  584409
M  Inv  0 <-- 
M  L1_Replacement  40376
M  Fwd_GETX  40
M  Fwd_GETS  5
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  23634
IS  DataS_fromL1  15
IS  Data_all_Acks  4

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  3221
IM  Data_all_Acks  39211
IM  Ack  1

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  6
SM  Ack_all  6

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  43
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  61738

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  18186
Data  0

 - Transitions -
I  Fetch  18186
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:371934 full:0 size:[binsize: 1 max: 10 count: 371934 average: 1.00714 | standard deviation: 0.091648 | 0 369410 2431 82 3 1 1 2 2 1 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:140862 full:0 size:[binsize: 1 max: 10 count: 140862 average: 1.00912 | standard deviation: 0.107539 | 0 139637 1209 4 2 2 2 2 2 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:249049 full:0 size:[binsize: 1 max: 11 count: 249049 average: 1.00045 | standard deviation: 0.0477145 | 0 249006 25 6 2 2 1 1 2 2 1 1 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:371934 full:0 size:[binsize: 1 max: 2 count: 371934 average: 1.00052 | standard deviation: 0.0228385 | 0 371740 194 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:140862 full:0 size:[binsize: 1 max: 2 count: 140862 average: 1.00039 | standard deviation: 0.01976 | 0 140807 55 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:249049 full:0 size:[binsize: 1 max: 2 count: 249049 average: 1.00001 | standard deviation: 0.00347072 | 0 249046 3 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:6493 full:0 size:[binsize: 1 max: 2 count: 6493 average: 1.01047 | standard deviation: 0.102345 | 0 6425 68 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:16569 full:0 size:[binsize: 1 max: 3 count: 16569 average: 1.00054 | standard deviation: 0.0257668 | 0 16561 7 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:4537 full:0 size:[binsize: 1 max: 3 count: 4537 average: 1.00309 | standard deviation: 0.0629941 | 0 4525 10 2 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:734246 full:0 size:[binsize: 1 max: 3 count: 734246 average: 1.02479 | standard deviation: 0.155495 | 0 716048 18196 2 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:6493 full:0 size:[binsize: 1 max: 2 count: 6493 average: 1.00123 | standard deviation: 0.0351039 | 0 6485 8 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:16569 full:0 size:[binsize: 1 max: 2 count: 16569 average: 1.0003 | standard deviation: 0.017372 | 0 16564 5 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:4537 full:0 size:[binsize: 1 max: 2 count: 4537 average: 1.0011 | standard deviation: 0.0332008 | 0 4532 5 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:734246 full:0 size:[binsize: 1 max: 2 count: 734246 average: 1.0001 | standard deviation: 0.00990252 | 0 734174 72 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:610 full:0 size:[binsize: 1 max: 1 count: 610 average:     1 | standard deviation: 0 | 0 610 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:2231 full:0 size:[binsize: 1 max: 3 count: 2231 average: 1.00583 | standard deviation: 0.0873116 | 0 2220 9 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:626 full:0 size:[binsize: 1 max: 3 count: 626 average: 1.02077 | standard deviation: 0.164924 | 0 615 9 2 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:35 full:0 size:[binsize: 1 max: 2 count: 35 average: 1.08571 | standard deviation: 0.297044 | 0 32 3 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:570 full:0 size:[binsize: 1 max: 7 count: 570 average: 2.21754 | standard deviation: 1.14502 | 0 165 221 116 45 12 8 3 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:2069 full:0 size:[binsize: 1 max: 6 count: 2069 average: 1.75834 | standard deviation: 0.870759 | 0 949 788 241 67 22 2 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:572 full:0 size:[binsize: 1 max: 48 count: 572 average: 22.9143 | standard deviation: 15.3503 | 0 34 23 17 10 18 14 11 16 12 10 17 10 8 10 9 14 8 16 9 13 9 5 12 8 11 7 10 9 8 4 11 8 10 8 8 14 6 4 11 11 8 9 22 25 31 16 7 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:15 full:0 size:[binsize: 1 max: 2 count: 15 average: 1.06667 | standard deviation: 0.267261 | 0 14 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:591 full:0 size:[binsize: 1 max: 1 count: 591 average:     1 | standard deviation: 0 | 0 591 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:2213 full:0 size:[binsize: 1 max: 2 count: 2213 average: 1.0009 | standard deviation: 0.0300692 | 0 2211 2 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:604 full:0 size:[binsize: 1 max: 3 count: 604 average: 1.00828 | standard deviation: 0.107743 | 0 600 3 1 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:30 full:0 size:[binsize: 1 max: 1 count: 30 average:     1 | standard deviation: 0 | 0 30 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:589 full:0 size:[binsize: 1 max: 2 count: 589 average: 1.09338 | standard deviation: 0.291606 | 0 534 55 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:2087 full:0 size:[binsize: 1 max: 2 count: 2087 average: 1.04264 | standard deviation: 0.203045 | 0 1998 89 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:594 full:0 size:[binsize: 1 max: 2 count: 594 average: 1.05051 | standard deviation: 0.221142 | 0 564 30 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:20 full:0 size:[binsize: 1 max: 2 count: 20 average:  1.05 | standard deviation: 0.229416 | 0 19 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:1180 full:0 size:[binsize: 1 max: 2 count: 1180 average: 1.03051 | standard deviation: 0.172297 | 0 1144 36 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:4306 full:0 size:[binsize: 1 max: 2 count: 4306 average: 1.02392 | standard deviation: 0.15317 | 0 4203 103 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:1200 full:0 size:[binsize: 1 max: 2 count: 1200 average: 1.02917 | standard deviation: 0.168395 | 0 1165 35 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:52 full:0 size:[binsize: 1 max: 2 count: 52 average: 1.01923 | standard deviation: 0.140028 | 0 51 1 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:4098 full:0 size:[binsize: 1 max: 4 count: 4098 average: 1.10298 | standard deviation: 0.336894 | 0 3718 339 40 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:4817 full:0 size:[binsize: 1 max: 3 count: 4817 average: 1.0411 | standard deviation: 0.199667 | 0 4620 196 1 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:5196 full:0 size:[binsize: 1 max: 3 count: 5196 average: 1.05504 | standard deviation: 0.244674 | 0 4930 246 20 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:4075 full:0 size:[binsize: 1 max: 4 count: 4075 average: 1.30307 | standard deviation: 0.55723 | 0 3035 852 181 7 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:1627 full:0 size:[binsize: 1 max: 3 count: 1627 average: 1.13522 | standard deviation: 0.348075 | 0 1410 214 3 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:2259 full:0 size:[binsize: 1 max: 3 count: 2259 average: 1.07791 | standard deviation: 0.279978 | 0 2090 162 7 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:650 full:0 size:[binsize: 1 max: 3 count: 650 average: 1.12769 | standard deviation: 0.348892 | 0 570 77 3 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:35 full:0 size:[binsize: 1 max: 2 count: 35 average: 1.02857 | standard deviation: 0.171499 | 0 34 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:39547 full:0 size:[binsize: 1 max: 28 count: 39547 average: 1.60963 | standard deviation: 1.38394 | 0 24471 11019 2626 683 250 103 72 72 47 32 22 10 11 16 17 14 19 17 13 7 4 5 3 3 3 5 2 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:40191 full:0 size:[binsize: 1 max: 35 count: 40191 average: 1.92643 | standard deviation: 1.86559 | 0 19024 13107 5437 1692 422 123 57 34 22 24 21 17 16 9 9 8 9 8 7 14 11 18 16 13 9 7 5 19 13 4 2 3 4 4 3 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:22021 full:0 size:[binsize: 1 max: 32 count: 22021 average: 1.46905 | standard deviation: 1.78892 | 0 16284 4506 731 217 47 16 14 12 12 14 13 15 12 12 8 9 9 11 10 5 7 4 4 7 4 6 7 10 7 4 3 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:31529 full:0 size:[binsize: 1 max: 45 count: 31529 average: 1.77177 | standard deviation: 2.97255 | 0 21518 7094 1722 405 91 44 35 33 33 35 26 26 23 33 31 27 27 23 16 17 25 30 14 22 28 17 16 12 8 11 11 9 8 5 3 7 6 4 6 5 6 4 4 4 5 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:21320 full:0 size:[binsize: 1 max: 2 count: 21320 average: 1.10657 | standard deviation: 0.308578 | 0 19048 2272 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:20330 full:0 size:[binsize: 1 max: 2 count: 20330 average: 1.15091 | standard deviation: 0.358038 | 0 17262 3068 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:11655 full:0 size:[binsize: 1 max: 2 count: 11655 average: 1.08228 | standard deviation: 0.274948 | 0 10696 959 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:16220 full:0 size:[binsize: 1 max: 2 count: 16220 average: 1.10771 | standard deviation: 0.310035 | 0 14473 1747 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:40013 full:0 size:[binsize: 1 max: 2 count: 40013 average: 1.06693 | standard deviation: 0.249913 | 0 37335 2678 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:38289 full:0 size:[binsize: 1 max: 2 count: 38289 average: 1.08781 | standard deviation: 0.283025 | 0 34927 3362 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:21501 full:0 size:[binsize: 1 max: 2 count: 21501 average: 1.03893 | standard deviation: 0.193499 | 0 20664 837 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:31528 full:0 size:[binsize: 1 max: 2 count: 31528 average: 1.06721 | standard deviation: 0.250416 | 0 29409 2119 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:4670 full:0 size:[binsize: 1 max: 2 count: 4670 average: 1.03148 | standard deviation: 0.175007 | 0 4523 147 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:6892 full:0 size:[binsize: 1 max: 2 count: 6892 average: 1.02742 | standard deviation: 0.163406 | 0 6703 189 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:5774 full:0 size:[binsize: 1 max: 2 count: 5774 average: 1.01905 | standard deviation: 0.136776 | 0 5664 110 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:4091 full:0 size:[binsize: 1 max: 2 count: 4091 average: 1.04547 | standard deviation: 0.208616 | 0 3905 186 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:35855 full:0 size:[binsize: 1 max: 6 count: 35855 average: 1.47332 | standard deviation: 0.504263 | 0 18936 16892 11 10 3 3 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:91974 full:0 size:[binsize: 4 max: 124 count: 91974 average: 77.7963 | standard deviation: 39.4404 | 7469 1468 1294 1193 1196 1227 1275 1396 1554 1755 1693 1581 1574 2198 3085 2249 1434 1226 1238 1247 1425 1844 2134 3071 2367 1780 5396 16727 14591 4146 957 184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:1038 full:0 size:[binsize: 1 max: 3 count: 1038 average: 1.1474 | standard deviation: 0.358126 | 0 886 151 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:263 full:0 size:[binsize: 1 max: 4 count: 263 average: 1.1711 | standard deviation: 0.486458 | 0 228 27 6 2 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:18954 full:0 size:[binsize: 1 max: 2 count: 18954 average: 1.00005 | standard deviation: 0.00726375 | 0 18953 1 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:47133 full:0 size:[binsize: 1 max: 12 count: 47133 average: 1.19613 | standard deviation: 0.678378 | 0 40390 5902 329 129 110 81 52 53 39 28 15 5 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:1030 full:0 size:[binsize: 1 max: 2 count: 1030 average: 1.07087 | standard deviation: 0.257067 | 0 957 73 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:256 full:0 size:[binsize: 1 max: 2 count: 256 average: 1.05469 | standard deviation: 0.234312 | 0 242 14 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:35860 full:0 size:[binsize: 1 max: 2 count: 35860 average: 1.0007 | standard deviation: 0.0264041 | 0 35835 25 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:91976 full:0 size:[binsize: 1 max: 2 count: 91976 average: 1.14947 | standard deviation: 0.356572 | 0 78228 13748 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 2 count: 4547 average: 1.00066 | standard deviation: 0.0256889 | 0 4544 3 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 2 count: 4547 average: 1.00154 | standard deviation: 0.0392405 | 0 4540 7 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 2 count: 4546 average: 1.00022 | standard deviation: 0.0148331 | 0 4545 1 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 2 count: 4546 average: 1.00022 | standard deviation: 0.0148331 | 0 4545 1 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 16 count: 4547 average: 2.97317 | standard deviation: 3.1073 | 0 2991 55 54 58 139 583 316 130 53 31 32 25 23 26 19 12 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 16 count: 4547 average: 3.00594 | standard deviation: 3.14158 | 0 2989 48 51 60 121 579 323 139 52 46 36 25 21 26 19 12 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 16 count: 4546 average: 3.02904 | standard deviation: 3.18173 | 0 2991 46 51 54 108 593 305 144 53 47 41 34 23 24 20 12 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 16 count: 4546 average: 2.97206 | standard deviation: 3.11694 | 0 2992 59 60 61 124 581 308 136 48 38 32 27 25 24 18 13 ]
