{
    "0": {
        "name": "SPI_INTFCONFA",
        "bits": {
            "7": {
                "name": "SOFTRESET_M",
                "reset": 0,
                "description": "Soft reset (mirror). Set this bit to mirror Bit 0.",
                "access": "R"
            },
            "6": {
                "name": "LSBFIRST_M",
                "reset": 0,
                "description": "LSB first (mirror). Set this bit to mirror Bit 1.",
                "access": "R"
            },
            "5": {
                "name": "ADDRINC_M",
                "reset": 0,
                "description": "Address increment (mirror). Set this bit to mirror Bit 2.",
                "access": "R"
            },
            "4": {
                "name": "SDOACTIVE_M",
                "reset": 0,
                "description": "SDO active (mirror). Set this bit to mirror Bit 3.",
                "access": "R"
            },
            "3": {
                "name": "SDOACTIVE",
                "reset": 0,
                "description": "SDO active. Enables 4-wire SPI bus mode.",
                "access": "R/W"
            },
            "2": {
                "name": "ADDRINC",
                "reset": 0,
                "description": "Address increment. When set, this bit causes incrementing streaming addresses; otherwise, descending addresses are generated. 1: Streaming addresses are incremented. 0: Streaming addresses are decremented.",
                "access": "R/W"
            },
            "1": {
                "name": "LSBFIRST",
                "reset": 0,
                "description": "LSB first. When set, this bit causes SPI input and output data to be oriented as LSB first. If this bit is clear, data is oriented as MSB first. 1: Shift LSB in first. 0: Shift MSB in first.",
                "access": "R/W"
            },
            "0": {
                "name": "SOFTRESET",
                "reset": 0,
                "description": "Soft reset. This bit automatically clears to 0 after performing a reset operation. Setting this bit initiates a reset. This bit autoclears after the soft reset is complete. 1: Pulse the soft reset line. 0: Reset the soft reset line.",
                "access": "R/W"
            }
        }
    },
    "1": {
        "name": "SPI_INTFCONFB",
        "bits": {
            "7": {
                "name": "SINGLEINS",
                "reset": 0,
                "description": "Single instruction. 1: Perform single transfers. 0: Perform multiple transfers.",
                "access": "R/W"
            },
            "6": {
                "name": "CSSTALL",
                "reset": 0,
                "description": "CS stalling. 0: Disable CS stalling. 1: Enable CS stalling.",
                "access": "R/W"
            },
            "5:0": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            }
        }
    },
    "3": {
        "name": "SPI_CHIPTYPE",
        "bits": {
            "7:0": {
                "name": "CHIP_TYPE",
                "reset": 4,
                "description": "Chip type.",
                "access": "R"
            }
        }
    },
    "4": {
        "name": "SPI_PRODIDL",
        "bits": {
            "7:0": {
                "name": "PROD_ID[7:0]",
                "reset": 114,
                "description": "Product ID. Updated once the bootloader completes",
                "access": "R"
            }
        }
    },
    "5": {
        "name": "SPI_PRODIDH",
        "bits": {
            "7:0": {
                "name": "PROD_ID[15:8]",
                "reset": 145,
                "description": "Product ID. Updated once the bootloader completes",
                "access": "R"
            }
        }
    },
    "6": {
        "name": "SPI_CHIPGRADE",
        "bits": {
            "7:4": {
                "name": "PROD_GRADE",
                "reset": 0,
                "description": "Product grade.",
                "access": "R"
            },
            "3:0": {
                "name": "DEV_REVISION",
                "reset": 4,
                "description": "Device revision.",
                "access": "R"
            }
        }
    },
    "8": {
        "name": "SPI_PAGEINDX",
        "bits": {
            "7:6": {
                "name": "MAINDAC_PAGE",
                "reset": 3,
                "description": "Sets the main DAC paging. Each high bit in this field pages a DAC starting at the LSB. Both main DACs can be paged and programmed at the same time if desired.",
                "access": "R/W"
            },
            "5:0": {
                "name": "CHANNEL_PAGE",
                "reset": 63,
                "description": "Sets channel paging. Each high bit in this field pages a complex channel starting at the LSB. Multiple channels can be paged and programmed at a time if desired.",
                "access": "R/W"
            }
        }
    },
    "10": {
        "name": "SPI_SCRATCHPAD",
        "bits": {
            "7:0": {
                "name": "SCRATCHPAD",
                "reset": 0,
                "description": "Scratch pad read/write register.",
                "access": "R/W"
            }
        }
    },
    "16": {
        "name": "CHIP_ID_L",
        "bits": {
            "7:0": {
                "name": "CHIP_ID[7:0]",
                "reset": 0,
                "description": "Chip ID serial number.",
                "access": "R"
            }
        }
    },
    "17": {
        "name": "CHIP_ID_M1",
        "bits": {
            "7:0": {
                "name": "CHIP_ID[15:8]",
                "reset": 0,
                "description": "Chip ID serial number.",
                "access": "R"
            }
        }
    },
    "18": {
        "name": "CHIP_ID_M2",
        "bits": {
            "7:0": {
                "name": "CHIP_ID[23:16]",
                "reset": 0,
                "description": "Chip ID serial number.",
                "access": "R"
            }
        }
    },
    "19": {
        "name": "CHIP_ID_H",
        "bits": {
            "7:0": {
                "name": "CHIP_ID[31:24]",
                "reset": 0,
                "description": "Chip ID serial number.",
                "access": "R"
            }
        }
    },
    "32": {
        "name": "IRQ_ENABLE",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4": {
                "name": "EN_SYSREF_JITTER",
                "reset": 0,
                "description": "Enable SYSREF\u00b1 jitter interrupt.",
                "access": "R/W"
            },
            "3": {
                "name": "EN_DATA_READY",
                "reset": 0,
                "description": "Enable JESD204B receiver ready (JRX_DATA_READY) low interrupt.",
                "access": "R/W"
            },
            "2": {
                "name": "EN_LANE_FIFO",
                "reset": 0,
                "description": "Enable lane FIFO overflow/underflow interrupt.",
                "access": "R/W"
            },
            "1": {
                "name": "EN_PRBSQ",
                "reset": 0,
                "description": "Enable PRBS imaginary error interrupt.",
                "access": "R/W"
            },
            "0": {
                "name": "EN_PRBSI",
                "reset": 0,
                "description": "Enable PRBS real error interrupt.",
                "access": "R/W"
            }
        }
    },
    "33": {
        "name": "IRQ_ENABLE0",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "EN_DAC0_CAL_DONE",
                "reset": 0,
                "description": "Enable DAC0 calibration complete interrupt.",
                "access": "R/W"
            },
            "2:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "0": {
                "name": "EN_PAERR0",
                "reset": 0,
                "description": "Enable PA protection error interrupt for DAC0.",
                "access": "R/W"
            }
        }
    },
    "34": {
        "name": "IRQ_ENABLE1",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "EN_DAC1_CAL_DONE",
                "reset": 0,
                "description": "Enable DAC1 calibration complete interrupt.",
                "access": "R/W"
            },
            "2:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "0": {
                "name": "EN_PAERR1",
                "reset": 0,
                "description": "Enable PA protection error interrupt for DAC1.",
                "access": "R/W"
            }
        }
    },
    "35": {
        "name": "IRQ_ENABLE2",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5": {
                "name": "EN_DLL_LOST",
                "reset": 0,
                "description": "Enable DLL lock lost interrupt.",
                "access": "R/W"
            },
            "4": {
                "name": "EN_DLL_LOCK",
                "reset": 0,
                "description": "Enable DLL lock interrupt.",
                "access": "R/W"
            },
            "3:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "1": {
                "name": "EN_PLL_LOST",
                "reset": 0,
                "description": "Enable PLL lock lost interrupt.",
                "access": "R/W"
            },
            "0": {
                "name": "EN_PLL_LOCK",
                "reset": 0,
                "description": "Enable PLL lock interrupt.",
                "access": "R/W"
            }
        }
    },
    "36": {
        "name": "IRQ_STATUS",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4": {
                "name": "IRQ_SYSREF_JITTER",
                "reset": 0,
                "description": "SYSREF\u00b1 jitter too large. If EN_SYSREF_JITTER is low, IRQ_SYSREF_JITTER shows the current status. If EN_SYSREF_JITTER is high, IRQ_ SYSREF_JITTER latches and pulls the IRQx pin low (x = the MUX_SYSREF_JITTER setting). Writing a 1 to IRQ_SYSREF_JITTER when latched clears the bit.",
                "access": "R/W"
            },
            "3": {
                "name": "IRQ_DATA_READY",
                "reset": 0,
                "description": "JESD204x receiver data ready is low. If EN_DATA_READY is low, IRQ_DATA_READY shows the current status. If EN_DATA_ READY is high, IRQ_DATA_READY latches and pulls the IRQx pin low (x = MUX_ DATA_READY setting). Writing a 1 to IRQ_ DATA_READY when latched clears the bit.",
                "access": "R/W"
            },
            "2": {
                "name": "IRQ_LANE_FIFO",
                "reset": 0,
                "description": "Lane FIFO overflow/underflow. If EN_ LANE_FIFO is low, IRQ_LANE_FIFO shows the current status. If EN_LANE_FIFO is high, IRQ_LANE_FIFO latches and pulls the IRQx pin low (x = MUX_LANE_FIFO setting). Writing a 1 to IRQ_LANE_FIFO when latched clears the bit.",
                "access": "R/W"
            },
            "1": {
                "name": "IRQ_PRBSQ",
                "reset": 0,
                "description": "DAC1 PRBS error. If EN_PRBSQ is low, IRQ_PRBSQ shows the current status. If EN_PRBSQ is high, IRQ_PRBSQ latches and pulls the IRQx pin low (x = MUX_PRBSQ setting). Writing a 1 to IRQ_PRBSQ when latched clears the bit.",
                "access": "R/W"
            },
            "0": {
                "name": "IRQ_PRBSI",
                "reset": 0,
                "description": "DAC0 PRBS error. If EN_PRBSI is low, IRQ_ PRBSI shows the current status. If EN_ PRBSI is high, IRQ_PRBSI latches and pulls the IRQx pin low (x = MUX_PRBSI setting). Writing a 1 to IRQ_PRBSI when latched clears the bit.",
                "access": "R/W"
            }
        }
    },
    "37": {
        "name": "IRQ_STATUS0",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "IRQ_DAC0_CAL_DONE",
                "reset": 0,
                "description": "DAC0 calibration done. If EN_DAC0_CAL_ DONE is low, IRQ_DAC0_CAL_DONE shows the current status. If EN_DAC0_CAL_DONE is high, IRQ_DAC0_CAL_DONE latches and pulls the IRQx pin low (x = MUX_DAC0_ CAL_DONE setting). Writing a 1 to IRQ_ DAC0_CAL_DONE when latched clears the bit.",
                "access": "R/W"
            },
            "2:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "0": {
                "name": "IRQ_PAERR0",
                "reset": 0,
                "description": "DAC0 PA error. If EN_PAERR0 is low, IRQ_ PAERR0 shows the current status. If EN_ PAERR0 is high, IRQ_PAERR0 latches and pulls the IRQx pin low (x = MUX_PAERR0 setting). Writing a 1 to IRQ_PAERR0 when latched clears the bit.",
                "access": "R/W"
            }
        }
    },
    "38": {
        "name": "IRQ_STATUS1",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "IRQ_DAC1_CAL_DONE",
                "reset": 0,
                "description": "DAC1 calibration done. If EN_DAC0_CAL_ DONE is low, IRQ_DAC1_CAL_DONE shows the current status. If EN_DAC1_CAL_DONE is high, IRQ_DAC1_CAL_DONE latches and pulls the IRQx pin low (x = MUX_DAC1_ CAL_DONE setting). Writing a 1 to IRQ_ DAC1_CAL_DONE when latched clears the bit.",
                "access": "R/W"
            },
            "2:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "0": {
                "name": "IRQ_PAERR1",
                "reset": 0,
                "description": "DAC1 PA error. If EN_PAERR1 is low, IRQ_ PAERR1 shows the current status. If EN_ PAERR1 is high, IRQ_PAERR1 latches and pulls the IRQx pin low (x = MUX_PAERR1 setting). Writing a 1 to IRQ_PAERR1 when latched clears the bit.",
                "access": "R/W"
            }
        }
    },
    "39": {
        "name": "IRQ_STATUS2",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5": {
                "name": "IRQ_DLL_LOST",
                "reset": 0,
                "description": "DLL lost. If EN_DLL_LOST is low, IRQ_DLL_ LOST shows the current status. If EN_DLL_ LOST is high, IRQ_DLL_LOST latches and pulls the IRQx pin low (x = MUX_DLL_LOST setting). Writing a 1 to IRQ_DLL_LOST when latched clears the bit.",
                "access": "R/W"
            },
            "4": {
                "name": "IRQ_DLL_LOCK",
                "reset": 0,
                "description": "DLL locked. If EN_DLL_LOCK is low, IRQ_ DLL_LOCK shows current status. If EN_DLL_ LOCK is high, IRQ_DLL_LOCK latches and pulls the IRQx pin low (x = MUX_DLL_LOCK setting). Writing a 1 to IRQ_DLL_LOCK when latched clears the bit.",
                "access": "R/W"
            },
            "3:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "1": {
                "name": "IRQ_PLL_LOST",
                "reset": 0,
                "description": "DAC PLL lock lost. If EN_PLL_LOST is low, IRQ_PLL_LOST shows the current status. If EN_PLL_LOST is high, IRQ_PLL_LOST latches and pulls the IRQx pin low (x = MUX_PLL_ LOST setting). Writing a 1 to IRQ_PLL_ LOST when latched clears the bit.",
                "access": "R/W"
            },
            "0": {
                "name": "IRQ_PLL_LOCK",
                "reset": 0,
                "description": "DAC PLL locked. If EN_PLL_LOCK is low, IRQ_ PLL_LOCK shows the current status. If EN_ PLL_LOCK is high, IRQ_PLL_LOCK latches and pulls the IRQx pin low (x = MUX_PLL_ LOCK setting). Writing a 1 to IRQ_PLL_LOCK when latched clears the bit.",
                "access": "R/W"
            }
        }
    },
    "40": {
        "name": "IRQ_OUTPUT_MUX",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4": {
                "name": "MUX_SYSREF_JITTER",
                "reset": 0,
                "description": "If EN_SYSREF_JITTER is set, this control chooses the IRQx output pin on which the event is triggered. 0: Route IRQ trigger signal to the IRQ0 pin. 1: Route IRQ trigger signal to the IRQ1 pin.",
                "access": "R/W"
            },
            "3": {
                "name": "MUX_DATA_READY",
                "reset": 0,
                "description": "If EN_DATA_READY is set, this control chooses the IRQx output pin on which the event is triggered. 0: Route IRQ trigger signal to the IRQ0 pin. 1: Route IRQ trigger signal to the IRQ1 pin.",
                "access": "R/W"
            },
            "2": {
                "name": "MUX_LANE_FIFO",
                "reset": 0,
                "description": "If EN_LANE_FIFO is set, this control chooses the IRQx output pin on which the event is triggered. 0: Route IRQ trigger signal to the IRQ0 pin. 1: Route IRQ trigger signal to the IRQ1 pin.",
                "access": "R/W"
            },
            "1": {
                "name": "MUX_PRBSQ",
                "reset": 0,
                "description": "If EN_PRBSQ is set, this control chooses the IRQx output pin on which the event is triggered. 0: Route IRQ trigger signal to the IRQ0 pin. 1: Route IRQ trigger signal to the IRQ1 pin.",
                "access": "R/W"
            },
            "0": {
                "name": "MUX_PRBSI",
                "reset": 0,
                "description": "If EN_PRBSI is set, this control chooses the IRQx output pin on which the event is triggered. 0: Route IRQ trigger signal to the IRQ0 pin. 1: Route IRQ trigger signal to the IRQ1 pin.",
                "access": "R/W"
            }
        }
    },
    "41": {
        "name": "IRQ_OUTPUT_MUX0",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "MUX_DAC0_CAL_DONE",
                "reset": 0,
                "description": "If EN_DAC0_CAL_DONE is set, this control chooses the IRQx output pin on which the event is triggered. 0: Route IRQ trigger signal to the IRQ0 pin. 1: Route IRQ trigger signal to the IRQ1 pin.",
                "access": "R/W"
            },
            "2:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "0": {
                "name": "MUX_PAERR0",
                "reset": 0,
                "description": "If EN_PAERR0 is set, this control chooses the IRQx output pin on which the event is triggered. 0: Route IRQ trigger signal to the IRQ0 pin. 1: Route IRQ trigger signal to the IRQ1 pin.",
                "access": "R/W"
            }
        }
    },
    "42": {
        "name": "IRQ_OUTPUT_MUX1",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "MUX_DAC1_CAL_DONE",
                "reset": 0,
                "description": "If EN_DAC1_CAL_DONE is set, this control chooses the IRQx output pin on which the event is triggered. 0: Route IRQ trigger signal to the IRQ0 pin. 1: Route IRQ trigger signal to the IRQ1 pin.",
                "access": "R/W"
            },
            "2:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "0": {
                "name": "MUX_PAERR1",
                "reset": 0,
                "description": "If EN_PAERR1 is set, this control chooses the IRQx output pin on which the event is triggered. 0: Route IRQ trigger signal to the IRQ0 pin. 1: Route IRQ trigger signal to the IRQ1 pin.",
                "access": "R/W"
            }
        }
    },
    "43": {
        "name": "IRQ_OUTPUT_MUX2",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5": {
                "name": "MUX_DLL_LOST",
                "reset": 0,
                "description": "If EN_DLL_LOST is set, this control chooses the IRQx output pin on which the event is triggered. 0: Route IRQ trigger signal to the IRQ0 pin. 1: Route IRQ trigger signal to the IRQ1 pin.",
                "access": "R/W"
            },
            "4": {
                "name": "MUX_DLL_LOCK",
                "reset": 0,
                "description": "If EN_DLL_LOCK is set, this control chooses the IRQx output pin on which the event is triggered. 0: Route IRQ trigger signal to the IRQ0 pin. 1: Route IRQ trigger signal to the IRQ1 pin.",
                "access": "R/W"
            },
            "3:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "1": {
                "name": "MUX_PLL_LOST",
                "reset": 0,
                "description": "If EN_PLL_LOST is set, this control chooses the IRQx pin on which the event is triggered. 0: Route IRQ trigger signal to the IRQ0 pin. 1: Route IRQ trigger signal to the IRQ1 pin.",
                "access": "R/W"
            },
            "0": {
                "name": "MUX_PLL_LOCK",
                "reset": 0,
                "description": "If EN_PLL_LOCK is set, this control chooses the IRQx pin on which the event is triggered. 0: Route IRQ trigger signal to the IRQ0 pin. 1: Route IRQ trigger signal to the IRQ1 pin.",
                "access": "R/W"
            }
        }
    },
    "44": {
        "name": "IRQ_STATUS_ALL",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "IRQ_STATUS_ALL",
                "reset": 0,
                "description": "This bit is an OR of all the bits in Register 0x24 to Register 0x27. Writing a one to this bit clears any latched IRQx signals in Register 0x24 to Register 0x27.",
                "access": "R/W"
            }
        }
    },
    "54": {
        "name": "SYSREF_COUNT",
        "bits": {
            "7:0": {
                "name": "SYSREF_COUNT",
                "reset": 0,
                "description": "Number of rising SYSREF\u00b1 edges to ignore before synchronization (pulse counting mode).",
                "access": "R/W"
            }
        }
    },
    "57": {
        "name": "SYSREF_ERR_WINDOW",
        "bits": {
            "7": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "6:0": {
                "name": "SYSREF_ERR_WINDOW",
                "reset": 0,
                "description": "Amount of jitter allowed on the SYSREF\u00b1 input. SYSREF\u00b1 jitter variations larger than this trigger an interrupt. Units are in DAC clocks.",
                "access": "R/W"
            }
        }
    },
    "58": {
        "name": "SYSREF_MODE",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4": {
                "name": "SYNC_ROTATION_DONE",
                "reset": 1,
                "description": "Synchronization logic rotation complete flag.",
                "access": "R"
            },
            "3:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1": {
                "name": "SYSREF_MODE_ONESHOT",
                "reset": 0,
                "description": "Enable one-shot synchronization rotation mode. 00: Monitor mode. Status/error flag for IRQ_ SYSREF_JITTER is 1 if the SYSREF\u00b1 edge is outside the error window (Register 0x039, Bits[6:0]). 01: Perform a single synchronization on the next SYSREF\u00b1, then switch to monitor mode.",
                "access": "R/W"
            },
            "0": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            }
        }
    },
    "59": {
        "name": "ROTATION_MODE",
        "bits": {
            "7": {
                "name": "SYNCLOGIC_EN",
                "reset": 1,
                "description": "This bit must always be set to 1 (default) for both Subclass 0 and Subclass 1 operations.",
                "access": "R/W"
            },
            "6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved. For proper operation, write this bit to a 1.",
                "access": "R/W"
            },
            "5": {
                "name": "PERIODIC_RST_EN",
                "reset": 1,
                "description": "Synchronization required setting. Always set this bit to 1 for both Subclass 0 and Subclass 1 operation.",
                "access": "R/W"
            },
            "4": {
                "name": "NCORST_AFTER_ROT_EN",
                "reset": 1,
                "description": "Set this bit to 1 to reset all NCOs after digital reset or synchronization rotation. Either this control or the START_NCO_SYNC bit (Register 0x1E7, Bit 0) can be used to reset all the NCOs (main and channel datapaths).",
                "access": "R/W"
            },
            "3:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1:0": {
                "name": "ROTATION_MODE",
                "reset": 0,
                "description": "Selects the circuitry to be reset when a synchronization rotation occurs. Certain bits being set to 1 determine the actions taken when a synchronization rotation is performed. Bit 0 corresponds to a SERDES clock reset and realignment. Bit 1 corres- ponds to a datapath soft off/on gain, which must only be used if PA protection is in use. If PA protection is not used, set Bit 1 to 0. 0: No action, with either the SERDES clocks or the datapath, occurs when a synchro- nization rotation occurs. 1: The links drop and the SERDES clocks are reset. It is recommended to set this bit high so that when a synchronization rotation is performed, the SERDES clocks realign properly. 10: The datapath automatically uses the soft on/off functionality to turn on and off the datapath stream during a synchronization rotation to avoid corrupted data from being transmitted. Only use this feature if the PA protection block is in use. 11: Both the SERDES clock reset and datapath soft on/off feature are enabled.",
                "access": "R/W"
            }
        }
    },
    "63": {
        "name": "TX_ENABLE",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "5": {
                "name": "TXEN_DATAPATH_DAC1",
                "reset": 0,
                "description": "Selects whether the datapath of DAC1 is muted when the TXEN1 pin is brought low. 0: Datapath output is normal. 1: If TXEN1 = 0, the datapath output is immediately zeroed. If TXEN1 = 1, the datapath outputs normal operation.",
                "access": "R/W"
            },
            "4": {
                "name": "TXEN_DATAPATH_DAC0",
                "reset": 0,
                "description": "Selects whether the datapath of DAC0 is muted when the TXEN0 pin is brought low. 0: Datapath output is normal. 1: If TXEN0 = 0, the datapath output is immediately zeroed. If TXEN0 = 1, the datapath outputs normal operation.",
                "access": "R/W"
            },
            "3:0": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            }
        }
    },
    "80": {
        "name": "CAL_CLK_DIV",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 2,
                "description": "Reserved",
                "access": "R/W"
            },
            "3:0": {
                "name": "CAL_CLK_DIV",
                "reset": 8,
                "description": "Calibration register control. Set these bits to 0xA for optimized calibration setting.",
                "access": "R/W"
            }
        }
    },
    "81": {
        "name": "CAL_CTRL",
        "bits": {
            "7": {
                "name": "CAL_CTRL0",
                "reset": 1,
                "description": "Calibration setting. Set this bit to 1. 0: Reset the calibration engine. 1: Enable the calibration routine.",
                "access": "R/W"
            },
            "6:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "2:1": {
                "name": "CAL_CTRL1",
                "reset": 1,
                "description": "Calibration mode selection. Set this bit field to 1 for optimized calibration mode. Paged by the MAINDAC_PAGE bits in Register 0x008. 1: Set calibration control setting.",
                "access": "R/W"
            },
            "0": {
                "name": "CAL_START",
                "reset": 0,
                "description": "Start calibration. After starting calibration, do not write to any register from Register 0x051 to Register 0x061 until Register 0x052, Bit 2 reads low (indicating that the calibration is no longer active). Paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "82": {
        "name": "CAL_STAT",
        "bits": {
            "7:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "2": {
                "name": "CAL_ACTIVE",
                "reset": 0,
                "description": "Calibration active status flag. A readback of 1 indicates the calibration routine is still in progress. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R"
            },
            "1": {
                "name": "CAL_FAIL_SEARCH",
                "reset": 0,
                "description": "Calibration failure flag. A readback of 1 indicates the calibration routine failed and is possibly not valid. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R"
            },
            "0": {
                "name": "CAL_FINISH",
                "reset": 0,
                "description": "Calibration complete flag. A readback of 1 indicates the calibration completed. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R"
            }
        }
    },
    "90": {
        "name": "FSC1",
        "bits": {
            "7:0": {
                "name": "FSC_CTRL[7:0]",
                "reset": 40,
                "description": "Sets the full-scale (maximum) current that is available from the DACx analog outputs. This control is paged by the MAINDAC_ PAGE bits in Register 0x008. Full-scale current = 15.625 mA + FSC_CTRL \u00d7 (25/256) (mA).",
                "access": "R/W"
            }
        }
    },
    "97": {
        "name": "CAL_DEBUG0",
        "bits": {
            "7": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "6": {
                "name": "CAL_CTRL2",
                "reset": 1,
                "description": "Calibration control. Set this bit to 1 for optimized calibration setting.",
                "access": "R/W"
            },
            "5": {
                "name": "CAL_CTRL3",
                "reset": 1,
                "description": "Calibration control. Set this bit to 1 for optimized calibration setting.",
                "access": "R/W"
            },
            "4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "3": {
                "name": "CAL_CTRL4",
                "reset": 0,
                "description": "Calibration control. Set this bit to 1 for optimized calibration setting.",
                "access": "R/W"
            },
            "2:0": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            }
        }
    },
    "129": {
        "name": "CLK_CTRL",
        "bits": {
            "7:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "1": {
                "name": "CAL_CLK_PD1",
                "reset": 0,
                "description": "After the calibration is complete for DAC1 (Register 0x052, Bit 0 = 1), set this bit high to power down the calibration clock.",
                "access": "R/W"
            },
            "0": {
                "name": "CAL_CLK_PD0",
                "reset": 0,
                "description": "After the calibration is complete for DAC0 (Register 0x052, Bit 0 = 1), set this bit high to power down the calibration clock.",
                "access": "R/W"
            }
        }
    },
    "131": {
        "name": "NVM_CTRL0",
        "bits": {
            "7": {
                "name": "NVM_CTRL0A",
                "reset": 0,
                "description": "NVM register control for the ring oscillator.",
                "access": "R/W"
            },
            "6:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1:0": {
                "name": "NVM_CTRL0B",
                "reset": 2,
                "description": "NVM register control for the ring oscillator. 00: Divide by 8. 01: Divide by 16. 10: Divide by 32.",
                "access": "R/W"
            }
        }
    },
    "132": {
        "name": "SYSREF_CTRL",
        "bits": {
            "7": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "6": {
                "name": "SYSREF_INPUTMODE",
                "reset": 0,
                "description": "Sets the input mode type for the SYSREF\u00b1 pins. 0: AC couple SYSREF\u00b1. 1: DC couple SYSREF\u00b1.",
                "access": "R/W"
            },
            "5:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "0": {
                "name": "SYSREF_PD",
                "reset": 0,
                "description": "Power down the SYSREF\u00b1 receiver and synchronization circuitry. If using Subclass 0, set this bit to 1 because the SYSREF\u00b1 pins are not used. 0: SYSREF\u00b1 receiver is powered on. 1: SYSREF\u00b1 receiver is powered down.",
                "access": "R/W"
            }
        }
    },
    "133": {
        "name": "NVM_CTRL1",
        "bits": {
            "7": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "6:4": {
                "name": "NVM_CTRL1A",
                "reset": 1,
                "description": "NVM control. Set this control to 1 at the start of the configuration sequence (as shown in the Start-Up Sequence section) and set to 0 at the end of the start-up routine when no longer programming the device.",
                "access": "R/W"
            },
            "3:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1": {
                "name": "NVM_CTRL1B",
                "reset": 1,
                "description": "NVM control. Set this control to 1 at the start of the configuration sequence (as shown in the Start-Up Sequence section) and set to 0 at the end of the start-up routine when no longer programming the device.",
                "access": "R/W"
            },
            "0": {
                "name": "NVM_CTRL1C",
                "reset": 1,
                "description": "NVM control. Set this control to 0 at the start of the configuration sequence (as shown in the Start-Up Sequence section) and set to 1 at the end of the start-up routine when no longer programming the device.",
                "access": "R/W"
            }
        }
    },
    "141": {
        "name": "ADC_CLK_CTRL0",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "CLKOUT_SWING",
                "reset": 0,
                "description": "Controls the swing level of the ADC clock driver. Swing can be negative (inverts clock). The calculation for Code 0 to Code 9 is as follows: ADC driver swing = 993 mV \u2212 CLKOUT_ SWING \u00d7 77 mV. The calculation for Code 10 to Code 19 is as follows: ADC driver swing = (20 \u2212 CLKOUT_SWING \u00d7 77 mV) \u2212 1 V.",
                "access": "R/W"
            }
        }
    },
    "143": {
        "name": "ADC_CLK_CTRL2",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "PD_CLKOUT_DRIVER",
                "reset": 0,
                "description": "Powers down the CLKOUT\u00b1 output driver.",
                "access": "R/W"
            }
        }
    },
    "144": {
        "name": "DAC_POWERDOWN",
        "bits": {
            "7:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1": {
                "name": "DAC_PD1",
                "reset": 1,
                "description": "Powers down DAC1. 0: Power up DAC1. 1: Power down DAC1.",
                "access": "R/W"
            },
            "0": {
                "name": "DAC_PD0",
                "reset": 1,
                "description": "Powers down DAC0. 0: Power up DAC0. 1: Power down DAC0.",
                "access": "R/W"
            }
        }
    },
    "145": {
        "name": "ACLK_CTRL",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "0": {
                "name": "ACLK_POWERDOWN",
                "reset": 1,
                "description": "Analog clock receiver power-down.",
                "access": "R/W"
            }
        }
    },
    "148": {
        "name": "PLL_CLK_DIV",
        "bits": {
            "7:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1": {
                "name": "PLL_VCO_DIV3_EN",
                "reset": 0,
                "description": "Enable PLL output clock divide by 3.",
                "access": "R/W"
            },
            "0": {
                "name": "PLL_VCO_DIV2_EN",
                "reset": 0,
                "description": "Enable PLL output clock divide by 2. 0: DAC clock = PLL VCO clock frequency. 1: DAC clock = PLL VCO clock frequency \u00f7 2.",
                "access": "R/W"
            }
        }
    },
    "149": {
        "name": "PLL_BYPASS",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "PLL_BYPASS",
                "reset": 0,
                "description": "Enable direct clocking (bypassing the PLL clock). 0: Use the internal PLL to generate the DAC clock. 1: Bypass the PLL and directly clock with the DAC clock frequency.",
                "access": "R/W"
            }
        }
    },
    "154": {
        "name": "NVM_CTRL",
        "bits": {
            "7": {
                "name": "PD_BGR",
                "reset": 0,
                "description": "Bias power-down. Set this bit to 1 to power down the internal bias.",
                "access": "R/W"
            },
            "6:0": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            }
        }
    },
    "192": {
        "name": "DELAY_LINE_PD",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5": {
                "name": "DLL_CTRL0B",
                "reset": 1,
                "description": "DLL control. Set this bit to 0 to power up the delay line during the device configuration sequence.",
                "access": "R/W"
            },
            "4": {
                "name": "DLL_CTRL0A",
                "reset": 1,
                "description": "DLL control. Set this bit to 0 to power up the delay line during the device configuration sequence.",
                "access": "R/W"
            },
            "3:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "DLL_PD",
                "reset": 1,
                "description": "Power down delay line. Set this bit to 0 to power up the delay line during the device configuration sequence. 0: Power up and enable the delay line. 1: Power down and bypass the delay line.",
                "access": "R/W"
            }
        }
    },
    "193": {
        "name": "DLL_CTRL0",
        "bits": {
            "7:6": {
                "name": "DLL_CTRL1C",
                "reset": 1,
                "description": "DAC control setting. Set this control to 1 for optimal performance.",
                "access": "R/W"
            },
            "5": {
                "name": "DLL_CTRL1B",
                "reset": 1,
                "description": "DLL control search mode. If the DAC frequency is <4.5 GHz, set this bit to 0; otherwise, set this bit to 1.",
                "access": "R/W"
            },
            "4:3": {
                "name": "DLL_CTRL1A",
                "reset": 2,
                "description": "DLL control search direction. Set this control to 1 for optimal performance.",
                "access": "R/W"
            },
            "2:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "DLL_ENABLE",
                "reset": 0,
                "description": "DLL controller enable. 0: Disable DLL. 1: Enable DLL.",
                "access": "R/W"
            }
        }
    },
    "195": {
        "name": "DLL_STATUS",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "DLL_LOCK",
                "reset": 0,
                "description": "DLL lock indicator. This control reads back 1 if the DLL locks.",
                "access": "R"
            }
        }
    },
    "199": {
        "name": "DLL_READ",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "DLL_READ_EN",
                "reset": 0,
                "description": "Enable DLL readback status. A transition of 0 to 1 updates the lock status bit readback in Register 0x0C3.",
                "access": "R/W"
            }
        }
    },
    "204": {
        "name": "DLL_FINE_DELAY0",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:0": {
                "name": "DLL_FINE_DELAY0",
                "reset": 0,
                "description": "DLL delay control.",
                "access": "R/W"
            }
        }
    },
    "205": {
        "name": "DLL_FINE_DELAY1",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:0": {
                "name": "DLL_FINE_DELAY1",
                "reset": 0,
                "description": "DLL delay control.",
                "access": "R/W"
            }
        }
    },
    "219": {
        "name": "DLL_UPDATE",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "DLL_DELAY_UPDATE",
                "reset": 0,
                "description": "DLL update control. A transition from 0 to 1 updates the DLL circuitry with the current register control settings.",
                "access": "R/W"
            }
        }
    },
    "255": {
        "name": "MOD_SWITCH_DEBUG",
        "bits": {
            "7:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1": {
                "name": "CMPLX_MOD_DIV2_DISABLE",
                "reset": 0,
                "description": "Disables the divide by 2 block in the mod- ulator switch path. Set to 1 to bypass the divide by 2 block. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            },
            "0": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            }
        }
    },
    "256": {
        "name": "DIG_RESET",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "DIG_DATAPATH_PD",
                "reset": 1,
                "description": "Holds all digital logic (SERDES digital, digital clock generation, and digital datapath) in reset until clock tree is stable. 0: Normal operating mode. 1: Holds the digital logic in reset. Must be released (set to 0) after clocks to the chip are stable (PLL and DLL blocks are locked) to use the digital datapath.",
                "access": "R/W"
            }
        }
    },
    "272": {
        "name": "JESD_MODE",
        "bits": {
            "7": {
                "name": "MODE_NOT_IN_TABLE",
                "reset": 0,
                "description": "Programmed JESD204B mode and interpola- tion mode combination is not valid. Select a different combination.",
                "access": "R"
            },
            "6": {
                "name": "COM_SYNC",
                "reset": 0,
                "description": "Combine the SYNCOUTx\u00b1 signals in dual link case.",
                "access": "R/W"
            },
            "5:0": {
                "name": "JESD_MODE",
                "reset": 32,
                "description": "Sets the JESD204B mode configuration. See Table 13 for the JESD204B supported operating modes and compatible interpola- tion rates. Bit 5 of this control determines single link (set to 0) or dual link (set to 1). Bits[4:0] set the desired JESD204B mode according to Table 13.",
                "access": "R/W"
            }
        }
    },
    "273": {
        "name": "INTRP_MODE",
        "bits": {
            "7:4": {
                "name": "DP_INTERP_MODE",
                "reset": 8,
                "description": "Sets main datapath interpolation rate. See Table 13 for the JESD204B supported operating modes and compatible JESD204B modes and channel interpolation rates. 0x1: 1\u00d7. 0x2: 2\u00d7. 0x4: 4\u00d7. 0x6: 6\u00d7. 0x8: 8\u00d7. 0xC: 12\u00d7.",
                "access": "R/W"
            },
            "3:0": {
                "name": "CH_INTERP_MODE",
                "reset": 4,
                "description": "Sets channel interpolation rate. See Table 13 for the JESD204B supported operating modes and compatible JESD204B modes and main datapath interpolation rates. 0x1: 1\u00d7. 0x2: 2\u00d7. 0x3: 3\u00d7. 0x4: 4\u00d7. 0x6: 6\u00d7. 0x8: 8\u00d7.",
                "access": "R/W"
            }
        }
    },
    "274": {
        "name": "DDSM_DATAPATH_CFG",
        "bits": {
            "7": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "6": {
                "name": "EN_CMPLX_MOD",
                "reset": null,
                "description": "Modulator switch mode selection. This control allows modifying Configuration 3 of the modulator switch to allow complex (I/Q) data from each NCO to pass to DACx. This function depends on the settings applied to Bits[5:4] in this register, Register 0x112. When this bit is set high, Bits[5:4] of this register are set to 0b11 (Modulator Switch Configuration 3). This control is paged by the MAINDAC_ PAGE bits in Register 0x008. 0: Switch configuration is as defined by Bits[5:4]. 1: With Bits[5:4] = 0b11 and the DAC1 main NCO enabled, DAC0 = I0_NCO + I1_NCO, DAC1 = Q0_NCO + Q1_NCO. With Bits[5:4] = 0b11 and the DAC1 main NCO disabled, DAC0 = I0_NCO, DAC1 = Q0_NCO."
            },
            "5:4": {
                "name": "DDSM_MODE",
                "reset": 0,
                "description": "Modulator switch mode selection. This control chooses the mode of operation for the main datapath NCO being configured. This control is paged by the MAINDAC_ PAGE bits in Register 0x008. 00: DAC0 = I0; DAC1 = I1. 01: DAC0 = I0 + I1; DAC1 = Q0 + Q1. 10: DAC0 = I0; DAC1 = Q0. 11: DAC0 = I0 + I1; DAC1 = 0.",
                "access": "R/W"
            },
            "3": {
                "name": "DDSM_NCO_EN",
                "reset": 0,
                "description": "Main datapath modulation enable. If the JESD204B mode chosen is a complex mode (main datapath interpolation >1\u00d7), this bit must be set to 1 for each main datapath being used. If no modulation is desired, set the FTW to be 0. This control is paged by the MAINDAC_PAGE bits in Register 0x008. 0: Disable main datapath NCO. 1: Enable main datapath NCO.",
                "access": "R/W"
            },
            "2": {
                "name": "DDSM_MODULUS_EN",
                "reset": 0,
                "description": "Enable main datapath modulus DDS. This control is paged by the MAINDAC_PAGE bits in Register 0x008. 0: Disable modulus DDS. 1: Enable modulus DDS.",
                "access": "R/W"
            },
            "1": {
                "name": "DDSM_SEL_SIDEBAND",
                "reset": 0,
                "description": "Selects upper or lower sideband from modulation result. This control is paged by the MAINDAC_PAGE bits in Register 0x008. 0: Use upper sideband. 1: Use lower sideband = spectral flip.",
                "access": "R/W"
            },
            "0": {
                "name": "EN_SYNC_ALL_CHNL_NCO_RESETS",
                "reset": 1,
                "description": "Selects the signal channel NCOS used for resets and FTW updates. This control is paged by the MAINDAC_PAGE bits in Register 0x008. 0: Channel NCOs reset or update their FTW based on channel NCO update requests. 1: Channel NCOs reset or update their FTW based on main datapath NCO update requests.",
                "access": "R/W"
            }
        }
    },
    "275": {
        "name": "DDSM_FTW_UPDATE",
        "bits": {
            "7": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "6:4": {
                "name": "DDSM_FTW_REQ_MODE",
                "reset": 0,
                "description": "Frequency tuning word automatic update mode. This control is paged by the MAINDAC_PAGE bits in Register 0x008. 000: No automatic requests are generated when the FTW registers are written. 001: Automatically generates a DDSM_FTW_ LOAD_REQ after DDSM_FTW Bits[7:0] are written. 010: Automatically generates a DDSM_FTW_ LOAD_REQ after DDSM_FTW Bits[15:8] are written. 011: Automatically generates a DDSM_FTW_ LOAD_REQ after DDSM_FTW Bits[23:16] are written. 100: Automatically generates a DDSM_FTW_ LOAD_REQ after DDSM_FTW Bits[31:24] are written. 101: Automatically generate a DDSM_FTW_ LOAD_REQ after DDSM_FTW Bits[39:32] is written. 110: Automatically generates a DDSM_FTW_ LOAD_REQ after DDSM_FTW Bits[47:40] are written.",
                "access": "R/W"
            },
            "3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2": {
                "name": "DDSM_FTW_LOAD_SYSREF",
                "reset": 0,
                "description": "Uses the next rising edge of SYSREF\u00b1 to trigger FTW load and reset. This bit also loads the calibration tone FTW, as well as the main NCO FTW on a rising edge detection. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            },
            "1": {
                "name": "DDSM_FTW_LOAD_ACK",
                "reset": 0,
                "description": "Frequency tuning word update acknow- ledge. This bit reads back 1 if the FTW and phase offset word is loaded properly. This control is paged by the MAINDAC_PAGE bits in Register 0x008. 0: FTW is not loaded. 1: FTW is loaded.",
                "access": "R"
            },
            "0": {
                "name": "DDSM_FTW_LOAD_REQ",
                "reset": 0,
                "description": "Frequency tuning word update request from the SPI. This bit also loads the calibra- tion tone FTW, as well as the main NCO FTW on a rising edge detection. This control is paged by the MAINDAC_PAGE bits in Register 0x008. 0: Clear DDSM_FTW_LOAD_ACK. 1: 0 to 1 transition loads the FTW.",
                "access": "R/W"
            }
        }
    },
    "276": {
        "name": "DDSM_FTW0",
        "bits": {
            "7:0": {
                "name": "DDSM_FTW[7:0]",
                "reset": 0,
                "description": "Sets the main datapath NCO FTW. If DDSM_MODULUS_EN is low, the main datapath NCO frequency = fDAC \u00d7 (DDSM_ FTW/248). If DDSM_MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ACC_DELTA/DDSM_ ACC_MODULUS)/248. DDSM_ACC_DELTA must be >0. DDSM_ACC_DELTA must be >DDSM_ACC_MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "277": {
        "name": "DDSM_FTW1",
        "bits": {
            "7:0": {
                "name": "DDSM_FTW[15:8]",
                "reset": 0,
                "description": "Sets the main datapath NCO FTW. If DDSM_MODULUS_EN is low, the main datapath NCO frequency = fDAC \u00d7 (DDSM_ FTW/248. If DDSM_MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ACC_DELTA/DDSM_ ACC_MODULUS)/ 248. DDSM_ACC_DELTA must be > 0. DDSM_ACC_DELTA must be > DDSM_ACC_MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "278": {
        "name": "DDSM_FTW2",
        "bits": {
            "7:0": {
                "name": "DDSM_FTW[23:16]",
                "reset": 0,
                "description": "Sets the main datapath NCO FTW. If DDSM_MODULUS_EN is low, the main datapath NCO frequency = fDAC \u00d7 (DDSM_ FTW/248. If DDSM_MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ACC_DELTA/DDSM_ ACC_MODULUS)/248. DDSM_ACC_DELTA must be > 0. DDSM_ACC_DELTA must be > DDSM_ACC_MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "279": {
        "name": "DDSM_FTW3",
        "bits": {
            "7:0": {
                "name": "DDSM_FTW[31:24]",
                "reset": 0,
                "description": "Sets the main datapath NCO FTW. If DDSM_MODULUS_EN is low, the main datapath NCO frequency = fDAC \u00d7 (DDSM_ FTW/248. If DDSM_MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ACC_DELTA/DDSM_ ACC_MODULUS)/248. DDSM_ACC_DELTA must be > 0. DDSM_ACC_DELTA must be > DDSM_ACC_MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "280": {
        "name": "DDSM_FTW4",
        "bits": {
            "7:0": {
                "name": "DDSM_FTW[39:32]",
                "reset": 0,
                "description": "Sets the main datapath NCO FTW. If DDSM_MODULUS_EN is low, the main datapath NCO frequency = fDAC \u00d7 (DDSM_ FTW/248. If DDSM_MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ACC_DELTA/DDSM_ ACC_MODULUS)/248. DDSM_ACC_DELTA must be > 0. DDSM_ACC_DELTA must be > DDSM_ACC_MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "281": {
        "name": "DDSM_FTW5",
        "bits": {
            "7:0": {
                "name": "DDSM_FTW[47:40]",
                "reset": 0,
                "description": "Sets the main datapath NCO FTW. If DDSM_MODULUS_EN is low, the main datapath NCO frequency = fDAC \u00d7 (DDSM_ FTW/248. If DDSM_MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ACC_DELTA/DDSM_ ACC_MODULUS)/248. DDSM_ACC_DELTA must be > 0. DDSM_ACC_DELTA must be > DDSM_ACC_MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "284": {
        "name": "DDSM_PHASE_OFFSET0",
        "bits": {
            "7:0": {
                "name": "DDSM_NCO_PHASE_OFFSET[7:0]",
                "reset": 0,
                "description": "Sets main datapath NCO phase offset. Code is in 16-bit, twos complement format. Degrees offset = 180 \u00d7 (code/215. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "285": {
        "name": "DDSM_PHASE_OFFSET1",
        "bits": {
            "7:0": {
                "name": "DDSM_NCO_PHASE_OFFSET[15:8]",
                "reset": 0,
                "description": "Sets main datapath NCO phase offset. Code is in 16-bit, twos complement format. Degrees offset = 180 \u00d7 (code/215). This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "292": {
        "name": "DDSM_ACC_MODULUS0",
        "bits": {
            "7:0": {
                "name": "DDSM_ACC_MODULUS[7:0]",
                "reset": 0,
                "description": "Sets DDSM_ACC_MODULUS. If DDSM_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ACC_DELTA/DDSM_ACC_ MODULUS)/248. DDSM_ACC_DELTA must be >0. DDSM_ACC_DELTA must be > DDSM_ ACC_MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "293": {
        "name": "DDSM_ACC_MODULUS1",
        "bits": {
            "7:0": {
                "name": "DDSM_ACC_MODULUS[15:8]",
                "reset": 0,
                "description": "Sets DDSM_ACC_MODULUS. If DDSM_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ACC_DELTA/DDSM_ACC_ MODULUS)/248. DDSM_ACC_DELTA must be >0. DDSM_ACC_DELTA must be >DDSM_ACC_MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "294": {
        "name": "DDSM_ACC_MODULUS2",
        "bits": {
            "7:0": {
                "name": "DDSM_ACC_MODULUS[23:16]",
                "reset": 0,
                "description": "Sets DDSM_ACC_MODULUS. If DDSM_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ACC_DELTA/DDSM_ACC_ MODULUS)/248. DDSM_ACC_DELTA must be >0. DDSM_ACC_DELTA must be > DDSM_ ACC_MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "295": {
        "name": "DDSM_ACC_MODULUS3",
        "bits": {
            "7:0": {
                "name": "DDSM_ACC_MODULUS[31:24]",
                "reset": 0,
                "description": "Sets DDSM_ACC_MODULUS. If DDSM_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ACC_DELTA/DDSM_ACC_ MODULUS)/248. DDSM_ACC_DELTA must be >0. DDSM_ACC_DELTA must be > DDSM_ ACC_MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "296": {
        "name": "DDSM_ACC_MODULUS4",
        "bits": {
            "7:0": {
                "name": "DDSM_ACC_MODULUS[39:32]",
                "reset": 0,
                "description": "Sets DDSM_ACC_MODULUS. If DDSM_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ACC_DELTA/DDSM_ACC_ MODULUS)/248. DDSM_ACC_DELTA must be >0. DDSM_ACC_DELTA must be > DDSM_ ACC_MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "297": {
        "name": "DDSM_ACC_MODULUS5",
        "bits": {
            "7:0": {
                "name": "DDSM_ACC_MODULUS[47:40]",
                "reset": 0,
                "description": "Sets DDSM_ACC_MODULUS. If DDSM_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ACC_DELTA/DDSM_ACC_ MODULUS)/248. DDSM_ACC_DELTA must be >0. DDSM_ACC_DELTA must be > DDSM_ ACC_MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "298": {
        "name": "DDSM_ACC_DELTA0",
        "bits": {
            "7:0": {
                "name": "DDSM_ACC_DELTA[7:0]",
                "reset": 0,
                "description": "Sets DDSM_ACC_DELTA. If DDSM_ MODULUS_EN is high, main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ ACC_DELTA/DDSM_ACC_MODULUS)/248. DDSM_ACC_DELTA must be > 0. DDSM_ ACC_DELTA must be > DDSM_ACC_ MODULUS. This control is paged by the",
                "access": "R/W"
            }
        }
    },
    "299": {
        "name": "DDSM_ACC_DELTA1",
        "bits": {
            "7:0": {
                "name": "DDSM_ACC_DELTA[15:8]",
                "reset": 0,
                "description": "Sets DDSM_ACC_DELTA. If DDSM_ MODULUS_EN is high, main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ ACC_DELTA/DDSM_ACC_MODULUS)/248. DDSM_ACC_DELTA must be > 0. DDSM_ ACC_DELTA must be > DDSM_ACC_ MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "300": {
        "name": "DDSM_ACC_DELTA2",
        "bits": {
            "7:0": {
                "name": "DDSM_ACC_DELTA[23:16]",
                "reset": 0,
                "description": "Sets DDSM_ACC_DELTA. If DDSM_ MODULUS_EN is high, main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ ACC_DELTA/DDSM_ACC_MODULUS)/248. DDSM_ACC_DELTA must be > 0. DDSM_ ACC_DELTA must be > DDSM_ACC_ MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "301": {
        "name": "DDSM_ACC_DELTA3",
        "bits": {
            "7:0": {
                "name": "DDSM_ACC_DELTA[31:24]",
                "reset": 0,
                "description": "Sets DDSM_ACC_DELTA. If DDSM_ MODULUS_EN is high, main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ ACC_DELTA/DDSM_ACC_MODULUS)/248. DDSM_ACC_DELTA must be > 0. DDSM_ ACC_DELTA must be > DDSM_ACC_ MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "302": {
        "name": "DDSM_ACC_DELTA4",
        "bits": {
            "7:0": {
                "name": "DDSM_ACC_DELTA[39:32]",
                "reset": 0,
                "description": "Sets DDSM_ACC_DELTA. If DDSM_ MODULUS_EN is high, main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ ACC_DELTA/DDSM_ACC_MODULUS)/248. DDSM_ACC_DELTA must be > 0. DDSM_ ACC_DELTA must be > DDSM_ACC_ MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "303": {
        "name": "DDSM_ACC_DELTA5",
        "bits": {
            "7:0": {
                "name": "DDSM_ACC_DELTA[47:40]",
                "reset": 0,
                "description": "Sets DDSM_ACC_DELTA. If DDSM_ MODULUS_EN is high, main datapath NCO frequency = fDAC \u00d7 (DDSM_FTW + DDSM_ ACC_DELTA/DDSM_ACC_MODULUS)/248. DDSM_ACC_DELTA must be > 0. DDSM_ ACC_DELTA must be > DDSM_ACC_ MODULUS. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "304": {
        "name": "DDSC_DATAPATH_CFG",
        "bits": {
            "7": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "6": {
                "name": "DDSC_NCO_EN",
                "reset": 0,
                "description": "Channel datapath modulation enable. If the JESD204B mode chosen is a complex mode (channel interpolation >1\u00d7), this bit must be set to 1 for each channel datapath being used. If no modulation is desired, set the FTW to 0. This control is paged by the CHANNEL_PAGE bits in Register 0x008. 0: Disable channel NCO. 1: Enable channel NCO.",
                "access": "R/W"
            },
            "5:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "2": {
                "name": "DDSC_MODULUS_EN",
                "reset": 0,
                "description": "Enable channel modulus DDS. This control is paged by the CHANNEL_PAGE bits in Register 0x008. 0: Disable modulus DDS. 1: Enable modulus DDS.",
                "access": "R/W"
            },
            "1": {
                "name": "DDSC_SEL_SIDEBAND",
                "reset": 0,
                "description": "Selects upper or lower sideband from modulation result. This control is paged by the CHANNEL_PAGE bits in Register 0x008. 0: Use upper sideband. 1: Use lower sideband = spectral flip.",
                "access": "R/W"
            },
            "0": {
                "name": "DDSC_EN_DC_INPUT",
                "reset": 0,
                "description": "Enable test tone generation by sending dc to input level to channel DDS. Set the amplitude in the DC_TEST_INPUT_ AMPLITUDE control (Register 0x148 and Register 0x149). This control is paged by the CHANNEL_PAGE bits in Register 0x008. 0: Disable test tone generation. 1: Enable test tone generation.",
                "access": "R/W"
            }
        }
    },
    "305": {
        "name": "DDSC_FTW_UPDATE",
        "bits": {
            "7:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2": {
                "name": "DDSC_FTW_LOAD_SYSREF",
                "reset": 0,
                "description": "Use next rising edge of SYSREF\u00b1 to trigger FTW load and reset. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            },
            "1": {
                "name": "DDSC_FTW_LOAD_ACK",
                "reset": 0,
                "description": "Frequency tuning word update acknow- ledge bit. This bit reads back 1 if the FTW and phase offset word is loaded properly. This control is paged by the CHANNEL_ PAGE bits in Register 0x008. 0: FTW is not loaded. 1: FTW is loaded.",
                "access": "R"
            },
            "0": {
                "name": "DDSC_FTW_LOAD_REQ",
                "reset": 0,
                "description": "Frequency tuning word update request from the SPI. This control is paged by the CHANNEL_PAGE bits in Register 0x008. 0: No FTW update. 1: 0 to 1 transition loads the FTW.",
                "access": "R/W"
            }
        }
    },
    "306": {
        "name": "DDSC_FTW0",
        "bits": {
            "7:0": {
                "name": "DDSC_FTW[7:0]",
                "reset": 0,
                "description": "Sets the channel datapath NCO FTW. If DDSC_MODULUS_EN is low, the main datapath NCO frequency = fDAC \u00d7 (DDSC_ FTW/248). If DDSC_MODULUS_EN is high, main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ ACC_MODULUS)/248. DDSC_ACC_DELTA must be > 0. DDSC_ACC_DELTA must be > DDSC_ACC_MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "307": {
        "name": "DDSC_FTW1",
        "bits": {
            "7:0": {
                "name": "DDSC_FTW[15:8]",
                "reset": 0,
                "description": "Sets the channel datapath NCO FTW. If DDSC_MODULUS_EN is low, the main datapath NCO frequency = fDAC \u00d7 (DDSC_ FTW/248). If DDSC_MODULUS_EN is high, main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ ACC_MODULUS)/248. DDSC_ACC_DELTA must be > 0. DDSC_ACC_DELTA must be > DDSC_ACC_MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "308": {
        "name": "DDSC_FTW2",
        "bits": {
            "7:0": {
                "name": "DDSC_FTW[23:16]",
                "reset": 0,
                "description": "Sets the channel datapath NCO FTW. If DDSC_MODULUS_EN is low, the main datapath NCO frequency = fDAC \u00d7 (DDSC_ FTW/248). If DDSC_MODULUS_EN is high, main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ ACC_MODULUS)/248. DDSC_ACC_DELTA must be > 0. DDSC_ACC_DELTA must be > DDSC_ACC_MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "309": {
        "name": "DDSC_FTW3",
        "bits": {
            "7:0": {
                "name": "DDSC_FTW[31:24]",
                "reset": 0,
                "description": "Sets the channel datapath NCO FTW. If DDSC_MODULUS_EN is low, the main datapath NCO frequency = fDAC \u00d7 (DDSC_ FTW/248). If DDSC_MODULUS_EN is high, main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ ACC_MODULUS)/248. DDSC_ACC_DELTA must be > 0. DDSC_ACC_DELTA must be > DDSC_ACC_MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "310": {
        "name": "DDSC_FTW4",
        "bits": {
            "7:0": {
                "name": "DDSC_FTW[39:32]",
                "reset": 0,
                "description": "Sets the channel datapath NCO FTW. If DDSC_MODULUS_EN is low, the main datapath NCO frequency = fDAC \u00d7 (DDSC_ FTW/248). If DDSC_MODULUS_EN is high, main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ ACC_MODULUS)/248. DDSC_ACC_DELTA must be > 0. DDSC_ACC_DELTA must be > DDSC_ACC_MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "311": {
        "name": "DDSC_FTW5",
        "bits": {
            "7:0": {
                "name": "DDSC_FTW[47:40]",
                "reset": 0,
                "description": "Sets the channel datapath NCO FTW. If DDSC_MODULUS_EN is low, the main datapath NCO frequency = fDAC \u00d7 (DDSC_ FTW/248). If DDSC_MODULUS_EN is high, main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ ACC_MODULUS)/248. DDSC_ACC_DELTA must be > 0. DDSC_ACC_DELTA must be > DDSC_ACC_MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "312": {
        "name": "DDSC_PHASE_OFFSET0",
        "bits": {
            "7:0": {
                "name": "DDSC_NCO_PHASE_OFFSET[7:0]",
                "reset": 0,
                "description": "Sets the channel NCO phase offset. Code is in 16-bit, twos complement format. Degrees offset = 180 \u00d7 (code/215). This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "313": {
        "name": "DDSC_PHASE_OFFSET1",
        "bits": {
            "7:0": {
                "name": "DDSC_NCO_PHASE_OFFSET[15:8]",
                "reset": 0,
                "description": "Sets the channel NCO phase offset. Code is in 16-bit, twos complement format. Degrees offset = 180 \u00d7 (code/215). This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "314": {
        "name": "DDSC_ACC_MODULUS0",
        "bits": {
            "7:0": {
                "name": "DDSC_ACC_MODULUS[7:0]",
                "reset": 0,
                "description": "Sets DDSC_ACC_MODULUS. If DDSC_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ACC_MODULUS)/ 248. DDSC_ACC_DELTA must be > 0. DDSC_ACC_DELTA must be > DDSC_ACC_ MODULUS. This control is paged by the",
                "access": "R/W"
            }
        }
    },
    "315": {
        "name": "DDSC_ACC_MODULUS1",
        "bits": {
            "7:0": {
                "name": "DDSC_ACC_MODULUS[15:8]",
                "reset": 0,
                "description": "Sets DDSC_ACC_MODULUS. If DDSC_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ACC_MODULUS)/ 248. DDSC_ACC_DELTA must be > 0. DDSC_ACC_DELTA must be > DDSC_ACC_ MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "316": {
        "name": "DDSC_ACC_MODULUS2",
        "bits": {
            "7:0": {
                "name": "DDSC_ACC_MODULUS[23:16]",
                "reset": 0,
                "description": "Sets DDSC_ACC_MODULUS. If DDSC_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ACC_MODULUS)/ 248. DDSC_ACC_DELTA must be > 0. DDSC_ ACC_DELTA must be > DDSC_ACC_ MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "317": {
        "name": "DDSC_ACC_MODULUS3",
        "bits": {
            "7:0": {
                "name": "DDSC_ACC_MODULUS[31:24]",
                "reset": 0,
                "description": "Sets DDSC_ACC_MODULUS. If DDSC_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ACC_MODULUS)/ 248. DDSC_ACC_DELTA must be > 0. DDSC_ACC_DELTA must be > DDSC_ACC_ MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "318": {
        "name": "DDSC_ACC_MODULUS4",
        "bits": {
            "7:0": {
                "name": "DDSC_ACC_MODULUS[39:32]",
                "reset": 0,
                "description": "Sets DDSC_ACC_MODULUS. If DDSC_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ACC_MODULUS)/ 248. DDSC_ACC_DELTA must be > 0. DDSC_ACC_DELTA must be > DDSC_ACC_ MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "319": {
        "name": "DDSC_ACC_MODULUS5",
        "bits": {
            "7:0": {
                "name": "DDSC_ACC_MODULUS[47:40]",
                "reset": 0,
                "description": "Sets DDSC_ACC_MODULUS. If DDSC_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ACC_MODULUS)/ 248. DDSC_ACC_DELTA must be > 0. DDSC_ACC_DELTA must be > DDSC_ACC_ MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "320": {
        "name": "DDSC_ACC_DELTA0",
        "bits": {
            "7:0": {
                "name": "DDSC_ACC_DELTA[7:0]",
                "reset": 0,
                "description": "Sets DDSC_ACC_DELTA. If DDSC_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ACC_MODULUS)/ 248. DDSC_ACC_DELTA must be > 0. DDSC_ ACC_DELTA must be > DDSC_ACC_ MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "321": {
        "name": "DDSC_ACC_DELTA1",
        "bits": {
            "7:0": {
                "name": "DDSC_ACC_DELTA[15:8]",
                "reset": 0,
                "description": "Sets DDSC_ACC_DELTA. If DDSC_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ACC_MODULUS)/ 248. DDSC_ACC_DELTA must be > 0. DDSC_ ACC_DELTA must be > DDSC_ACC_ MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "322": {
        "name": "DDSC_ACC_DELTA2",
        "bits": {
            "7:0": {
                "name": "DDSC_ACC_DELTA[23:16]",
                "reset": 0,
                "description": "Sets DDSC_ACC_DELTA. If DDSC_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ACC_MODULUS)/ 248. DDSC_ACC_DELTA must be > 0. DDSC_ ACC_DELTA must be > DDSC_ACC_ MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "323": {
        "name": "DDSC_ACC_DELTA3",
        "bits": {
            "7:0": {
                "name": "DDSC_ACC_DELTA[31:24]",
                "reset": 0,
                "description": "Sets DDSC_ACC_DELTA. If DDSC_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ACC_MODULUS)/ 248. DDSC_ACC_DELTA must be > 0. DDSC_ ACC_DELTA must be > DDSC_ACC_ MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "324": {
        "name": "DDSC_ACC_DELTA4",
        "bits": {
            "7:0": {
                "name": "DDSC_ACC_DELTA[39:32]",
                "reset": 0,
                "description": "Sets DDSC_ACC_DELTA. If DDSC_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ACC_MODULUS)/ 248. DDSC_ACC_DELTA must be > 0. DDSC_ ACC_DELTA must be > DDSC_ACC_ MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "325": {
        "name": "DDSC_ACC_DELTA5",
        "bits": {
            "7:0": {
                "name": "DDSC_ACC_DELTA[47:40]",
                "reset": 0,
                "description": "Sets DDSC_ACC_DELTA. If DDSC_ MODULUS_EN is high, the main datapath NCO frequency = fDAC \u00d7 (DDSC_FTW + DDSC_ACC_DELTA/DDSC_ACC_MODULUS)/ 248. DDSC_ACC_DELTA must be > 0. DDSC_ ACC_DELTA must be > DDSC_ACC_ MODULUS. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "326": {
        "name": "CHNL_GAIN0",
        "bits": {
            "7:0": {
                "name": "CHNL_GAIN[7:0]",
                "reset": 0,
                "description": "Sets the scalar channel gain value. This control is paged by the CHANNEL_PAGE bits in Register 0x008. Channel gain = CHNL_GAIN/211.",
                "access": "R/W"
            }
        }
    },
    "327": {
        "name": "CHNL_GAIN1",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3:0": {
                "name": "CHNL_GAIN[11:8]",
                "reset": 8,
                "description": "Sets the scalar channel gain value. This control is paged by the CHANNEL_PAGE bits in Register 0x008. Channel gain = CHNL_GAIN/211.",
                "access": "R/W"
            }
        }
    },
    "328": {
        "name": "DC_CAL_TONE0",
        "bits": {
            "7:0": {
                "name": "DC_TEST_INPUT_AMPLITUDE[7:0]",
                "reset": 0,
                "description": "DC test tone amplitude. This value sets the I path and Q paths amplitudes independently. Set these bits to 0x50FF for a full-scale tone and ensure DDSC_EN_DC_INPUT in Register 0x130 Bit 0 is set to 1. This control is paged by the CHANNEL_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "329": {
        "name": "DC_CAL_TONE1",
        "bits": {
            "7:0": {
                "name": "DC_TEST_INPUT_AMPLITUDE[15:8]",
                "reset": 0,
                "description": "DC test tone amplitude. This value sets the I path and Q paths amplitudes independently. Set to 0x50FF for a full-scale tone and ensure that DDSC_EN_DC_INPUT (Register 0x130, Bit 0) is set to 1. This control is paged by the CHANNEL_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "331": {
        "name": "PRBS",
        "bits": {
            "7": {
                "name": "PRBS_GOOD_Q",
                "reset": 0,
                "description": "DAC1 good data indicator. 1: Correct PRBS sequence detected. 0: Incorrect sequence detected. Sticky; reset to 1 by PRBS_RESET.",
                "access": "R"
            },
            "6": {
                "name": "PRBS_GOOD_I",
                "reset": 0,
                "description": "DAC0 good data indicator. 0: Incorrect sequence detected. Sticky; reset to 1 by PRBS_RESET. 1: Correct PRBS sequence detected.",
                "access": "R"
            },
            "5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4": {
                "name": "PRBS_INV_Q",
                "reset": 1,
                "description": "DAC1 data inversion. 0: Expect normal data. 1: Expect inverted data.",
                "access": "R/W"
            },
            "3": {
                "name": "PRBS_INV_I",
                "reset": 0,
                "description": "DAC0 data inversion. 0: Expect normal data. 1: Expect inverted data.",
                "access": "R/W"
            },
            "2": {
                "name": "PRBS_MODE",
                "reset": 0,
                "description": "Select which PRBS polynomial is used for the datapath PRBS test. 0: 7-bit: x7 + x6 + 1. 1: 15-bit: x15 + x14 + 1.",
                "access": "R/W"
            },
            "1": {
                "name": "PRBS_RESET",
                "reset": 0,
                "description": "Reset error counters. 0: Normal operation. 1: Reset counters.",
                "access": "R/W"
            },
            "0": {
                "name": "PRBS_EN",
                "reset": 0,
                "description": "Enable PRBS checker. 0: Disable. 1: Enable.",
                "access": "R/W"
            }
        }
    },
    "332": {
        "name": "PRBS_ERROR_I",
        "bits": {
            "7:0": {
                "name": "PRBS_COUNT_I",
                "reset": 0,
                "description": "DAC0 PRBS error count.",
                "access": "R"
            }
        }
    },
    "333": {
        "name": "PRBS_ERROR_Q",
        "bits": {
            "7:0": {
                "name": "PRBS_COUNT_Q",
                "reset": 0,
                "description": "DAC1 PRBS error count.",
                "access": "R"
            }
        }
    },
    "334": {
        "name": "PRBS_CHANSEL",
        "bits": {
            "7:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2:0": {
                "name": "PRBS_CHANSEL",
                "reset": 7,
                "description": "Selects the channel to which the PRBS_ GOOD_x and PRBS_COUNT_x bit field readbacks correspond. 0: Select Channel 0 for PRBS_COUNT_x and PRBS_GOOD_x (Channel 0, DAC0). 1: Select Channel 1 for PRBS_COUNT_x and PRBS_GOOD_x (Channel 1, DAC0). 2: Select Channel 2 for PRBS_COUNT_x and PRBS_GOOD_x (Channel 2, DAC0). 3: Select Channel 3 for PRBS_COUNT_x and PRBS_GOOD_x (Channel 0, DAC1). 4: Select Channel 4 for PRBS_COUNT_x and PRBS_GOOD_x (Channel 1, DAC1). 5: Select Channel 5 for PRBS_COUNT_x and PRBS_GOOD_x (Channel 2, DAC1). 6: OR all channels for PRBS_GOOD_x, sum all channels for PRBS_COUNT_x.",
                "access": "R/W"
            }
        }
    },
    "337": {
        "name": "DECODE_MODE",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4": {
                "name": "MSB_SHUFFLE_EN",
                "reset": 0,
                "description": "MSB shuffle control. Set =1 to enable shuffling the MSBs, or set = 0 to disable MSB shuffle and use the default (static) thermometer encoding instead.",
                "access": "R/W"
            },
            "3:0": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            }
        }
    },
    "478": {
        "name": "SPI_ENABLE",
        "bits": {
            "7:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1": {
                "name": "SPI_EN1",
                "reset": 1,
                "description": "Enable SPI control.",
                "access": "R/W"
            },
            "0": {
                "name": "SPI_EN0",
                "reset": 1,
                "description": "Enable SPI control.",
                "access": "R/W"
            }
        }
    },
    "482": {
        "name": "DDSM_CAL_FTW0",
        "bits": {
            "7:0": {
                "name": "DDSM_CAL_FTW[7:0]",
                "reset": 0,
                "description": "FTW of the calibration accumulator. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "483": {
        "name": "DDSM_CAL_FTW1",
        "bits": {
            "7:0": {
                "name": "DDSM_CAL_FTW[15:8]",
                "reset": 0,
                "description": "FTW of the calibration accumulator. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "484": {
        "name": "DDSM_CAL_FTW2",
        "bits": {
            "7:0": {
                "name": "DDSM_CAL_FTW[23:16]",
                "reset": 0,
                "description": "FTW of the calibration accumulator. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "485": {
        "name": "DDSM_CAL_FTW3",
        "bits": {
            "7:0": {
                "name": "DDSM_CAL_FTW[31:24]",
                "reset": 0,
                "description": "FTW of the calibration accumulator. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "486": {
        "name": "DDSM_CAL_MODE_DEF",
        "bits": {
            "7:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2": {
                "name": "DDSM_EN_CAL_ACC",
                "reset": 0,
                "description": "Enable clock calibration accumulator. This bit must be first set high, and then must load the calibration FTW into Register 0x1E2 to Register 0x1E5 to take effect. This control is paged by the MAINDAC_PAGE bits in Register 0x008. 0: Disabled (does not clock the calibration frequency accumulator). 1: Enables (turns on the clock to the calibration frequency accumulator).",
                "access": "R/W"
            },
            "1": {
                "name": "DDSM_EN_CAL_DC_INPUT",
                "reset": 0,
                "description": "Enable dc input to calibration DDS. This control is paged by the MAINDAC_PAGE bits in Register 0x008. 0: Mux in datapath signal to the input of the final DDS. 1: Mux in dc to the input of the final DDS.",
                "access": "R/W"
            },
            "0": {
                "name": "DDSM_EN_CAL_FREQ_TUNE",
                "reset": 0,
                "description": "Enable tuning of the signal to calibration frequency for DAC0 only. This control is paged by the MAINDAC_PAGE bits in Register 0x008. 0: Disable calibration frequency tuning. 1: Enable calibration frequency tuning.",
                "access": "R/W"
            }
        }
    },
    "487": {
        "name": "DATAPATH_NCO_SYNC_CFG",
        "bits": {
            "7:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1": {
                "name": "ALL_NCO_SYNC_ACK",
                "reset": 0,
                "description": "Acknowledge signal that all the active NCOs are loaded. This bit is the acknowledge indicator for both the START_NCO_SYNC bit (Bit 0 of this register) and the NCORST_ AFTER_ROT_EN bit (Register 0x03B, Bit 4) method of resetting the NCOs. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R"
            },
            "0": {
                "name": "START_NCO_SYNC",
                "reset": 0,
                "description": "Used to start the sync of the NCOs on a rising edge of the SPI bit or SYSREF\u00b1 signal, depending on which is chosen as the update trigger. Upon receiving a trigger, the FTWs are loaded first, and then a synchronization occurs. This control is paged by the MAINDAC_PAGE bits in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "512": {
        "name": "MASTER_PD",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "SERDES_MASTER_PD",
                "reset": 1,
                "description": "Powers down the entire JESD204B receiver analog (all eight channels and bias).",
                "access": "R/W"
            }
        }
    },
    "513": {
        "name": "PHY_PD",
        "bits": {
            "7:0": {
                "name": "PHY_PD",
                "reset": 238,
                "description": "SPI override to power down the individual PHYs. Bit 0 controls the SERDIN0\u00b1 PHY. Bit 1 controls the SERDIN1\u00b1 PHY. Bit 2 controls the SERDIN2\u00b1 PHY. Bit 3 controls the SERDIN3\u00b1 PHY. Bit 4 controls the SERDIN4\u00b1 PHY. Bit 5 controls the SERDIN5\u00b1 PHY. Bit 6 controls the SERDIN6\u00b1 PHY. Bit 7 controls the SERDIN7\u00b1 PHY.",
                "access": "R/W"
            }
        }
    },
    "515": {
        "name": "GENERIC_PD",
        "bits": {
            "7:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1": {
                "name": "PD_SYNCOUT0",
                "reset": 0,
                "description": "Powers down the SYNCOUT0\u00b1 driver. 0: Enables the SYNCOUT0\u00b1 output pins. 1: Powers down the SYNCOUT0\u00b1 output pins.",
                "access": "R/W"
            },
            "0": {
                "name": "PD_SYNCOUT1",
                "reset": 1,
                "description": "Powers down the SYNCOUT1\u00b1 driver. 0: Enables the SYNCOUT1\u00b1 output pins. 1: Powers down the SYNCOUT1\u00b1 output pins.",
                "access": "R/W"
            }
        }
    },
    "518": {
        "name": "CDR_RESET",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "CDR_PHY_RESET",
                "reset": 0,
                "description": "PHY reset control bit. Set this bit to 1 to take the PHYs out of reset during device operation.",
                "access": "R/W"
            }
        }
    },
    "528": {
        "name": "CBUS_ADDR",
        "bits": {
            "7:0": {
                "name": "SERDES_CBUS_ADDR",
                "reset": 0,
                "description": "SERDES configuration control register to set SERDES configuration address controls.",
                "access": "R/W"
            }
        }
    },
    "530": {
        "name": "CBUS_WRSTROBE_PHY",
        "bits": {
            "7:0": {
                "name": "SERDES_CBUS_WR0",
                "reset": 0,
                "description": "SERDES configuration control register to commit the SERDES configuration controls written.",
                "access": "R/W"
            }
        }
    },
    "531": {
        "name": "CBUS_WRSTROBE_OTHER",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "SERDES_CBUS_WR1",
                "reset": 0,
                "description": "SERDES configuration control register to commit the SERDES configuration controls written.",
                "access": "R/W"
            }
        }
    },
    "534": {
        "name": "CBUS_WDATA",
        "bits": {
            "7:0": {
                "name": "SERDES_CBUS_DATA",
                "reset": 0,
                "description": "SERDES configuration control register to set the SERDES configuration control data.",
                "access": "R/W"
            }
        }
    },
    "576": {
        "name": "EQ_BOOST_PHY_3_0",
        "bits": {
            "7:6": {
                "name": "EQ_BOOST_PHY3",
                "reset": 3,
                "description": "Equalizer setting for PHY 3 based on insertion loss of the system. 10: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            },
            "5:4": {
                "name": "EQ_BOOST_PHY2",
                "reset": 3,
                "description": "Equalizer setting for PHY 2 based on insertion loss of the system. 10: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            },
            "3:2": {
                "name": "EQ_BOOST_PHY1",
                "reset": 3,
                "description": "Equalizer setting for PHY 1 based on insertion loss of the system. 10: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            },
            "1:0": {
                "name": "EQ_BOOST_PHY0",
                "reset": 3,
                "description": "Equalizer setting for PHY 0 based on insertion loss of the system. 10: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            }
        }
    },
    "564": {
        "name": "CDR_BITINVERSE",
        "bits": {
            "7:0": {
                "name": "SEL_IF_PARDATAINV_DES_RC_CH",
                "reset": 102,
                "description": "Output data inversion bit controls. Set Bit x corresponding to PHY x to invert the bit polarity. 0: Not inverted. 1: Inverted.",
                "access": "R/W"
            }
        }
    },
    "577": {
        "name": "EQ_BOOST_PHY_7_4",
        "bits": {
            "7:6": {
                "name": "EQ_BOOST_PHY7",
                "reset": 3,
                "description": "Equalizer setting for PHY 7 based on insertion loss of the system. 10: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            },
            "5:4": {
                "name": "EQ_BOOST_PHY6",
                "reset": 3,
                "description": "Equalizer setting for PHY 6 based on insertion loss of the system. 10: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            },
            "3:2": {
                "name": "EQ_BOOST_PHY5",
                "reset": 3,
                "description": "Equalizer setting for PHY 5 based on insertion loss of the system. 10: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            },
            "1:0": {
                "name": "EQ_BOOST_PHY4",
                "reset": 3,
                "description": "Equalizer setting for PHY 4 based on insertion loss of the system. 10: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            }
        }
    },
    "578": {
        "name": "EQ_GAIN_PHY_3_0",
        "bits": {
            "7:6": {
                "name": "EQ_GAIN_PHY3",
                "reset": 3,
                "description": "Equalizer gain for PHY 3 based on insertion loss of the system. 01: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            },
            "5:4": {
                "name": "EQ_GAIN_PHY2",
                "reset": 3,
                "description": "Equalizer gain for PHY 2 based on insertion loss of the system. 01: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            },
            "3:2": {
                "name": "EQ_GAIN_PHY1",
                "reset": 3,
                "description": "Equalizer gain for PHY 1 based on insertion loss of the system. 01: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            },
            "1:0": {
                "name": "EQ_GAIN_PHY0",
                "reset": 3,
                "description": "Equalizer gain for PHY 0 based on insertion loss of the system. 01: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            }
        }
    },
    "579": {
        "name": "EQ_GAIN_PHY_7_4",
        "bits": {
            "7:6": {
                "name": "EQ_GAIN_PHY7",
                "reset": 3,
                "description": "Equalizer gain for PHY 7 based on insertion loss of the system. 01: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            },
            "5:4": {
                "name": "EQ_GAIN_PHY6",
                "reset": 3,
                "description": "Equalizer gain for PHY 6 based on insertion loss of the system. 01: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            },
            "3:2": {
                "name": "EQ_GAIN_PHY5",
                "reset": 3,
                "description": "Equalizer gain for PHY 5 based on insertion loss of the system. 01: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            },
            "1:0": {
                "name": "EQ_GAIN_PHY4",
                "reset": 3,
                "description": "Equalizer gain for PHY 4 based on insertion loss of the system. 01: Insertion loss \u2264 11 dB. 11: Insertion loss > 11 dB.",
                "access": "R/W"
            }
        }
    },
    "580": {
        "name": "EQ_FB_PHY_0",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "EQ_PHY_0",
                "reset": 25,
                "description": "SERDES equalizer setting for PHY0. Set this control to 0x1F for optimal performance.",
                "access": "R/W"
            }
        }
    },
    "581": {
        "name": "EQ_FB_PHY_1",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "EQ_PHY1",
                "reset": 25,
                "description": "SERDES equalizer setting for PHY1. Set this control to 0x1F for optimal performance.",
                "access": "R/W"
            }
        }
    },
    "582": {
        "name": "EQ_FB_PHY_2",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "EQ_PHY2",
                "reset": 25,
                "description": "SERDES equalizer setting for PHY2. Set this control to 0x1F for optimal performance.",
                "access": "R/W"
            }
        }
    },
    "583": {
        "name": "EQ_FB_PHY_3",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "EQ_PHY3",
                "reset": 25,
                "description": "SERDES equalizer setting for PHY3. Set this control to 0x1F for optimal performance.",
                "access": "R/W"
            }
        }
    },
    "584": {
        "name": "EQ_FB_PHY_4",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "EQ_PHY4",
                "reset": 25,
                "description": "SERDES equalizer setting for PHY4. Set this control to 0x1F for optimal performance.",
                "access": "R/W"
            }
        }
    },
    "585": {
        "name": "EQ_FB_PHY_5",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "EQ_PHY5",
                "reset": 25,
                "description": "SERDES equalizer setting for PHY5. Set this control to 0x1F for optimal performance.",
                "access": "R/W"
            }
        }
    },
    "586": {
        "name": "EQ_FB_PHY_6",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "EQ_PHY6",
                "reset": 25,
                "description": "SERDES equalizer setting for PHY6. Set this control to 0x1F for optimal performance.",
                "access": "R/W"
            }
        }
    },
    "587": {
        "name": "EQ_FB_PHY_7",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "EQ_PHY7",
                "reset": 25,
                "description": "SERDES equalizer setting for PHY7. Set this control to 0x1F for optimal performance.",
                "access": "R/W"
            }
        }
    },
    "592": {
        "name": "LBT_REG_CNTRL_0",
        "bits": {
            "7:0": {
                "name": "EN_LBT_DES_RC_CH",
                "reset": 0,
                "description": "Enable loopback test for desired physical lanes per PHY, with Bit x corresponding to PHY x.",
                "access": "R/W"
            }
        }
    },
    "593": {
        "name": "LBT_REG_CNTRL_1",
        "bits": {
            "7:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1": {
                "name": "EN_LBT_HALFRATE_DES_RC",
                "reset": 1,
                "description": "Enables half rate mode for the loopback test. If this bit is set to 1, the output data rate = 2\u00d7 the input clock frequency. If this bit is set to 0, the output data rate = the input clock frequency.",
                "access": "R/W"
            },
            "0": {
                "name": "INIT_LBT_SYNC_DES_RC",
                "reset": 0,
                "description": "Initiate the loopback test by toggling this bit from 0 to 1, then back to 0.",
                "access": "R/W"
            }
        }
    },
    "595": {
        "name": "SYNCOUT0_CTRL",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "0": {
                "name": "SEL_SYNCOUT0_MODE",
                "reset": 0,
                "description": "This control determines the output driver mode for the SYNCOUT0\u00b1 pin operation. Both SYNCOUT0\u00b1 and SYNCOUT1\u00b1 must be set to the same mode of operation. 0: SYNCOUT0\u00b1 is set to CMOS output. 1: SYNCOUT0\u00b1 is set to LVDS output.",
                "access": "R/W"
            }
        }
    },
    "596": {
        "name": "SYNCOUT1_CTRL",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "0": {
                "name": "SEL_SYNCOUT1_MODE",
                "reset": 0,
                "description": "This control determines the output driver mode for the SYNCOUT1\u00b1 pin operation. Both SYNCOUT0\u00b1 and SYNCOUT1\u00b1 must be set to the same mode of operation. 0: SYNCOUT1\u00b1 is set to CMOS output. 1: SYNCOUT1\u00b1 is set to LVDS output.",
                "access": "R/W"
            }
        }
    },
    "640": {
        "name": "PLL_ENABLE_CTRL",
        "bits": {
            "7:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2": {
                "name": "LOLSTICKYCLEAR_LCPLL_RC",
                "reset": 0,
                "description": "Clears out loss of lock bit.",
                "access": "R/W"
            },
            "1": {
                "name": "LDSYNTH_LCPLL_RC",
                "reset": 0,
                "description": "Pulse high to start VCO calibration (without restarting the regulator or remeasuring the temperature).",
                "access": "R/W"
            },
            "0": {
                "name": "SERDES_PLL_STARTUP",
                "reset": 1,
                "description": "SERDES circuitry blocks are powered off when this bit is set to 0. Set this bit to 1 at the end of the SERDES configuration writes. When this bit is set to 1, it powers up the SERDES PLL blocks and starts the LDO and calibration routine to lock the PLL auto- matically to the appropriate lane rate based on the JESD204B mode and interpolation options programmed in the device. The SERDES_PLL_LOCK bit (Register 0x281, Bit 0) reads 1 when the PLL achieves lock.",
                "access": "R/W"
            }
        }
    },
    "641": {
        "name": "PLL_STATUS",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "SERDES_PLL_LOCK",
                "reset": 0,
                "description": "PLL is locked when this bit is high.",
                "access": "R"
            }
        }
    },
    "768": {
        "name": "GENERAL_JRX_CTRL_0",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "LINK_MODE",
                "reset": 0,
                "description": "Reads back 0 when in single-link mode and 1 when in dual-link mode.",
                "access": "R/W"
            },
            "2": {
                "name": "LINK_PAGE",
                "reset": 0,
                "description": "Link paging. This bit selects which link register map is used. This paging affects Register 0x400 to Register 0x4BB. 0: Page QBD0 for Link 0. 1: Page QBD1 for Link 1.",
                "access": "R/W"
            },
            "1:0": {
                "name": "LINK_EN",
                "reset": 0,
                "description": "These bits bring up the JESD204B digital receiver when all link parameters are programmed and all clocks are ready. Bit 0 applies to Link 0, whereas Bit 1 applies to Link 1. Link 1 is only available in dual-link mode.",
                "access": "R/W"
            }
        }
    },
    "770": {
        "name": "DYN_LINK_LATENCY_0",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:0": {
                "name": "DYN_LINK_LATENCY_0",
                "reset": 0,
                "description": "Dynamic link latency, Link 0. Latency between the LMFC receiver for Link 0 and the last arriving LMFC boundary in units of PCLK cycles.",
                "access": "R"
            }
        }
    },
    "771": {
        "name": "DYN_LINK_LATENCY_1",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:0": {
                "name": "DYN_LINK_LATENCY_1",
                "reset": 0,
                "description": "Dynamic link latency, Link 1. Latency between the LMFC receiver for Link 1 and the last arriving LMFC boundary in units of PCLK cycles.",
                "access": "R"
            }
        }
    },
    "772": {
        "name": "LMFC_DELAY_0",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:0": {
                "name": "LMFC_DELAY_0",
                "reset": 0,
                "description": "LMFC delay, Link 0. Delay from the LMFC to the LMFC receiver for Link 0 in units of PCLK cycles.",
                "access": "R/W"
            }
        }
    },
    "773": {
        "name": "LMFC_DELAY_1",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:0": {
                "name": "LMFC_DELAY_1",
                "reset": 0,
                "description": "LMFC delay, Link 1. Delay from the LMFC to the LMFC receiver for Link 1 in units of PCLK cycles.",
                "access": "R/W"
            }
        }
    },
    "774": {
        "name": "LMFC_VAR_0",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:0": {
                "name": "LMFC_VAR_0",
                "reset": 63,
                "description": "Variable delay buffer, Link 0. These bits set when data is read from a buffer to be con- sistent across links and power cycles (in units of PCLK cycles). The maximum value is 0xC.",
                "access": "R/W"
            }
        }
    },
    "775": {
        "name": "LMFC_VAR_1",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:0": {
                "name": "LMFC_VAR_1",
                "reset": 63,
                "description": "Variable delay buffer, Link 1. These bits set when data is read from a buffer to be con- sistent across links and power cycles (in units of PCLK cycles). The maximum value is 0xC.",
                "access": "R/W"
            }
        }
    },
    "776": {
        "name": "XBAR_LN_0_1",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:3": {
                "name": "LOGICAL_LANE1_SRC",
                "reset": 1,
                "description": "Logical Lane 1 source. These bits select a physical lane to be mapped onto Logical Lane 1. 000: Data is from SERDIN0\u00b1. 001: Data is from SERDIN1\u00b1. 010: Data is from SERDIN2\u00b1. 011: Data is from SERDIN3\u00b1. 100: Data is from SERDIN4\u00b1. 101: Data is from SERDIN5\u00b1. 110: Data is from SERDIN6\u00b1. 111: Data is from SERDIN7\u00b1.",
                "access": "R/W"
            },
            "2:0": {
                "name": "LOGICAL_LANE0_SRC",
                "reset": 0,
                "description": "Logical Lane 0 source. These bits select a physical lane to be mapped onto Logical Lane 0. 000: Data is from SERDIN0\u00b1. 001: Data is from SERDIN1\u00b1. 010: Data is from SERDIN2\u00b1. 011: Data is from SERDIN3\u00b1. 100: Data is from SERDIN4\u00b1. 101: Data is from SERDIN5\u00b1. 110: Data is from SERDIN6\u00b1. 111: Data is from SERDIN7\u00b1.",
                "access": "R/W"
            }
        }
    },
    "777": {
        "name": "XBAR_LN_2_3",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:3": {
                "name": "LOGICAL_LANE3_SRC",
                "reset": 3,
                "description": "Logical Lane 3 source. These bits select a physical lane to be mapped onto Logical Lane 3. 000: Data is from SERDIN0\u00b1. 001: Data is from SERDIN1\u00b1. 010: Data is from SERDIN2\u00b1. 011: Data is from SERDIN3\u00b1. 100: Data is from SERDIN4\u00b1. 101: Data is from SERDIN5\u00b1. 110: Data is from SERDIN6\u00b1. 111: Data is from SERDIN7\u00b1.",
                "access": "R/W"
            },
            "2:0": {
                "name": "LOGICAL_LANE2_SRC",
                "reset": 2,
                "description": "Logical Lane 2 source. These bits select a physical lane to be mapped onto Logical Lane 2. 000: Data is from SERDIN0\u00b1. 001: Data is from SERDIN1\u00b1. 010: Data is from SERDIN2\u00b1. 011: Data is from SERDIN3\u00b1. 100: Data is from SERDIN4\u00b1. 101: Data is from SERDIN5\u00b1. 110: Data is from SERDIN6\u00b1. 111: Data is from SERDIN7\u00b1.",
                "access": "R/W"
            }
        }
    },
    "778": {
        "name": "XBAR_LN_4_5",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:3": {
                "name": "LOGICAL_LANE5_SRC",
                "reset": 5,
                "description": "Logical Lane 5 source. These bits select a physical lane to be mapped onto Logical Lane 5. 000: Data is from SERDIN0\u00b1. 001: Data is from SERDIN1\u00b1. 010: Data is from SERDIN2\u00b1. 011: Data is from SERDIN3\u00b1. 100: Data is from SERDIN4\u00b1. 101: Data is from SERDIN5\u00b1. 110: Data is from SERDIN6\u00b1. 111: Data is from SERDIN7\u00b1.",
                "access": "R/W"
            },
            "2:0": {
                "name": "LOGICAL_LANE4_SRC",
                "reset": 4,
                "description": "Logical Lane 4 source. These bits select a physical lane to be mapped onto Logical Lane 4. 000: Data is from SERDIN0\u00b1. 001: Data is from SERDIN1\u00b1. 010: Data is from SERDIN2\u00b1. 011: Data is from SERDIN3\u00b1. 100: Data is from SERDIN4\u00b1. 101: Data is from SERDIN5\u00b1. 110: Data is from SERDIN6\u00b1. 111: Data is from SERDIN7\u00b1.",
                "access": "R/W"
            }
        }
    },
    "779": {
        "name": "XBAR_LN_6_7",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:3": {
                "name": "LOGICAL_LANE7_SRC",
                "reset": 7,
                "description": "Logical Lane 7 source. These bits select a physical lane to be mapped onto Logical Lane 7. 000: Data is from SERDIN0\u00b1. 001: Data is from SERDIN1\u00b1. 010: Data is from SERDIN2\u00b1. 011: Data is from SERDIN3\u00b1. 100: Data is from SERDIN4\u00b1. 101: Data is from SERDIN5\u00b1. 110: Data is from SERDIN6\u00b1. 111: Data is from SERDIN7\u00b1.",
                "access": "R/W"
            },
            "2:0": {
                "name": "LOGICAL_LANE6_SRC",
                "reset": 6,
                "description": "Logical Lane 6 source. These bits select a physical lane to be mapped onto Logical Lane 6. 000: Data is from SERDIN0\u00b1. 001: Data is from SERDIN1\u00b1. 010: Data is from SERDIN2\u00b1. 011: Data is from SERDIN3\u00b1. 100: Data is from SERDIN4\u00b1. 101: Data is from SERDIN5\u00b1. 110: Data is from SERDIN6\u00b1. 111: Data is from SERDIN7\u00b1.",
                "access": "R/W"
            }
        }
    },
    "780": {
        "name": "FIFO_STATUS_REG_0",
        "bits": {
            "7:0": {
                "name": "LANE_FIFO_FULL",
                "reset": 0,
                "description": "Bit x corresponds to FIFO full flag for data from SERDINx\u00b1.",
                "access": "R"
            }
        }
    },
    "781": {
        "name": "FIFO_STATUS_REG_1",
        "bits": {
            "7:0": {
                "name": "LANE_FIFO_EMPTY",
                "reset": 0,
                "description": "Bit x corresponds to FIFO empty flag for data from SERDINx\u00b1.",
                "access": "R"
            }
        }
    },
    "785": {
        "name": "SYNCOUT_GEN_0",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "EOMF_MASK_1",
                "reset": 0,
                "description": "Mask end of multiframe (EOMF) from QBD1. Assert SYNCOUT1\u00b1 based on the loss of the multiframe synchronization. 0: Do not assert SYNCOUT1\u00b1 on loss of multiframe. 1: Assert SYNCOUT1\u00b1 on loss of multiframe.",
                "access": "R/W"
            },
            "2": {
                "name": "EOMF_MASK_0",
                "reset": 0,
                "description": "Mask EOMF from QBD0. Assert SYNCOUT0\u00b1 based on the loss of the multiframe synchronization. 0: Do not assert SYNCOUT0\u00b1 on loss of multiframe. 1: Assert SYNCOUT0\u00b1 on loss of multiframe.",
                "access": "R/W"
            },
            "1": {
                "name": "EOF_MASK_1",
                "reset": 0,
                "description": "Mask EOF from QBD1. Assert SYNCOUT1\u00b1 based on loss of frame synchronization. 0: Do not assert SYNCOUT1\u00b1 on loss of frame. 1: Assert SYNCOUT1\u00b1 on loss of frame.",
                "access": "R/W"
            },
            "0": {
                "name": "EOF_MASK_0",
                "reset": 0,
                "description": "Mask EOF from QBD0. Assert SYNCOUT0\u00b1 based on loss of frame synchronization. 0: Do not assert SYNCOUT0\u00b1 on loss of frame. 1: Assert SYNCOUT0\u00b1 on loss of frame.",
                "access": "R/W"
            }
        }
    },
    "786": {
        "name": "SYNCOUT_GEN_1",
        "bits": {
            "7:4": {
                "name": "SYNC_ERR_DUR",
                "reset": 0,
                "description": "Duration of SYNCOUTx\u00b1 low for the purposes of the synchronization error report. Duration = (0.5 + code) PCLK cycles. To most closely match the specified value, set these bits as close as possible to f/2 PCLK cycles. These bits are shared between SYNCOUT0\u00b1 and SYNCOUT1\u00b1.",
                "access": "R/W"
            },
            "3:0": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            }
        }
    },
    "789": {
        "name": "PHY_PRBS_TEST_EN",
        "bits": {
            "7:0": {
                "name": "PHY_TEST_EN",
                "reset": 0,
                "description": "Enable PHY BER by ungating the clocks. 0: PHY test disable. 1: PHY test enable.",
                "access": "R/W"
            }
        }
    },
    "790": {
        "name": "PHY_PRBS_TEST_CTRL",
        "bits": {
            "7": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "6:4": {
                "name": "PHY_SRC_ERR_CNT",
                "reset": 0,
                "description": "000: Report Lane 0 error count. 001: Report Lane 1 error count. 010: Report Lane 2 error count. 011: Report Lane 3 error count. 100: Report Lane 4 error count. 101: Report Lane 5 error count. 110: Report Lane 6 error count. 111: Report Lane 7 error count.",
                "access": "R/W"
            },
            "3:2": {
                "name": "PHY_PRBS_PAT_SEL",
                "reset": 0,
                "description": "Select PRBS pattern for PHY BER test. 00: PRBS7. 01: PRBS15. 10: PRBS31. 11: Not used.",
                "access": "R/W"
            },
            "1": {
                "name": "PHY_TEST_START",
                "reset": 0,
                "description": "Starts and stops the PHY PRBS test. 0: Test not started. 1: Test started.",
                "access": "R/W"
            },
            "0": {
                "name": "PHY_TEST_RESET",
                "reset": 0,
                "description": "Resets PHY PRBS test state machine and error counters. 0: Not reset. 1: Reset.",
                "access": "R/W"
            }
        }
    },
    "791": {
        "name": "PHY_PRBS_TEST_THRESHOLD_LOBITS",
        "bits": {
            "7:0": {
                "name": "PHY_PRBS_THRESHOLD_LOBITS",
                "reset": 0,
                "description": "Bits[7:0] of the 24-bit threshold value to set the error flag for the PHY PRBS test.",
                "access": "R/W"
            }
        }
    },
    "792": {
        "name": "PHY_PRBS_TEST_THRESHOLD_MIDBITS",
        "bits": {
            "7:0": {
                "name": "PHY_PRBS_THRESHOLD_MIDBITS",
                "reset": 0,
                "description": "Bits[15:8] of the 24-bit threshold value to set the error flag for the PHY PRBS test.",
                "access": "R/W"
            }
        }
    },
    "793": {
        "name": "PHY_PRBS_TEST_THRESHOLD_HIBITS",
        "bits": {
            "7:0": {
                "name": "PHY_PRBS_THRESHOLD_HIBITS",
                "reset": 0,
                "description": "Bits[23:16] of the 24-bit threshold value to set the error flag for the PHY PRBS test.",
                "access": "R/W"
            }
        }
    },
    "794": {
        "name": "PHY_PRBS_TEST_ERRCNT_LOBITS",
        "bits": {
            "7:0": {
                "name": "PHY_PRBS_ERR_CNT_LOBITS",
                "reset": 0,
                "description": "Bits[7:0] of the 24-bit reported PHY BER error count from the selected lane.",
                "access": "R"
            }
        }
    },
    "795": {
        "name": "PHY_PRBS_TEST_ERRCNT_MIDBITS",
        "bits": {
            "7:0": {
                "name": "PHY_PRBS_ERR_CNT_MIDBITS",
                "reset": 0,
                "description": "Bits[15:8] of the 24-bit reported PHY BER error count from the selected lane.",
                "access": "R"
            }
        }
    },
    "796": {
        "name": "PHY_PRBS_TEST_ERRCNT_HIBITS",
        "bits": {
            "7:0": {
                "name": "PHY_PRBS_ERR_CNT_HIBITS",
                "reset": 0,
                "description": "Bits[23:16] of the 24-bit reported PHY BER error count from the selected lane.",
                "access": "R"
            }
        }
    },
    "797": {
        "name": "PHY_PRBS_TEST_STATUS",
        "bits": {
            "7:0": {
                "name": "PHY_PRBS_PASS",
                "reset": 255,
                "description": "Reports PHY BER pass/fail for each lane. Bit x is high when Lane x passes.",
                "access": "R"
            }
        }
    },
    "798": {
        "name": "PHY_DATA_SNAPSHOT_CTRL",
        "bits": {
            "7:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1": {
                "name": "PHY_GRAB_MODE",
                "reset": 0,
                "description": "This bit determines whether to use the trigger to grab data. 0: Grab data when PHY_GRAB_DATA is set. 1: Grab data upon bit error.",
                "access": "R/W"
            },
            "0": {
                "name": "PHY_GRAB_DATA",
                "reset": 0,
                "description": "Transitioning this bit from 0 to 1 causes the logic to store current receive data from one lane.",
                "access": "R/W"
            }
        }
    },
    "799": {
        "name": "PHY_SNAPSHOT_DATA_BYTE0",
        "bits": {
            "7:0": {
                "name": "PHY_SNAPSHOT_DATA_BYTE0",
                "reset": 0,
                "description": "Current data received. Represents PHY_SNAPSHOT_DATA[7:0].",
                "access": "R"
            }
        }
    },
    "800": {
        "name": "PHY_SNAPSHOT_DATA_BYTE1",
        "bits": {
            "7:0": {
                "name": "PHY_SNAPSHOT_DATA_BYTE1",
                "reset": 0,
                "description": "Current data received. Represents PHY_SNAPSHOT_DATA[15:8].",
                "access": "R"
            }
        }
    },
    "801": {
        "name": "PHY_SNAPSHOT_DATA_BYTE2",
        "bits": {
            "7:0": {
                "name": "PHY_SNAPSHOT_DATA_BYTE2",
                "reset": 0,
                "description": "Current data received. Represents PHY_SNAPSHOT_DATA[23:16].",
                "access": "R"
            }
        }
    },
    "802": {
        "name": "PHY_SNAPSHOT_DATA_BYTE3",
        "bits": {
            "7:0": {
                "name": "PHY_SNAPSHOT_DATA_BYTE3",
                "reset": 0,
                "description": "Current data received. Represents PHY_SNAPSHOT_DATA[31:24].",
                "access": "R"
            }
        }
    },
    "803": {
        "name": "PHY_SNAPSHOT_DATA_BYTE4",
        "bits": {
            "7:0": {
                "name": "PHY_SNAPSHOT_DATA_BYTE4",
                "reset": 0,
                "description": "Current data received. Represents PHY_SNAPSHOT_DATA[39:32].",
                "access": "R"
            }
        }
    },
    "812": {
        "name": "SHORT_TPL_TEST_0",
        "bits": {
            "7:4": {
                "name": "SHORT_TPL_SP_SEL",
                "reset": 0,
                "description": "Short transport layer sample select. Selects which sample to check from a specific DAC. 0000: Sample 0. 0001: Sample 1. 0010: Sample 2. 0011: Sample 3. 0100: Sample 4. 0101: Sample 5. 0110: Sample 6. 0111: Sample 7. 1000: Sample 8. 1001: Sample 9. 1010: Sample 10. 1011: Sample 11. 1100: Sample 12. 1101: Sample 13. 1110: Sample 14. 1111: Sample 15.",
                "access": "R/W"
            },
            "3:2": {
                "name": "SHORT_TPL_CHAN_SEL",
                "reset": 0,
                "description": "Short transport layer test channel select. Selects which subchannel of the DACx channelizer to test. 00: Channel 0. 01: Channel 1. 10: Channel 2.",
                "access": "R/W"
            },
            "1": {
                "name": "SHORT_TPL_TEST_RESET",
                "reset": 0,
                "description": "Short transport layer test reset. Resets the result of short transport layer test. 0: Not reset. 1: Reset.",
                "access": "R/W"
            },
            "0": {
                "name": "SHORT_TPL_TEST_EN",
                "reset": 0,
                "description": "Short transport layer test enable. Enable short transport layer test. 0: Disable. 1: Enable.",
                "access": "R/W"
            }
        }
    },
    "813": {
        "name": "SHORT_TPL_TEST_1",
        "bits": {
            "7:0": {
                "name": "SHORT_TPL_REF_SP_LSB",
                "reset": 0,
                "description": "Short transport layer reference sample, LSB. This bit field is the lower eight bits of the expected DAC sample during the short transport layer test and is used to compare with the received sample at the JESD204B receiver output.",
                "access": "R/W"
            }
        }
    },
    "814": {
        "name": "SHORT_TPL_TEST_2",
        "bits": {
            "7:0": {
                "name": "SHORT_TPL_REF_SP_MSB",
                "reset": 0,
                "description": "Short transport layer test reference sample, MSB. This bit field is the upper eight bits of the expected DAC sample during the short transport layer test and is used to compare with the received sample at the JESD204B receiver output.",
                "access": "R/W"
            }
        }
    },
    "815": {
        "name": "SHORT_TPL_TEST_3",
        "bits": {
            "7": {
                "name": "SHORT_TPL_LINK_SEL",
                "reset": 0,
                "description": "For running STPL on dual-link JESD204B modes. Selects whether the STPL test is performed on samples that are addressed to the DAC0 channelizers/datapaths (Link 0), or the DAC1 channelizers/datapaths (Link 1). 0: Link 0 samples are tested. 1: Link 1 samples are tested.",
                "access": "R/W"
            },
            "6": {
                "name": "SHORT_TPL_IQ_SAMPLE_SEL",
                "reset": 0,
                "description": "Selects which data stream (path) to test for a complex subchannel of the channelizer, I or Q. For nonIQ JESD204B modes, select the I path. 0: Select to test the I data stream. 1: Select to test the Q data stream.",
                "access": "R/W"
            },
            "5:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "0": {
                "name": "SHORT_TPL_FAIL",
                "reset": 0,
                "description": "Short transport layer test fail. This bit shows if the selected DAC sample matches the expected sample for the short transport layer test. If they match, the test passes. Otherwise, the test fails. 0: Test pass. 1: Test fail.",
                "access": "R"
            }
        }
    },
    "820": {
        "name": "JESD_BIT_INVERSE_CTRL",
        "bits": {
            "7:0": {
                "name": "JESD_BIT_INVERSE",
                "reset": 0,
                "description": "Logical lane invert. Each bit of this control inverses the JESD204B deserialized data from one specific JESD204B receiver PHY. Set Bit x high to invert the JESD204B deserialized data on Logical Lane x.",
                "access": "R/W"
            }
        }
    },
    "1024": {
        "name": "DID_REG",
        "bits": {
            "7:0": {
                "name": "DID_RD",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1025": {
        "name": "BID_REG",
        "bits": {
            "7:0": {
                "name": "BID_RD",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1026": {
        "name": "LID0_REG",
        "bits": {
            "7": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "6": {
                "name": "ADJDIR_RD",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            },
            "5": {
                "name": "PHADJ_RD",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            },
            "4:0": {
                "name": "LL_LID0",
                "reset": 0,
                "description": "Received ILAS LID configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1027": {
        "name": "SCR_L_REG",
        "bits": {
            "7": {
                "name": "SCR_RD",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Scrambling is disabled. 1: Scrambling is enabled.",
                "access": "R"
            },
            "6:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "L_RD_1",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 00000: 1 lane per converter device. 00001: 2 lanes per converter device. 00010: 3 lanes per converter device. 00011: 4 lanes per converter device.",
                "access": "R"
            }
        }
    },
    "1028": {
        "name": "F_REG",
        "bits": {
            "7:0": {
                "name": "F_RD_1",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: 1 octet per frame. 1: 2 octets per frame. 10: 3 octets per frame. 11: 4 octets per frame.",
                "access": "R"
            }
        }
    },
    "1029": {
        "name": "K_REG",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "K_RD_1",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 00000: Default value. 11111: 32 frames per multiframe.",
                "access": "R"
            }
        }
    },
    "1030": {
        "name": "M_REG",
        "bits": {
            "7:0": {
                "name": "M_RD_1",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1031": {
        "name": "CS_N_REG",
        "bits": {
            "7:6": {
                "name": "CS_RD",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            },
            "5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "N_RD_1",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1032": {
        "name": "NP_REG",
        "bits": {
            "7:5": {
                "name": "SUBCLASSV_RD",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            },
            "4:0": {
                "name": "NP_RD_1",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1033": {
        "name": "S_REG",
        "bits": {
            "7:5": {
                "name": "JESDV_RD_1",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 000: JESD204A. 001: JESD204B.",
                "access": "R"
            },
            "4:0": {
                "name": "S_RD_1",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1034": {
        "name": "HD_CF_REG",
        "bits": {
            "7": {
                "name": "HD_RD",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Low density mode. 1: High density mode.",
                "access": "R"
            },
            "6:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "CF_RD",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1035": {
        "name": "RES1_REG",
        "bits": {
            "7:0": {
                "name": "RES1_RD",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1036": {
        "name": "RES2_REG",
        "bits": {
            "7:0": {
                "name": "RES2_RD",
                "reset": 0,
                "description": "Received ILAS configuration on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1037": {
        "name": "CHECKSUM0_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCHK0",
                "reset": 0,
                "description": "Received checksum during ILAS on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1038": {
        "name": "COMPSUM0_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCMP0",
                "reset": 0,
                "description": "Computed checksum on Lane 0. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1042": {
        "name": "LID1_REG",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "LL_LID1",
                "reset": 0,
                "description": "Received ILAS LID configuration on Lane 1. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1045": {
        "name": "CHECKSUM1_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCHK1",
                "reset": 0,
                "description": "Received checksum during ILAS on Lane 1. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1046": {
        "name": "COMPSUM1_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCMP1",
                "reset": 0,
                "description": "Computed checksum on Lane 1. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1050": {
        "name": "LID2_REG",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "LL_LID2",
                "reset": 0,
                "description": "Received ILAS LID configuration on Lane 2. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1053": {
        "name": "CHECKSUM2_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCHK2",
                "reset": 0,
                "description": "Received checksum during ILAS on Lane 2. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1054": {
        "name": "COMPSUM2_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCMP2",
                "reset": 0,
                "description": "Computed checksum on Lane 2. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1058": {
        "name": "LID3_REG",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "LL_LID3",
                "reset": 0,
                "description": "Received ILAS LID configuration on Lane 3. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1061": {
        "name": "CHECKSUM3_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCHK3",
                "reset": 0,
                "description": "Received checksum during ILAS on Lane 3. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1062": {
        "name": "COMPSUM3_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCMP3",
                "reset": 0,
                "description": "Computed checksum on Lane 3. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1066": {
        "name": "LID4_REG",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "LL_LID4",
                "reset": 0,
                "description": "Received ILAS LID configuration on Lane 4. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1069": {
        "name": "CHECKSUM4_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCHK4",
                "reset": 0,
                "description": "Received checksum during ILAS on Lane 4. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1070": {
        "name": "COMPSUM4_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCMP4",
                "reset": 0,
                "description": "Computed checksum on Lane 4. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1074": {
        "name": "LID5_REG",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "LL_LID5",
                "reset": 0,
                "description": "Received ILAS LID configuration on Lane 5. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1077": {
        "name": "CHECKSUM5_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCHK5",
                "reset": 0,
                "description": "Received checksum during ILAS on Lane 5. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1078": {
        "name": "COMPSUM5_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCMP5",
                "reset": 0,
                "description": "Computed checksum on Lane 5. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1082": {
        "name": "LID6_REG",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "LL_LID6",
                "reset": 0,
                "description": "Received ILAS LID configuration on Lane 6. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1085": {
        "name": "CHECKSUM6_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCHK6",
                "reset": 0,
                "description": "Received checksum during ILAS on Lane 6. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1086": {
        "name": "COMPSUM6_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCMP6",
                "reset": 0,
                "description": "Computed checksum on Lane 6. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1090": {
        "name": "LID7_REG",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "LL_LID7",
                "reset": 0,
                "description": "Received ILAS LID configuration on Lane 7. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1093": {
        "name": "CHECKSUM7_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCHK7",
                "reset": 0,
                "description": "Received checksum during ILAS on Lane 7. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1094": {
        "name": "COMPSUM7_REG",
        "bits": {
            "7:0": {
                "name": "LL_FCMP7",
                "reset": 0,
                "description": "Computed checksum on Lane 7. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1104": {
        "name": "ILS_DID",
        "bits": {
            "7:0": {
                "name": "DID",
                "reset": 0,
                "description": "Device (link) identification number. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            }
        }
    },
    "1105": {
        "name": "ILS_BID",
        "bits": {
            "7:0": {
                "name": "BID",
                "reset": 0,
                "description": "Bank ID, extension to DID. This control is paged by the LINK_PAGE control in Register 0x300. This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            }
        }
    },
    "1106": {
        "name": "ILS_LID0",
        "bits": {
            "7": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "6": {
                "name": "ADJDIR",
                "reset": 0,
                "description": "Direction to adjust the DAC LMFC. Link information is received on Link Lane 0 as specified in Section 8.3 of JESD204B. Only Link 0 is supported. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "5": {
                "name": "PHADJ",
                "reset": 0,
                "description": "Phase adjustment request to the DAC. Only Link 0 is supported. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "4:0": {
                "name": "LID0",
                "reset": 0,
                "description": "Lane identification number (within link). This control is paged by the LINK_PAGE control in Register 0x300. This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            }
        }
    },
    "1107": {
        "name": "ILS_SCR_L",
        "bits": {
            "7": {
                "name": "SCR",
                "reset": 1,
                "description": "Scramble enabled for the link. This control is paged by the LINK_PAGE control in Register 0x300. 0: Descrambling is disabled. 1: Descrambling is enabled.",
                "access": "R/W"
            },
            "6:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "L_1",
                "reset": 7,
                "description": "Number of lanes per converter (minus 1). This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            }
        }
    },
    "1108": {
        "name": "ILS_F",
        "bits": {
            "7:0": {
                "name": "F_1",
                "reset": 0,
                "description": "Number of octets per frame per lane (minus 1). This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            }
        }
    },
    "1109": {
        "name": "ILS_K",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "K_1",
                "reset": 31,
                "description": "Number of frames per multiframe (minus 1). This control is paged by the LINK_PAGE control in Register 0x300. 11111: 32 frames per multiframe.",
                "access": "R/W"
            }
        }
    },
    "1110": {
        "name": "ILS_M",
        "bits": {
            "7:0": {
                "name": "M_1",
                "reset": 1,
                "description": "Number of subchannels per link (minus 1). This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            }
        }
    },
    "1111": {
        "name": "ILS_CS_N",
        "bits": {
            "7:6": {
                "name": "CS",
                "reset": 0,
                "description": "Number of control bits per sample. Only Link 0 is supported. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            },
            "5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "N_1",
                "reset": 15,
                "description": "Converter resolution (minus 1). This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            }
        }
    },
    "1112": {
        "name": "ILS_NP",
        "bits": {
            "7:5": {
                "name": "SUBCLASSV",
                "reset": 0,
                "description": "Device subclass version. This control is paged by the LINK_PAGE control in Register 0x300. 000: Subclass 0. 001: Subclass 1.",
                "access": "R/W"
            },
            "4:0": {
                "name": "NP_1",
                "reset": 15,
                "description": "Total number of bits per sample (minus 1). This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            }
        }
    },
    "1113": {
        "name": "ILS_S",
        "bits": {
            "7:5": {
                "name": "JESDV",
                "reset": 0,
                "description": "JESD204 version. This control is paged by the LINK_PAGE control in Register 0x300. 000: JESD204A. 001: JESD204B.",
                "access": "R/W"
            },
            "4:0": {
                "name": "S_1",
                "reset": 1,
                "description": "Number of samples per converter per frame cycle (minus 1). This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            }
        }
    },
    "1114": {
        "name": "ILS_HD_CF",
        "bits": {
            "7": {
                "name": "HD",
                "reset": 1,
                "description": "High density format, always set to 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Low density mode. 1: High density mode.",
                "access": "R"
            },
            "6:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "CF",
                "reset": 0,
                "description": "Number of control bits per sample. Only Link 0 is supported. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            }
        }
    },
    "1115": {
        "name": "ILS_RES1",
        "bits": {
            "7:0": {
                "name": "RES1",
                "reset": 0,
                "description": "Reserved field 1. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            }
        }
    },
    "1116": {
        "name": "ILS_RES2",
        "bits": {
            "7:0": {
                "name": "RES2",
                "reset": 0,
                "description": "Reserved field 2. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            }
        }
    },
    "1117": {
        "name": "ILS_CHECKSUM",
        "bits": {
            "7:0": {
                "name": "FCHK0",
                "reset": 0,
                "description": "Calculated link configuration checksum. This control is paged by the LINK_PAGE control in Register 0x300. This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            }
        }
    },
    "1132": {
        "name": "LANE_DESKEW",
        "bits": {
            "7": {
                "name": "ILD7",
                "reset": 0,
                "description": "Interlane deskew status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "6": {
                "name": "ILD6",
                "reset": 0,
                "description": "Interlane deskew status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "5": {
                "name": "ILD5",
                "reset": 0,
                "description": "Interlane deskew status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "4": {
                "name": "ILD4",
                "reset": 0,
                "description": "Interlane deskew status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "3": {
                "name": "ILD3",
                "reset": 0,
                "description": "Interlane deskew status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "2": {
                "name": "ILD2",
                "reset": 0,
                "description": "Interlane deskew status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "1": {
                "name": "ILD1",
                "reset": 0,
                "description": "Interlane deskew status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "0": {
                "name": "ILD0",
                "reset": 0,
                "description": "Interlane deskew status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            }
        }
    },
    "1133": {
        "name": "BAD_DISPARITY",
        "bits": {
            "7": {
                "name": "BDE7",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < error threshold (ETH)[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "6": {
                "name": "BDE6",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "5": {
                "name": "BDE5",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "4": {
                "name": "BDE4",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "3": {
                "name": "BDE3",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "2": {
                "name": "BDE2",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "1": {
                "name": "BDE1",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "0": {
                "name": "BDE0",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            }
        }
    },
    "1134": {
        "name": "NOT_IN_TABLE",
        "bits": {
            "7": {
                "name": "NIT7",
                "reset": 0,
                "description": "Not in table errors status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "6": {
                "name": "NIT6",
                "reset": 0,
                "description": "Not in table errors status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "5": {
                "name": "NIT5",
                "reset": 0,
                "description": "Not in table errors status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "4": {
                "name": "NIT4",
                "reset": 0,
                "description": "Not in table errors status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "3": {
                "name": "NIT3",
                "reset": 0,
                "description": "Not in table errors status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "2": {
                "name": "NIT2",
                "reset": 0,
                "description": "Not in table errors status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "1": {
                "name": "NIT1",
                "reset": 0,
                "description": "Not in table errors status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "0": {
                "name": "NIT0",
                "reset": 0,
                "description": "Not in table errors status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            }
        }
    },
    "1135": {
        "name": "UNEXPECTED_KCHAR",
        "bits": {
            "7": {
                "name": "UEK7",
                "reset": 0,
                "description": "Unexpected K character errors status, Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "6": {
                "name": "UEK6",
                "reset": 0,
                "description": "Unexpected K character errors status, Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "5": {
                "name": "UEK5",
                "reset": 0,
                "description": "Unexpected K character errors status, Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "4": {
                "name": "UEK4",
                "reset": 0,
                "description": "Unexpected K character errors status, Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "3": {
                "name": "UEK3",
                "reset": 0,
                "description": "Unexpected K character errors status, Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "2": {
                "name": "UEK2",
                "reset": 0,
                "description": "Unexpected K character errors status, Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "1": {
                "name": "UEK1",
                "reset": 0,
                "description": "Unexpected K character errors status, Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "0": {
                "name": "UEK0",
                "reset": 0,
                "description": "Unexpected K character errors status, Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            }
        }
    },
    "1136": {
        "name": "CODE_GRP_SYNC",
        "bits": {
            "7": {
                "name": "CGS7",
                "reset": 0,
                "description": "Code group synchronization status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "6": {
                "name": "CGS6",
                "reset": 0,
                "description": "Code group synchronization status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "5": {
                "name": "CGS5",
                "reset": 0,
                "description": "Code group synchronization status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "4": {
                "name": "CGS4",
                "reset": 0,
                "description": "Code group synchronization status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "3": {
                "name": "CGS3",
                "reset": 0,
                "description": "Code group synchronization status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "2": {
                "name": "CGS2",
                "reset": 0,
                "description": "Code group synchronization status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "1": {
                "name": "CGS1",
                "reset": 0,
                "description": "Code group synchronization status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "0": {
                "name": "CGS0",
                "reset": 0,
                "description": "Code group synchronization status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            }
        }
    },
    "1137": {
        "name": "FRAME_SYNC",
        "bits": {
            "7": {
                "name": "FS7",
                "reset": 0,
                "description": "Frame synchronization status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "6": {
                "name": "FS6",
                "reset": 0,
                "description": "Frame synchronization status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "5": {
                "name": "FS5",
                "reset": 0,
                "description": "Frame synchronization status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "4": {
                "name": "FS4",
                "reset": 0,
                "description": "Frame synchronization status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "3": {
                "name": "FS3",
                "reset": 0,
                "description": "Frame synchronization status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "2": {
                "name": "FS2",
                "reset": 0,
                "description": "Frame synchronization status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "1": {
                "name": "FS1",
                "reset": 0,
                "description": "Frame synchronization status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "0": {
                "name": "FS0",
                "reset": 0,
                "description": "Frame synchronization status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            }
        }
    },
    "1138": {
        "name": "GOOD_CHECKSUM",
        "bits": {
            "7": {
                "name": "CKS7",
                "reset": 0,
                "description": "Computed checksum status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "6": {
                "name": "CKS6",
                "reset": 0,
                "description": "Computed checksum status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "5": {
                "name": "CKS5",
                "reset": 0,
                "description": "Computed checksum status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "4": {
                "name": "CKS4",
                "reset": 0,
                "description": "Computed checksum status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "3": {
                "name": "CKS3",
                "reset": 0,
                "description": "Computed checksum status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "2": {
                "name": "CKS2",
                "reset": 0,
                "description": "Computed checksum status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "1": {
                "name": "CKS1",
                "reset": 0,
                "description": "Computed checksum status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "0": {
                "name": "CKS0",
                "reset": 0,
                "description": "Computed checksum status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            }
        }
    },
    "1139": {
        "name": "INIT_LANE_SYNC",
        "bits": {
            "7": {
                "name": "ILS7",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "6": {
                "name": "ILS6",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "5": {
                "name": "ILS5",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "4": {
                "name": "ILS4",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "3": {
                "name": "ILS3",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "2": {
                "name": "ILS2",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "1": {
                "name": "ILS1",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "0": {
                "name": "ILS0",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            }
        }
    },
    "1141": {
        "name": "CTRLREG0",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "3": {
                "name": "SOFTRST",
                "reset": 0,
                "description": "QBD soft reset. Active high synchronous reset. Resets all hardware to power-on state. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "2": {
                "name": "FORCESYNCREQ",
                "reset": 0,
                "description": "Command from application to assert a synchronization request. Active high. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "REPL_FRM_ENA",
                "reset": 1,
                "description": "When this level input is set, it enables the replacement of frames received in error. This control is paged by the LINK_PAGE control in Register 0x300. This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal",
                "access": "R/W"
            }
        }
    },
    "1142": {
        "name": "CTRLREG1",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4": {
                "name": "QUAL_RDERR",
                "reset": 1,
                "description": "Error reporting behavior for concurrent not in table (NIT) and running disparity (RD) errors. This control is paged by the LINK_PAGE control in Register 0x300. Set this bit to 1. This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation. 0: NIT has no effect on RD error. 1: NIT error masks concurrent with RD error.",
                "access": "R/W"
            },
            "3:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "0": {
                "name": "FCHK_N",
                "reset": 0,
                "description": "Checksum calculation method. This control is paged by the LINK_PAGE control in Register 0x300. This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation. 0: Checksum is calculated by summing the individual fields in the link configuration table as defined in Section 8.3, Table 20 of the JESD204B standard. 1: Checksum is calculated by summing the registers containing the packed link configuration fields (sum of Register 0x450 to Register 0x45A, modulo 256).",
                "access": "R/W"
            }
        }
    },
    "1143": {
        "name": "CTRLREG2",
        "bits": {
            "7": {
                "name": "ILS_MODE",
                "reset": 0,
                "description": "Data link layer test mode is enabled when this bit is set to 1. CGS pattern is followed by a perpetual ILAS sequence. This control is paged by the LINK_PAGE control in Register 0x300. This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation. 0: Normal mode. 1: CGS pattern is followed by a perpetual ILAS sequence.",
                "access": "R/W"
            },
            "6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "5": {
                "name": "REPDATATEST",
                "reset": 0,
                "description": "Repetitive data test enable using the JTSPAT pattern. To enable the test, Bit 7 of this register must = 0. This control is paged by the LINK_PAGE control in Register 0x300. This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            },
            "4": {
                "name": "QUETESTERR",
                "reset": 0,
                "description": "Queue test error mode. This control is paged by the LINK_PAGE control in Register 0x300. This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation. 0: When this bit = 0, simultaneous errors on multiple lanes are reported as one error. 1: Selected when this bit = 1 and when REPDATATEST = 1. Detected errors from all lanes are trapped in a counter and sequentially signaled on SYNCOUTx\u00b1.",
                "access": "R/W"
            },
            "3": {
                "name": "AR_ECNTR",
                "reset": 0,
                "description": "Automatic reset of error counter. The error counter that causes assertion of SYNCOUTx\u00b1 is automatically reset to 0 when AR_ECNTR = 1. All other counters are unaffected. This control is paged by the LINK_PAGE control in Register 0x300. This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            },
            "2:0": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            }
        }
    },
    "1144": {
        "name": "KVAL",
        "bits": {
            "7:0": {
                "name": "KSYNC",
                "reset": 1,
                "description": "Number of 4 \u00d7 K multiframes during ILAS. This control is paged by the LINK_PAGE control in Register 0x300. This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            }
        }
    },
    "1148": {
        "name": "ERRORTHRES",
        "bits": {
            "7:0": {
                "name": "ETH",
                "reset": 255,
                "description": "Error counter threshold value. These bits set when a SYNCOUTx\u00b1 error or IRQx interrupt is sent due to BD, NIT, or UEK errors. This control is paged by the LINK_PAGE control in Register 0x300. This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            }
        }
    },
    "1149": {
        "name": "SYNC_ASSERT_MASK",
        "bits": {
            "7:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2:0": {
                "name": "SYNC_ASSERT_MASK",
                "reset": 7,
                "description": "SYNCOUTx\u00b1 assertion enable mask for BD, NIT, and UEK error conditions. This control is paged by the LINK_PAGE control in Register 0x300. Active high, SYNCOUTx\u00b1 assertion enable mask for BD, NIT, and UEK error conditions, respectively. When an error counter, in any lane, has reached the error threshold count, ETH[7:0], and the corresponding SYNC_ASSERT_MASK bit is set, SYNCOUTx\u00b1 is asserted. The mask bits are as follows (the bit sequence is reversed with respect to the other error count controls and the error counters): Bit 2 = bad disparity error (BDE). Bit 1 = not in table error (NIT). Bit 0 = unexpected K character error (UEK).",
                "access": "R/W"
            }
        }
    },
    "1152": {
        "name": "ECNT_CTRL0",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:3": {
                "name": "ECNT_ENA0",
                "reset": 7,
                "description": "Error counter enables for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 5 = unexpected K character error (UEK). Bit 4 = not in table error (NIT). Bit 3 = bad disparity error (BDE).",
                "access": "R/W"
            },
            "2:0": {
                "name": "ECNT_RST0",
                "reset": 7,
                "description": "Reset error counters for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 2 = bad disparity error (BDE). Bit 1 = not in table error (NIT). Bit 0 = unexpected K character error (UEK).",
                "access": "R/W"
            }
        }
    },
    "1153": {
        "name": "ECNT_CTRL1",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:3": {
                "name": "ECNT_ENA1",
                "reset": 7,
                "description": "Error counter enables for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 5 = unexpected K character error (UEK). Bit 4 = not in table error (NIT). Bit 3 = bad disparity error (BDE).",
                "access": "R/W"
            },
            "2:0": {
                "name": "ECNT_RST1",
                "reset": 7,
                "description": "Reset error counters for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R/W"
            }
        }
    },
    "1154": {
        "name": "ECNT_CTRL2",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:3": {
                "name": "ECNT_ENA2",
                "reset": 7,
                "description": "Error counter enables for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 5 = unexpected K character error (UEK). Bit 4 = not in table error (NIT). Bit 3 = bad disparity error (BDE).",
                "access": "R/W"
            },
            "2:0": {
                "name": "ECNT_RST2",
                "reset": 7,
                "description": "Reset error counters for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R/W"
            }
        }
    },
    "1155": {
        "name": "ECNT_CTRL3",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:3": {
                "name": "ECNT_ENA3",
                "reset": 7,
                "description": "Error counter enables for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 5 = unexpected K character error (UEK). Bit 4 = not in table error (NIT). Bit 3 = bad disparity error (BDE).",
                "access": "R/W"
            },
            "2:0": {
                "name": "ECNT_RST3",
                "reset": 7,
                "description": "Reset error counters for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R/W"
            }
        }
    },
    "1156": {
        "name": "ECNT_CTRL4",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:3": {
                "name": "ECNT_ENA4",
                "reset": 7,
                "description": "Error counter enables for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 5 = unexpected K character error (UEK). Bit 4 = not in table error (NIT). Bit 3 = bad disparity error (BDE).",
                "access": "R/W"
            },
            "2:0": {
                "name": "ECNT_RST4",
                "reset": 7,
                "description": "Reset error counters for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R/W"
            }
        }
    },
    "1157": {
        "name": "ECNT_CTRL5",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:3": {
                "name": "ECNT_ENA5",
                "reset": 7,
                "description": "Error counter enables for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 5 = unexpected K character error (UEK). Bit 4 = not in table error (NIT). Bit 3 = bad disparity error (BDE).",
                "access": "R/W"
            },
            "2:0": {
                "name": "ECNT_RST5",
                "reset": 7,
                "description": "Reset error counters for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R/W"
            }
        }
    },
    "1158": {
        "name": "ECNT_CTRL6",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:3": {
                "name": "ECNT_ENA6",
                "reset": 7,
                "description": "Error counter enables for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 5 = unexpected K character error (UEK). Bit 4 = not in table error (NIT). Bit 3 = bad disparity error (BDE).",
                "access": "R/W"
            },
            "2:0": {
                "name": "ECNT_RST6",
                "reset": 7,
                "description": "Reset error counters for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R/W"
            }
        }
    },
    "1159": {
        "name": "ECNT_CTRL7",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "5:3": {
                "name": "ECNT_ENA7",
                "reset": 7,
                "description": "Error counter enables for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 5 = unexpected K character error (UEK). Bit 4 = not in table error (NIT). Bit 3 = bad disparity error (BDE).",
                "access": "R/W"
            },
            "2:0": {
                "name": "ECNT_RST7",
                "reset": 7,
                "description": "Reset error counters for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R/W"
            }
        }
    },
    "1160": {
        "name": "ECNT_TCH0",
        "bits": {
            "7:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCH0",
                "reset": 7,
                "description": "Terminal count hold enable of error counters for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. When set, the designated counter is to hold the terminal count value of 0xFF when it is reached until the counter is reset by the user. Otherwise, the designated counter rolls over. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            }
        }
    },
    "1161": {
        "name": "ECNT_TCH1",
        "bits": {
            "7:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCH1",
                "reset": 7,
                "description": "Terminal count hold enable of error counters for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. When set, the designated counter is to hold the terminal count value of 0xFF when it is reached until the counter is reset by the user. Otherwise, the designated counter rolls over. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            }
        }
    },
    "1162": {
        "name": "ECNT_TCH2",
        "bits": {
            "7:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCH2",
                "reset": 7,
                "description": "Terminal count hold enable of error counters for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. When set, the designated counter is to hold the terminal count value of 0xFF when it is reached until the counter is reset by the user. Otherwise, the designated counter rolls over. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            }
        }
    },
    "1163": {
        "name": "ECNT_TCH3",
        "bits": {
            "7:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCH3",
                "reset": 7,
                "description": "Terminal count hold enable of error counters for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. When set, the designated counter is to hold the terminal count value of 0xFF when it is reached until the counter is reset by the user. Otherwise, the designated counter rolls over. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            }
        }
    },
    "1164": {
        "name": "ECNT_TCH4",
        "bits": {
            "7:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCH4",
                "reset": 7,
                "description": "Terminal count hold enable of error counters for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. When set, the designated counter is to hold the terminal count value of 0xFF when it is reached until the counter is reset by the user. Otherwise, the designated counter rolls over. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            }
        }
    },
    "1165": {
        "name": "ECNT_TCH5",
        "bits": {
            "7:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCH5",
                "reset": 7,
                "description": "Terminal count hold enable of error counters for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. When set, the designated counter is to hold the terminal count value of 0xFF when it is reached until the counter is reset by the user. Otherwise, the designated counter rolls over. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            }
        }
    },
    "1166": {
        "name": "ECNT_TCH6",
        "bits": {
            "7:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCH6",
                "reset": 7,
                "description": "Terminal count hold enable of error counters for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. When set, the designated counter is to hold the terminal count value of 0xFF when it is reached until the counter is reset by the user. Otherwise, the designated counter rolls over. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            }
        }
    },
    "1167": {
        "name": "ECNT_TCH7",
        "bits": {
            "7:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCH7",
                "reset": 7,
                "description": "Terminal count hold enable of error counters for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. When set, the designated counter is to hold the terminal count value of 0xFF when it is reached until the counter is reset by the user. Otherwise, the designated counter rolls over. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation.",
                "access": "R/W"
            }
        }
    },
    "1168": {
        "name": "ECNT_STAT0",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "LANE_ENA0",
                "reset": 0,
                "description": "This output indicates if Lane 0 is enabled. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCR0",
                "reset": 0,
                "description": "Terminal count reached indicator of error counters for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. Set these bits to 1 when the corresponding counter terminal count value of 0xFF is reached. If ECNT_TCHx is set, the terminal count value for the corresponding counter is held until the counter is reset by the user; otherwise, the counter rolls over and continues counting. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R"
            }
        }
    },
    "1169": {
        "name": "ECNT_STAT1",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "LANE_ENA1",
                "reset": 0,
                "description": "This output indicates if Lane 1 is enabled. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCR1",
                "reset": 0,
                "description": "Terminal count reached indicator of error counters for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. Set these bits to 1 when the corresponding counter terminal count value of 0xFF is reached. If ECNT_TCHx is set, the terminal count value for the corresponding counter is held until the counter is reset by the user; otherwise, the counter rolls over and continues counting. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R"
            }
        }
    },
    "1170": {
        "name": "ECNT_STAT2",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "LANE_ENA2",
                "reset": 0,
                "description": "This output indicates if Lane 2 is enabled. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCR2",
                "reset": 0,
                "description": "Terminal count reached indicator of error counters for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. Set these bits to 1 when the corresponding counter terminal count value of 0xFF is reached. If ECNT_TCHx is set, the terminal count value for the corresponding counter is held until the counter is reset by the user; otherwise, the counter rolls over and continues counting. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R"
            }
        }
    },
    "1171": {
        "name": "ECNT_STAT3",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "LANE_ENA3",
                "reset": 0,
                "description": "This output indicates if Lane 3 is enabled. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCR3",
                "reset": 0,
                "description": "Terminal count reached indicator of error counters for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. Set these bits to 1 when the corresponding counter terminal count value of 0xFF is reached. If ECNT_TCHx is set, the terminal count value for the corresponding counter is held until the counter is reset by the user; otherwise, the counter rolls over and continues counting. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R"
            }
        }
    },
    "1172": {
        "name": "ECNT_STAT4",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "LANE_ENA4",
                "reset": 0,
                "description": "This output indicates if Lane 4 is enabled. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCR4",
                "reset": 0,
                "description": "Terminal count reached indicator of error counters for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. Set these bits to 1 when the corresponding counter terminal count value of 0xFF is reached. If ECNT_TCHx is set, the terminal count value for the corresponding counter is held until the counter is reset by the user; otherwise, the counter rolls over and continues counting. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R"
            }
        }
    },
    "1173": {
        "name": "ECNT_STAT5",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "LANE_ENA5",
                "reset": 0,
                "description": "This output indicates if Lane 5 is enabled. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCR5",
                "reset": 0,
                "description": "Terminal count reached indicator of error counters for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. Set these bits to 1 when the corresponding counter terminal count value of 0xFF is reached. If ECNT_TCHx is set, the terminal count value for the corresponding counter is held until the counter is reset by the user; otherwise, the counter rolls over and continues counting. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R"
            }
        }
    },
    "1174": {
        "name": "ECNT_STAT6",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "LANE_ENA6",
                "reset": 0,
                "description": "This output indicates if Lane 6 is enabled. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCR6",
                "reset": 0,
                "description": "Terminal count reached indicator of error counters for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. Set these bits to 1 when the corresponding counter terminal count value of 0xFF is reached. If ECNT_TCHx is set, the terminal count value for the corresponding counter is held until the counter is reset by the user; otherwise, the counter rolls over and continues counting. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R"
            }
        }
    },
    "1175": {
        "name": "ECNT_STAT7",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "LANE_ENA7",
                "reset": 0,
                "description": "This output indicates if Lane 7 is enabled. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R"
            },
            "2:0": {
                "name": "ECNT_TCR7",
                "reset": 0,
                "description": "Terminal count reached indicator of error counters for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. Set these bits to 1 when the corresponding counter terminal count value of 0xFF is reached. If ECNT_TCHx is set, the terminal count value for the corresponding counter is held until the counter is reset by the user; otherwise, the counter rolls over and continues counting. Counters of each lane are addressed as follows: Bit 2 = unexpected K character error (UEK). Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE).",
                "access": "R"
            }
        }
    },
    "1200": {
        "name": "LINK_STATUS0",
        "bits": {
            "7": {
                "name": "BDE0",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "6": {
                "name": "NIT0",
                "reset": 0,
                "description": "Not in table errors status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "5": {
                "name": "UEK0",
                "reset": 0,
                "description": "Unexpected K character errors status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "4": {
                "name": "ILD0",
                "reset": 0,
                "description": "Interlane deskew status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "3": {
                "name": "ILS0",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "2": {
                "name": "CKS0",
                "reset": 0,
                "description": "Computed checksum status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "1": {
                "name": "FS0",
                "reset": 0,
                "description": "Frame synchronization status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "0": {
                "name": "CGS0",
                "reset": 0,
                "description": "Code group synchronization status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            }
        }
    },
    "1201": {
        "name": "LINK_STATUS1",
        "bits": {
            "7": {
                "name": "BDE1",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "6": {
                "name": "NIT1",
                "reset": 0,
                "description": "Not in table errors status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "5": {
                "name": "UEK1",
                "reset": 0,
                "description": "Unexpected K character errors status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "4": {
                "name": "ILD1",
                "reset": 0,
                "description": "Interlane deskew status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "3": {
                "name": "ILS1",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "2": {
                "name": "CKS1",
                "reset": 0,
                "description": "Computed checksum status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "1": {
                "name": "FS1",
                "reset": 0,
                "description": "Frame synchronization status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "0": {
                "name": "CGS1",
                "reset": 0,
                "description": "Code group synchronization status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            }
        }
    },
    "1202": {
        "name": "LINK_STATUS2",
        "bits": {
            "7": {
                "name": "BDE2",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "6": {
                "name": "NIT2",
                "reset": 0,
                "description": "Not in table errors status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "5": {
                "name": "UEK2",
                "reset": 0,
                "description": "Unexpected K character errors status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "4": {
                "name": "ILD2",
                "reset": 0,
                "description": "Interlane deskew status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "3": {
                "name": "ILS2",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "2": {
                "name": "CKS2",
                "reset": 0,
                "description": "Computed checksum status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "1": {
                "name": "FS2",
                "reset": 0,
                "description": "Frame synchronization status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "0": {
                "name": "CGS2",
                "reset": 0,
                "description": "Code group synchronization status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            }
        }
    },
    "1203": {
        "name": "LINK_STATUS3",
        "bits": {
            "7": {
                "name": "BDE3",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "6": {
                "name": "NIT3",
                "reset": 0,
                "description": "Not in table errors status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "5": {
                "name": "UEK3",
                "reset": 0,
                "description": "Unexpected K character errors status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "4": {
                "name": "ILD3",
                "reset": 0,
                "description": "Interlane deskew status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "3": {
                "name": "ILS3",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "2": {
                "name": "CKS3",
                "reset": 0,
                "description": "Computed checksum status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "1": {
                "name": "FS3",
                "reset": 0,
                "description": "Frame synchronization status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "0": {
                "name": "CGS3",
                "reset": 0,
                "description": "Code group synchronization status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            }
        }
    },
    "1204": {
        "name": "LINK_STATUS4",
        "bits": {
            "7": {
                "name": "BDE4",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "6": {
                "name": "NIT4",
                "reset": 0,
                "description": "Not in table errors status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "5": {
                "name": "UEK4",
                "reset": 0,
                "description": "Unexpected K character errors status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "4": {
                "name": "ILD4",
                "reset": 0,
                "description": "Interlane deskew status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "3": {
                "name": "ILS4",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "2": {
                "name": "CKS4",
                "reset": 0,
                "description": "Computed checksum status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "1": {
                "name": "FS4",
                "reset": 0,
                "description": "Frame synchronization status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "0": {
                "name": "CGS4",
                "reset": 0,
                "description": "Code group synchronization status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            }
        }
    },
    "1205": {
        "name": "LINK_STATUS5",
        "bits": {
            "7": {
                "name": "BDE5",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "6": {
                "name": "NIT5",
                "reset": 0,
                "description": "Not in table errors status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "5": {
                "name": "UEK5",
                "reset": 0,
                "description": "Unexpected K character errors status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "4": {
                "name": "ILD5",
                "reset": 0,
                "description": "Interlane deskew status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "3": {
                "name": "ILS5",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "2": {
                "name": "CKS5",
                "reset": 0,
                "description": "Computed checksum status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "1": {
                "name": "FS5",
                "reset": 0,
                "description": "Frame synchronization status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "0": {
                "name": "CGS5",
                "reset": 0,
                "description": "Code group synchronization status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            }
        }
    },
    "1206": {
        "name": "LINK_STATUS6",
        "bits": {
            "7": {
                "name": "BDE6",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "6": {
                "name": "NIT6",
                "reset": 0,
                "description": "Not in table errors status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "5": {
                "name": "UEK6",
                "reset": 0,
                "description": "Unexpected K character errors status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "4": {
                "name": "ILD6",
                "reset": 0,
                "description": "Interlane deskew status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "3": {
                "name": "ILS6",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "2": {
                "name": "CKS6",
                "reset": 0,
                "description": "Computed checksum status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "1": {
                "name": "FS6",
                "reset": 0,
                "description": "Frame synchronization status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "0": {
                "name": "CGS6",
                "reset": 0,
                "description": "Code group synchronization status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            }
        }
    },
    "1207": {
        "name": "LINK_STATUS7",
        "bits": {
            "7": {
                "name": "BDE7",
                "reset": 0,
                "description": "Bad disparity errors status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "6": {
                "name": "NIT7",
                "reset": 0,
                "description": "Not in table errors status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "5": {
                "name": "UEK7",
                "reset": 0,
                "description": "Unexpected K character errors status Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Error count < ETH[7:0] value. 1: Error count \u2265 ETH[7:0] value.",
                "access": "R"
            },
            "4": {
                "name": "ILD7",
                "reset": 0,
                "description": "Interlane deskew status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Deskew failed. 1: Deskew achieved.",
                "access": "R"
            },
            "3": {
                "name": "ILS7",
                "reset": 0,
                "description": "Initial lane synchronization status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "2": {
                "name": "CKS7",
                "reset": 0,
                "description": "Computed checksum status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Checksum is incorrect. 1: Checksum is correct.",
                "access": "R"
            },
            "1": {
                "name": "FS7",
                "reset": 0,
                "description": "Frame synchronization status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            },
            "0": {
                "name": "CGS7",
                "reset": 0,
                "description": "Code group synchronization status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0: Synchronization lost. 1: Synchronization achieved.",
                "access": "R"
            }
        }
    },
    "1208": {
        "name": "JESD_IRQ_ENABLEA",
        "bits": {
            "7": {
                "name": "EN_BDE",
                "reset": 0,
                "description": "Bad disparity error counter. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "6": {
                "name": "EN_NIT",
                "reset": 0,
                "description": "Not in table error counter. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "5": {
                "name": "EN_UEK",
                "reset": 0,
                "description": "Unexpected K error counter. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "4": {
                "name": "EN_ILD",
                "reset": 0,
                "description": "Interlane deskew. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "3": {
                "name": "EN_ILS",
                "reset": 0,
                "description": "Initial lane synchronization. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "2": {
                "name": "EN_CKS",
                "reset": 0,
                "description": "Good checksum. This bit compares two checksums: the checksum that the trans- mitter sent over the link during the ILAS and the checksum that the receiver calculated from the ILAS data that the transmitter sent over the link. The checksum IRQ only looks at data sent by the trans- mitter and not the checksum programmed into Register 0x45D. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "1": {
                "name": "EN_FS",
                "reset": 0,
                "description": "Frame synchronization. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "0": {
                "name": "EN_CGS",
                "reset": 0,
                "description": "Code group synchronization. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            }
        }
    },
    "1209": {
        "name": "JESD_IRQ_ENABLEB",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "EN_ILAS",
                "reset": 0,
                "description": "Configuration mismatch (checked for Lane 0 only). The ILAS IRQ compares the two sets of ILAS data obtained by the receiver. The first set of data is the ILAS data sent over the JESD204B link by the transmitter. The second set of data is the ILAS data programmed into the receiver via the SPI (Register 0x450 to Register 0x45D). If any of the data differs, the IRQ is triggered. All of the ILAS data, including the checksum, is compared. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            }
        }
    },
    "1210": {
        "name": "JESD_IRQ_STATUSA",
        "bits": {
            "7": {
                "name": "IRQ_BDE",
                "reset": 0,
                "description": "Bad disparity error counter. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "6": {
                "name": "IRQ_NIT",
                "reset": 0,
                "description": "Not in table error counter. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "5": {
                "name": "IRQ_UEK",
                "reset": 0,
                "description": "Unexpected K error counter. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "4": {
                "name": "IRQ_ILD",
                "reset": 0,
                "description": "Interlane deskew. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "3": {
                "name": "IRQ_ILS",
                "reset": 0,
                "description": "Initial lane synchronization. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "2": {
                "name": "IRQ_CKS",
                "reset": 0,
                "description": "Good checksum. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "1": {
                "name": "IRQ_FS",
                "reset": 0,
                "description": "Frame synchronization. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            },
            "0": {
                "name": "IRQ_CGS",
                "reset": 0,
                "description": "Code group synchronization. This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            }
        }
    },
    "1211": {
        "name": "JESD_IRQ_STATUSB",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "IRQ_ILAS",
                "reset": 0,
                "description": "Configuration mismatch (checked for Lane 0 only). This control is paged by the LINK_PAGE control in Register 0x300.",
                "access": "R/W"
            }
        }
    },
    "1212": {
        "name": "IRQ_OUTPUT_MUX_JESD",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "MUX_JESD_IRQ",
                "reset": 0,
                "description": "Selects which IRQ pin is connected to the JESD204B IRQx sources. 0: Route the IRQ trigger signal to the IRQ0 pin. 1: Route the IRQ trigger signal to the IRQ1 pin.",
                "access": "R/W"
            }
        }
    },
    "1408": {
        "name": "BE_SOFT_OFF_GAIN_CTRL",
        "bits": {
            "7": {
                "name": "BE_SOFT_OFF_GAIN_EN",
                "reset": 0,
                "description": "Must be 1 to use soft off/on. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            },
            "6:3": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "2:0": {
                "name": "BE_GAIN_RAMP_RATE",
                "reset": 0,
                "description": "Sets ramp rate. The gain ramps from 0 to 1 (or 1 to 0) in 32 steps over 2(CODE + 8) DAC clock periods. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "1409": {
        "name": "BE_SOFT_OFF_ENABLE",
        "bits": {
            "7": {
                "name": "ENA_SHORT_PAERR_SOFTOFF",
                "reset": 1,
                "description": "Enable short PA error soft off. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            },
            "6": {
                "name": "ENA_LONG_PAERR_SOFTOFF",
                "reset": 1,
                "description": "Enable long PA error soft off. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            },
            "5:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "ENA_JESD_ERR_SOFTOFF",
                "reset": 0,
                "description": "Enable JESD204B side error soft off. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            },
            "2": {
                "name": "ROTATE_SOFT_OFF_EN",
                "reset": 1,
                "description": "When set to 1, the synchronization logic rotation triggers the DAC output soft off. Register 0x03B, Bit 0 must also be high. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            },
            "1": {
                "name": "TXEN_SOFT_OFF_EN",
                "reset": 1,
                "description": "When set to 1, a TXENx falling edge triggers the DAC output soft off. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            },
            "0": {
                "name": "SPI_SOFT_OFF_EN",
                "reset": 0,
                "description": "Force a soft off when gain is 1. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "1410": {
        "name": "BE_SOFT_ON_ENABLE",
        "bits": {
            "7": {
                "name": "SPI_SOFT_ON_EN",
                "reset": 0,
                "description": "Force a soft on when gain is 0. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            },
            "6": {
                "name": "LONG_LEVEL_SOFTON_EN",
                "reset": 1,
                "description": "When set to 1, this bit enables the long level soft on. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            },
            "5:0": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            }
        }
    },
    "1411": {
        "name": "LONG_PA_THRES_LSB",
        "bits": {
            "7:0": {
                "name": "LONG_PA_THRESHOLD[7:0]",
                "reset": 0,
                "description": "Long average power threshold for comparison. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "1412": {
        "name": "LONG_PA_THRES_MSB",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "LONG_PA_THRESHOLD[12:8]",
                "reset": 0,
                "description": "Long average power threshold for comparison. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "1413": {
        "name": "LONG_PA_CONTROL",
        "bits": {
            "7": {
                "name": "LONG_PA_ENABLE",
                "reset": 0,
                "description": "Enable long average power calculation and error detection. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            },
            "6:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3:0": {
                "name": "LONG_PA_AVG_TIME",
                "reset": 0,
                "description": "Sets length of long PA averaging time. This control is paged by the MAINDAC_PAGE control in Register 0x008. Averaging time = 29 + LONG_PA_AVG_TIME (PA clock periods). A PA clock period is calculated by the following: If the main interpolation is >1\u00d7, PA clock period = 4 \u00d7 main interpolation \u00d7 DAC clock period. If channel interpolation is >1\u00d7, PA clock period = 8 \u00d7 main interpolation \u00d7 DAC clock period. Otherwise, PA clock period = 32 \u00d7 DAC clock period.",
                "access": "R/W"
            }
        }
    },
    "1414": {
        "name": "LONG_PA_POWER_LSB",
        "bits": {
            "7:0": {
                "name": "LONG_PA_POWER[7:0]",
                "reset": 0,
                "description": "Long average power readback. Power detected at data bus = I2 + Q2. The data bus calculation only uses the 6 MSBs of the I and Q data bus samples. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R"
            }
        }
    },
    "1415": {
        "name": "LONG_PA_POWER_MSB",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "LONG_PA_POWER[12:8]",
                "reset": 0,
                "description": "Long average power readback. Power detected at data bus = I2 + Q2. The data bus calculation only uses the 6 MSBs of the I and Q data bus samples. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R"
            }
        }
    },
    "1416": {
        "name": "SHORT_PA_THRES_LSB",
        "bits": {
            "7:0": {
                "name": "SHORT_PA_THRESHOLD[7:0]",
                "reset": 0,
                "description": "Short average power threshold for comparison. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "1417": {
        "name": "SHORT_PA_THRES_MSB",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "SHORT_PA_THRESHOLD[12:8]",
                "reset": 0,
                "description": "Short average power threshold for comparison. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "1418": {
        "name": "SHORT_PA_CONTROL",
        "bits": {
            "7": {
                "name": "SHORT_PA_ENABLE",
                "reset": 0,
                "description": "Enable short average power calculation and error detection. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            },
            "6:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1:0": {
                "name": "SHORT_PA_AVG_TIME",
                "reset": 0,
                "description": "Sets length of short PA averaging. This control is paged by the MAINDAC_PAGE control in Register 0x008. Averaging time = 2SHORT_PA_AVG_TIME (PA clock periods). A PA clock period is calculated by the following: If the main interpolation is >1\u00d7, PA clock period = 4 \u00d7 main interpolation \u00d7 DAC clock period. If channel interpolation is >1\u00d7, PA clock period = 8 \u00d7 main interpolation \u00d7 DAC clock period. Otherwise, PA clock period = 32 \u00d7 DAC clock period.",
                "access": "R/W"
            }
        }
    },
    "1419": {
        "name": "SHORT_PA_POWER_LSB",
        "bits": {
            "7:0": {
                "name": "SHORT_PA_POWER[7:0]",
                "reset": 0,
                "description": "Short average power readback. Power detected at data bus = I2 + Q2. The data bus calculation only uses the 6 MSBs of the I and Q data bus samples. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R"
            }
        }
    },
    "1420": {
        "name": "SHORT_PA_POWER_MSB",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "4:0": {
                "name": "SHORT_PA_POWER[12:8]",
                "reset": 0,
                "description": "Short average power readback. Power detected at data bus = I2 + Q2. The data bus calculation only uses the 6 MSBs of the I and Q data bus samples. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R"
            }
        }
    },
    "1421": {
        "name": "TXEN_SM_0",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 1,
                "description": "Reserved.",
                "access": "R/W"
            },
            "0": {
                "name": "ENA_TXENSM",
                "reset": 0,
                "description": "Enable TXEN state machine. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "1430": {
        "name": "BLANKING_CTRL",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "3": {
                "name": "SPI_TXEN",
                "reset": 0,
                "description": "If ENA_SPI_TXEN (Bit 2 of this register) = 1, the value of this register is the value of the TXENx status. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            },
            "2": {
                "name": "ENA_SPI_TXEN",
                "reset": 0,
                "description": "Enable TXENx control via the SPI by setting this bit to 1. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            },
            "1:0": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            }
        }
    },
    "1431": {
        "name": "JESD_PA_INT0",
        "bits": {
            "7:0": {
                "name": "JESD_PA_INT_CNTRL[7:0]",
                "reset": 0,
                "description": "Each bit enables a JESD204B PA interrupt. Bit 8 = CGS. Bit 7 = frame sync. Bit 6 = good check sum. Bit 5 = initial lane sync. Bit 4 = interlane deskew. Bit 3 = bad disparity error counter. Bit 2 = NIT error counter. Bit 1= UEK error counter. Bit 0 = lane FIFO overflow or underflow.",
                "access": "R/W"
            }
        }
    },
    "1432": {
        "name": "JESD_PA_INT1",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "JESD_PA_INT_CNTRL[8]",
                "reset": 0,
                "description": "Each bit enables a JESD204B PA interrupt. Bit 8 = CGS Bit 7 = frame sync. Bit 6 = good check sum. Bit 5 = initial lane sync. Bit 4 = interlane deskew. Bit 3 = bad disparity error counter. Bit 2 = NIT error counter. Bit 1= UEK error counter. Bit 0 = lane FIFO overflow or underflow.",
                "access": "R/W"
            }
        }
    },
    "1433": {
        "name": "TXEN_FLUSH_CTRL0",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "SPI_FLUSH_EN",
                "reset": 1,
                "description": "Enable datapath flush. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "1797": {
        "name": "NVM_LOADER_EN",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "NVM_BLR_EN",
                "reset": 0,
                "description": "Enable bootloader. This bit self clears when the boot loader completes or fails.",
                "access": "R/W"
            }
        }
    },
    "1936": {
        "name": "DACPLL_PDCTRL0",
        "bits": {
            "7": {
                "name": "PLL_PD5",
                "reset": 0,
                "description": "PLL power-down control. Write this bit to 1 if bypassing the PLL. If using the PLL, keep this value at default (0).",
                "access": "R/W"
            },
            "6:4": {
                "name": "PLL_PD4",
                "reset": 0,
                "description": "PLL power-down control. Write this bit to 1 if bypassing the PLL. If using the PLL, keep this value at default (0).",
                "access": "R/W"
            },
            "3": {
                "name": "PLL_PD3",
                "reset": 0,
                "description": "PLL power-down control. Write this bit to 1 if bypassing the PLL. If using the PLL, keep this value default (0).",
                "access": "R/W"
            },
            "2": {
                "name": "PLL_PD2",
                "reset": 0,
                "description": "PLL power-down control. Write this bit to 1 if bypassing the PLL. If using the PLL, keep this value at default (0).",
                "access": "R/W"
            },
            "1": {
                "name": "PLL_PD1",
                "reset": 1,
                "description": "PLL power-down control. Write this bit to 1 if bypassing the PLL. If using the PLL, write this bit to 0.",
                "access": "R/W"
            },
            "0": {
                "name": "PLL_PD0",
                "reset": 0,
                "description": "PLL power-down control. Write this bit to 1 if bypassing the PLL. If using the PLL, keep this value at default (0).",
                "access": "R/W"
            }
        }
    },
    "1937": {
        "name": "DACPLL_PDCTRL1",
        "bits": {
            "7:5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "4": {
                "name": "PLL_PD10",
                "reset": 0,
                "description": "PLL power-down control. Write this bit to 1 if bypassing the PLL. If using the PLL, keep this value at default (0).",
                "access": "R/W"
            },
            "3": {
                "name": "PLL_PD9",
                "reset": 0,
                "description": "PLL power-down control. Write this bit to 1 if bypassing the PLL. If using the PLL, keep this value at default (0).",
                "access": "R/W"
            },
            "2": {
                "name": "PLL_PD8",
                "reset": 0,
                "description": "PLL power-down control. Write this bit to 1 if bypassing the PLL. If using the PLL, keep this value at default (0).",
                "access": "R/W"
            },
            "1": {
                "name": "PLL_PD7",
                "reset": 0,
                "description": "PLL power-down control. Write this bit to 1 if bypassing the PLL. If using the PLL, keep this value at default (0).",
                "access": "R/W"
            },
            "0": {
                "name": "PLL_PD6",
                "reset": 0,
                "description": "PLL power-down control. Write this bit to 1 if bypassing the PLL. If using the PLL, keep this value at default (0).",
                "access": "R/W"
            }
        }
    },
    "1938": {
        "name": "DACPLL_CTRL0",
        "bits": {
            "7:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1": {
                "name": "D_CAL_RESET",
                "reset": 1,
                "description": "Resets VCO calibration.",
                "access": "R/W"
            },
            "0": {
                "name": "D_RESET_VCO_DIV",
                "reset": 0,
                "description": "Setting this high holds the VCO output divider in reset. This has the effect of turning off the input (and output) of the ADC clock driver.",
                "access": "R/W"
            }
        }
    },
    "1939": {
        "name": "DACPLL_CTRL1",
        "bits": {
            "7:2": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "1:0": {
                "name": "M_DIVIDER\u22121",
                "reset": 0,
                "description": "Programmable predivider value for PFD (in n \u2212 1 notation). M_DIVIDER = PLL reference clock/PFD frequency. For optimal spectral performance, choose an M divider setting that selects a high PFD frequency within the allowable PFD range. 0: Divide by 1. 1: Divide by 2. 10: Divide by 3. 11: Divide by 4.",
                "access": "R/W"
            }
        }
    },
    "1940": {
        "name": "DACPLL_CTRL2",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "5:0": {
                "name": "DACPLL_CP",
                "reset": 4,
                "description": "Charge pump current control. Charge pump current = 100 \u03bcA + code \u00d7 100 \u03bcA.",
                "access": "R/W"
            }
        }
    },
    "1941": {
        "name": "DACPLL_CTRL3",
        "bits": {
            "7:4": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "3:0": {
                "name": "D_CP_CALBITS",
                "reset": 8,
                "description": "DAC PLL optimization control.",
                "access": "R/W"
            }
        }
    },
    "1942": {
        "name": "DACPLL_CTRL4",
        "bits": {
            "7:4": {
                "name": "PLL_CTRL0",
                "reset": 13,
                "description": "DAC PLL optimization control.",
                "access": "R/W"
            },
            "3:0": {
                "name": "RESERVED",
                "reset": 2,
                "description": "Reserved.",
                "access": "R/W"
            }
        }
    },
    "1943": {
        "name": "DACPLL_CTRL5",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "5:0": {
                "name": "PLL_CTRL1",
                "reset": 32,
                "description": "DAC PLL optimization control.",
                "access": "R/W"
            }
        }
    },
    "1944": {
        "name": "DACPLL_CTRL6",
        "bits": {
            "7": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "6": {
                "name": "PLL_CTRL3",
                "reset": 0,
                "description": "DAC PLL optimization control.",
                "access": "R/W"
            },
            "5:0": {
                "name": "PLL_CTRL2",
                "reset": 28,
                "description": "DAC PLL optimization control.",
                "access": "R/W"
            }
        }
    },
    "1945": {
        "name": "DACPLL_CTRL7",
        "bits": {
            "7:6": {
                "name": "ADC_CLK_DIVIDER",
                "reset": 0,
                "description": "ADC clock output divider. 0: Divide by 1. 1: Divide by 2. 10: Divide by 3. 11: Divide by 4.",
                "access": "R/W"
            },
            "5:0": {
                "name": "N_DIVIDER",
                "reset": 8,
                "description": "Programmable divide by N value from 2 to 50. N_DIVIDER = (DAC frequency \u00d7 M_DIVIDER)/(8 \u00d7 reference clock frequency).",
                "access": "R/W"
            }
        }
    },
    "1952": {
        "name": "DACPLL_CTRL9",
        "bits": {
            "7:6": {
                "name": "RESERVED",
                "reset": 2,
                "description": "Reserved.",
                "access": "R/W"
            },
            "5": {
                "name": "D_EN_VAR_FINE_PRE",
                "reset": 0,
                "description": "DAC PLL control.",
                "access": "R/W"
            },
            "4:3": {
                "name": "RESERVED",
                "reset": 2,
                "description": "Reserved.",
                "access": "R/W"
            },
            "2": {
                "name": "D_EN_VAR_COARSE_PRE",
                "reset": 0,
                "description": "DAC PLL control.",
                "access": "R/W"
            },
            "1:0": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            }
        }
    },
    "1954": {
        "name": "DACPLL_CTRL10",
        "bits": {
            "7": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "6:5": {
                "name": "D_REGULATOR_CAL_WAIT",
                "reset": 1,
                "description": "DAC PLL optimization control.",
                "access": "R/W"
            },
            "4:3": {
                "name": "D_VCO_CAL_WAIT",
                "reset": 2,
                "description": "DAC PLL optimization control.",
                "access": "R/W"
            },
            "2:1": {
                "name": "D_VCO_CAL_CYCLES",
                "reset": 2,
                "description": "DAC PLL optimization control.",
                "access": "R/W"
            },
            "0": {
                "name": "RESERVED",
                "reset": 1,
                "description": "Reserved.",
                "access": "R/W"
            }
        }
    },
    "1973": {
        "name": "PLL_STATUS",
        "bits": {
            "7:1": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R"
            },
            "0": {
                "name": "PLL_LOCK",
                "reset": 0,
                "description": "DAC PLL lock status.",
                "access": "R"
            }
        }
    },
    "2048": {
        "name": "DDSM_HOPF_CTRL",
        "bits": {
            "7:6": {
                "name": "DDSM_HOPF_MODE",
                "reset": 0,
                "description": "Frequency switch mode. This control is paged by the MAINDAC_PAGE control in Register 0x008. 0: Phase continuous switch. Changes frequency tuning word, and the phase accumulator continues to accumulate to the new FTW. 1: Phase discontinuous switch. Changes the frequency tuning word and resets the phase accumulator. 10: Phase coherent switch. This mode starts all 32 NCO phase accumulators to begin counting simultaneously and all continue counting regardless of which individual NCO output is selected.",
                "access": "R/W"
            },
            "5": {
                "name": "RESERVED",
                "reset": 0,
                "description": "Reserved.",
                "access": "R/W"
            },
            "4:0": {
                "name": "DDSM_HOPF_SEL",
                "reset": 0,
                "description": "Hopping frequency selection control. Enter the number of the FTW (from FTW 0 to FTW31) to select the output of that NCO. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2054": {
        "name": "DDSM_HOPF_FTW1_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW1[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW1. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2055": {
        "name": "DDSM_HOPF_FTW1_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW1[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW1. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2056": {
        "name": "DDSM_HOPF_FTW1_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW1[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW1. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2057": {
        "name": "DDSM_HOPF_FTW1_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW1[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW1. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2058": {
        "name": "DDSM_HOPF_FTW2_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW2[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW2. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2059": {
        "name": "DDSM_HOPF_FTW2_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW2[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW2. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2060": {
        "name": "DDSM_HOPF_FTW2_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW2[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW2. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2061": {
        "name": "DDSM_HOPF_FTW2_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW2[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW2. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2062": {
        "name": "DDSM_HOPF_FTW3_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW3[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW3. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2063": {
        "name": "DDSM_HOPF_FTW3_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW3[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW3. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2064": {
        "name": "DDSM_HOPF_FTW3_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW3[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW3. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2065": {
        "name": "DDSM_HOPF_FTW3_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW3[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW3. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2066": {
        "name": "DDSM_HOPF_FTW4_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW4[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW4. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2067": {
        "name": "DDSM_HOPF_FTW4_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW4[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW4. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2068": {
        "name": "DDSM_HOPF_FTW4_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW4[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW4. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2069": {
        "name": "DDSM_HOPF_FTW4_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW4[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW4. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2070": {
        "name": "DDSM_HOPF_FTW5_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW5[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW5. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2071": {
        "name": "DDSM_HOPF_FTW5_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW5[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW5. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2072": {
        "name": "DDSM_HOPF_FTW5_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW5[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW5. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2073": {
        "name": "DDSM_HOPF_FTW5_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW5[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW5. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2074": {
        "name": "DDSM_HOPF_FTW6_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW6[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW6. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2075": {
        "name": "DDSM_HOPF_FTW6_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW6[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW6. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2076": {
        "name": "DDSM_HOPF_FTW6_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW6[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW6. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2077": {
        "name": "DDSM_HOPF_FTW6_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW6[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW6. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2078": {
        "name": "DDSM_HOPF_FTW7_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW7[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW7. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2079": {
        "name": "DDSM_HOPF_FTW7_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW7[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW7. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2080": {
        "name": "DDSM_HOPF_FTW7_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW7[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW7. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2081": {
        "name": "DDSM_HOPF_FTW7_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW7[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW7. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2082": {
        "name": "DDSM_HOPF_FTW8_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW8[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW8. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2083": {
        "name": "DDSM_HOPF_FTW8_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW8[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW8. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2084": {
        "name": "DDSM_HOPF_FTW8_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW8[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW8. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2085": {
        "name": "DDSM_HOPF_FTW8_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW8[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW8. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2086": {
        "name": "DDSM_HOPF_FTW9_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW9[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW9. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2087": {
        "name": "DDSM_HOPF_FTW9_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW9[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW9. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2088": {
        "name": "DDSM_HOPF_FTW9_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW9[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW9. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2089": {
        "name": "DDSM_HOPF_FTW9_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW9[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW9. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2090": {
        "name": "DDSM_HOPF_FTW10_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW10[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW10. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2091": {
        "name": "DDSM_HOPF_FTW10_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW10[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW10. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2092": {
        "name": "DDSM_HOPF_FTW10_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW10[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW10. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2093": {
        "name": "DDSM_HOPF_FTW10_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW10[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW10. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2094": {
        "name": "DDSM_HOPF_FTW11_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW11[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW11. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2095": {
        "name": "DDSM_HOPF_FTW11_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW11[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW11. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2096": {
        "name": "DDSM_HOPF_FTW11_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW11[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW11. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2097": {
        "name": "DDSM_HOPF_FTW11_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW11[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW11. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2098": {
        "name": "DDSM_HOPF_FTW12_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW12[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW12. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2099": {
        "name": "DDSM_HOPF_FTW12_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW12[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW12. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2100": {
        "name": "DDSM_HOPF_FTW12_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW12[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW12. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2101": {
        "name": "DDSM_HOPF_FTW12_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW12[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW12. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2102": {
        "name": "DDSM_HOPF_FTW13_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW13[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW13. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2103": {
        "name": "DDSM_HOPF_FTW13_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW13[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW13. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2104": {
        "name": "DDSM_HOPF_FTW13_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW13[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW13. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2105": {
        "name": "DDSM_HOPF_FTW13_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW13[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW13. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2106": {
        "name": "DDSM_HOPF_FTW14_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW14[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW14. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2107": {
        "name": "DDSM_HOPF_FTW14_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW14[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW14. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2108": {
        "name": "DDSM_HOPF_FTW14_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW14[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW14. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2109": {
        "name": "DDSM_HOPF_FTW14_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW14[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW14. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2110": {
        "name": "DDSM_HOPF_FTW15_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW15[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW15. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2111": {
        "name": "DDSM_HOPF_FTW15_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW15[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW15. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2112": {
        "name": "DDSM_HOPF_FTW15_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW15[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW15. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2113": {
        "name": "DDSM_HOPF_FTW15_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW15[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW15. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2114": {
        "name": "DDSM_HOPF_FTW16_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW16[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW16. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2115": {
        "name": "DDSM_HOPF_FTW16_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW16[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW16. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2116": {
        "name": "DDSM_HOPF_FTW16_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW16[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW16. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2117": {
        "name": "DDSM_HOPF_FTW16_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW16[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW16. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2118": {
        "name": "DDSM_HOPF_FTW17_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW17[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW17. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2119": {
        "name": "DDSM_HOPF_FTW17_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW17[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW17. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2120": {
        "name": "DDSM_HOPF_FTW17_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW17[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW17. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2121": {
        "name": "DDSM_HOPF_FTW17_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW17[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW17. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2122": {
        "name": "DDSM_HOPF_FTW18_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW18[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW18. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2123": {
        "name": "DDSM_HOPF_FTW18_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW18[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW18. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2124": {
        "name": "DDSM_HOPF_FTW18_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW18[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW18. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2125": {
        "name": "DDSM_HOPF_FTW18_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW18[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW18. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2126": {
        "name": "DDSM_HOPF_FTW19_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW19[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW19. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2127": {
        "name": "DDSM_HOPF_FTW19_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW19[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW19. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2128": {
        "name": "DDSM_HOPF_FTW19_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW19[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW19. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2129": {
        "name": "DDSM_HOPF_FTW19_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW19[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW19. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2130": {
        "name": "DDSM_HOPF_FTW20_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW20[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW20. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2131": {
        "name": "DDSM_HOPF_FTW20_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW20[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW20. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2132": {
        "name": "DDSM_HOPF_FTW20_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW20[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW20. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2133": {
        "name": "DDSM_HOPF_FTW20_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW20[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW20. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2134": {
        "name": "DDSM_HOPF_FTW21_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW21[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW21. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2135": {
        "name": "DDSM_HOPF_FTW21_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW21[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW21. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2136": {
        "name": "DDSM_HOPF_FTW21_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW21[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW21. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2137": {
        "name": "DDSM_HOPF_FTW21_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW21[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW21. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2138": {
        "name": "DDSM_HOPF_FTW22_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW22[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW22. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2139": {
        "name": "DDSM_HOPF_FTW22_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW22[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW22. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2140": {
        "name": "DDSM_HOPF_FTW22_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW22[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW22. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2141": {
        "name": "DDSM_HOPF_FTW22_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW22[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW22. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2142": {
        "name": "DDSM_HOPF_FTW23_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW23[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW23. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2143": {
        "name": "DDSM_HOPF_FTW23_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW23[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW23. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2144": {
        "name": "DDSM_HOPF_FTW23_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW23[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW23. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2145": {
        "name": "DDSM_HOPF_FTW23_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW23[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW23. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2146": {
        "name": "DDSM_HOPF_FTW24_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW24[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW24. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2147": {
        "name": "DDSM_HOPF_FTW24_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW24[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW24. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2148": {
        "name": "DDSM_HOPF_FTW24_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW24[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW24. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2149": {
        "name": "DDSM_HOPF_FTW24_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW24[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW24. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2150": {
        "name": "DDSM_HOPF_FTW25_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW25[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW25. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2151": {
        "name": "DDSM_HOPF_FTW25_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW25[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW25. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2152": {
        "name": "DDSM_HOPF_FTW25_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW25[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW25. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2153": {
        "name": "DDSM_HOPF_FTW25_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW25[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW25. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2154": {
        "name": "DDSM_HOPF_FTW26_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW26[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW26. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2155": {
        "name": "DDSM_HOPF_FTW26_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW26[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW26. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2156": {
        "name": "DDSM_HOPF_FTW26_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW26[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW26. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2157": {
        "name": "DDSM_HOPF_FTW26_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW26[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW26. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2158": {
        "name": "DDSM_HOPF_FTW27_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW27[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW27. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2159": {
        "name": "DDSM_HOPF_FTW27_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW27[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW27. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2160": {
        "name": "DDSM_HOPF_FTW27_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW27[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW27. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2161": {
        "name": "DDSM_HOPF_FTW27_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW27[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW27. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2162": {
        "name": "DDSM_HOPF_FTW28_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW28[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW28. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2163": {
        "name": "DDSM_HOPF_FTW28_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW28[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW28. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2164": {
        "name": "DDSM_HOPF_FTW28_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW28[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW28. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2165": {
        "name": "DDSM_HOPF_FTW28_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW28[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW28. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2166": {
        "name": "DDSM_HOPF_FTW29_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW29[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW29. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2167": {
        "name": "DDSM_HOPF_FTW29_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW29[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW29. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2168": {
        "name": "DDSM_HOPF_FTW29_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW29[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW29. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2169": {
        "name": "DDSM_HOPF_FTW29_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW29[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW29. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2170": {
        "name": "DDSM_HOPF_FTW30_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW30[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW30. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2171": {
        "name": "DDSM_HOPF_FTW30_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW30[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW30. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2172": {
        "name": "DDSM_HOPF_FTW30_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW30[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW30. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2173": {
        "name": "DDSM_HOPF_FTW30_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW30[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW30. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2174": {
        "name": "DDSM_HOPF_FTW31_0",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW31[7:0]",
                "reset": 0,
                "description": "Hopping frequency FTW31. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2175": {
        "name": "DDSM_HOPF_FTW31_1",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW31[15:8]",
                "reset": 0,
                "description": "Hopping frequency FTW31. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2176": {
        "name": "DDSM_HOPF_FTW31_2",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW31[23:16]",
                "reset": 0,
                "description": "Hopping frequency FTW31. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    },
    "2177": {
        "name": "DDSM_HOPF_FTW31_3",
        "bits": {
            "7:0": {
                "name": "DDSM_HOPF_FTW31[31:24]",
                "reset": 0,
                "description": "Hopping frequency FTW31. This control is paged by the MAINDAC_PAGE control in Register 0x008.",
                "access": "R/W"
            }
        }
    }
}