#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jul 22 11:13:45 2024
# Process ID: 31431
# Current directory: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1
# Command line: vivado -log FOC_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FOC_top.tcl
# Log file: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/FOC_top.vds
# Journal file: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/vivado.jou
# Running On: LAPTOP-PAWEL, OS: Linux, CPU Frequency: 3193.919 MHz, CPU Physical cores: 16, Host memory: 8015 MB
#-----------------------------------------------------------
source FOC_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'digilentinc.com:interface:tmds:1.0' found within IP repository '/home/pawel'.
File in use: /home/pawel/Xilinx/PYNQ/boards/ip/if/tmds_v1_0/tmds.xml
File ignored: /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/if/tmds_v1_0/tmds.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'digilentinc.com:interface:tmds_rtl:1.0' found within IP repository '/home/pawel'.
File in use: /home/pawel/Xilinx/PYNQ/boards/ip/if/tmds_v1_0/tmds_rtl.xml
File ignored: /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/if/tmds_v1_0/tmds_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawel'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:interface_switch:1.0'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/interface_switch_1.1' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/interface_switch_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:trace_generator_controller:1.0'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/trace_generator_controller_1.1' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/trace_generator_controller_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:axi_dynclk:1.0'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/axi_dynclk_v1_0' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/axi_dynclk_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:debouncer:1.1'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/debouncer_1.1' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/debouncer_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:interface_slice:1.0'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/interface_slice_1.0' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/interface_slice_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:dvi2rgb:1.7'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/dvi2rgb_v1_7' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/dvi2rgb_v1_7
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:audio_direct:1.1'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/audio_direct_1.1' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/audio_direct_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.2'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/rgb2dvi_v1_2' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/rgb2dvi_v1_2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:boolean_generator:1.1'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/boolean_generator_1.1' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/boolean_generator_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:pattern_controller:1.0'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/pattern_controller_1.1' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/pattern_controller_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:io_switch:1.1'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/io_switch_1.1' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/io_switch_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mux_vector:1.0'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/mux_vector_1.0' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/mux_vector_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:audio_codec_ctrl:1.0'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/audio_codec_ctrl_v1.0' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/audio_codec_ctrl_v1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:color_swap:1.1'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/color_swap_1.1' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/color_swap_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:address_remap:1.0'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/address_remap_1.0' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/address_remap_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:fsm_io_switch:1.1'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/fsm_io_switch_1.1' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/fsm_io_switch_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:gclk_generator:1.0'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/gclk_generator_1.0' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/gclk_generator_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:wire_distributor:1.0'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/wire_distributor_1.0' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/wire_distributor_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:fsm_controller:1.0'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/fsm_controller_1.1' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/fsm_controller_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:dff_en_reset_vector:1.0'. The one found in IP location '/home/pawel/Xilinx/PYNQ/boards/ip/dff_en_reset_vector_1.0' will take precedence over the same IP in location /home/pawel/Xilinx/PYNQ/sdbuild/build/PYNQ/boards/ip/dff_en_reset_vector_1.0
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:ps_pl_irq:1.0'. The one found in location '/home/pawel/Xilinx/petalinux/tools/xsct/data/versal/psxl/hiw/local_ip/psxl_v1_0/interfaces/ps_pl_irq/ps_pl_irq.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2022.1/data/ip/xilinx/pspmc_v1_2/interfaces/ps_pl_irq/ps_pl_irq.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:acelite:1.0'. The one found in location '/home/pawel/Xilinx/petalinux/tools/xsct/data/versal/psxl/hiw/local_ip/psxl_v1_0/interfaces/acelite.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2022.1/data/ip/xilinx/pspmc_v1_2/interfaces/acelite.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:sem_emio:1.0'. The one found in location '/home/pawel/Xilinx/petalinux/tools/xsct/data/versal/psxl/hiw/local_ip/psxl_v1_0/interfaces/sem_emio_v1_0/sem_emio.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2022.1/data/ip/xilinx/pspmc_v1_2/interfaces/sem_emio_v1_0/sem_emio.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:adma:1.0'. The one found in location '/home/pawel/Xilinx/petalinux/tools/xsct/data/versal/psxl/hiw/local_ip/psxl_v1_0/interfaces/adma.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2022.1/data/ip/xilinx/pspmc_v1_2/interfaces/adma.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:smmu:1.0'. The one found in location '/home/pawel/Xilinx/petalinux/tools/xsct/data/versal/psxl/hiw/local_ip/psxl_v1_0/interfaces/smmu.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2022.1/data/ip/xilinx/pspmc_v1_2/interfaces/smmu.xml'
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 2720.809 ; gain = 0.000 ; free physical = 1366 ; free virtual = 18402
Command: synth_design -top FOC_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31581
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2720.812 ; gain = 0.000 ; free physical = 361 ; free virtual = 17087
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'reading2' is neither a static name nor a globally static expression [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyPID.vhd:63]
WARNING: [Synth 8-9112] actual for formal port 'reading2' is neither a static name nor a globally static expression [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyPID.vhd:82]
INFO: [Synth 8-638] synthesizing module 'FOC_top' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:55]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FOC_AXI4Lite_Slave' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4Lite_Slave.vhd:7' bound to instance 'main_AXI4' of component 'FOC_AXI4Lite_Slave' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:211]
INFO: [Synth 8-638] synthesizing module 'FOC_AXI4Lite_Slave' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4Lite_Slave.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4Lite_Slave.vhd:235]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4Lite_Slave.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'FOC_AXI4Lite_Slave' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4Lite_Slave.vhd:91]
	Parameter addr bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FOC_regXADC' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_regXADC.vhd:36' bound to instance 'main_regXADC' of component 'FOC_regXADC' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:244]
INFO: [Synth 8-638] synthesizing module 'FOC_regXADC' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_regXADC.vhd:48]
	Parameter addr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FOC_regXADC' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_regXADC.vhd:48]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter valuesInputAmount bound to: 22 - type: integer 
	Parameter valuesOutputAmount bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'FOC_AXI4RegistersHandler' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:10' bound to instance 'main_AXI4RegistersHandler' of component 'FOC_AXI4RegistersHandler' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:255]
INFO: [Synth 8-638] synthesizing module 'FOC_AXI4RegistersHandler' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:29]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter valuesInputAmount bound to: 22 - type: integer 
	Parameter valuesOutputAmount bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FOC_AXI4RegistersHandler' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:29]
	Parameter sampling_time bound to: 0.000000 - type: double 
	Parameter step_scale bound to: 16 - type: integer 
	Parameter position_histeresis bound to: 8 - type: integer 
	Parameter pwm_period bound to: 4095 - type: integer 
	Parameter full_rotate_pulses bound to: 4095 - type: integer 
	Parameter fracBits bound to: 17 - type: integer 
	Parameter intBits bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FOC_core' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:11' bound to instance 'FOC' of component 'FOC_core' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:294]
INFO: [Synth 8-638] synthesizing module 'FOC_core' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:70]
	Parameter sampling_time bound to: 0.000000 - type: double 
	Parameter step_scale bound to: 16 - type: integer 
	Parameter position_histeresis bound to: 8 - type: integer 
	Parameter pwm_period bound to: 4095 - type: integer 
	Parameter full_rotate_pulses bound to: 4095 - type: integer 
	Parameter fracBits bound to: 17 - type: integer 
	Parameter intBits bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ILA_FOC_core' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-31431-LAPTOP-PAWEL/realtime/ILA_FOC_core_stub.vhdl:5' bound to instance 'ILA_main' of component 'ILA_FOC_core' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:256]
INFO: [Synth 8-638] synthesizing module 'ILA_FOC_core' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-31431-LAPTOP-PAWEL/realtime/ILA_FOC_core_stub.vhdl:28]
	Parameter capacity bound to: 10 - type: integer 
	Parameter histeresis bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FOC_capacitiveFilter' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:4' bound to instance 'filteringSTEPSignal' of component 'FOC_capacitiveFilter' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:282]
INFO: [Synth 8-638] synthesizing module 'FOC_capacitiveFilter' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:16]
	Parameter capacity bound to: 10 - type: integer 
	Parameter histeresis bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'FOC_capacitiveFilter' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:16]
	Parameter capacity bound to: 10 - type: integer 
	Parameter histeresis bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FOC_capacitiveFilter' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:4' bound to instance 'filteringDIRSignal' of component 'FOC_capacitiveFilter' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:293]
	Parameter capacity bound to: 10 - type: integer 
	Parameter histeresis bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FOC_capacitiveFilter' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:4' bound to instance 'filteringEncoder0Signal' of component 'FOC_capacitiveFilter' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:304]
	Parameter capacity bound to: 10 - type: integer 
	Parameter histeresis bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FOC_capacitiveFilter' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:4' bound to instance 'filteringEncoder1PSignal' of component 'FOC_capacitiveFilter' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:315]
	Parameter step_scale bound to: 16 - type: integer 
	Parameter full_rotate_pulses bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'FOC_position_checker' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_position_checker.vhd:6' bound to instance 'position_checker' of component 'foc_position_checker' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:331]
INFO: [Synth 8-638] synthesizing module 'FOC_position_checker' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_position_checker.vhd:24]
	Parameter STEP_scale bound to: 16 - type: integer 
	Parameter full_rotate_pulses bound to: 4095 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FOC_position_checker' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_position_checker.vhd:24]
	Parameter amountScalingParameters bound to: 1 - type: integer 
	Parameter positionScaler bound to: 18'b000000000010000000 
INFO: [Synth 8-3491] module 'FOC_torqueVectorGenerator' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:9' bound to instance 'torqueVectorGenerator' of component 'FOC_torqueVectorGenerator' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:354]
INFO: [Synth 8-638] synthesizing module 'FOC_torqueVectorGenerator' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:23]
	Parameter amountScalingParameters bound to: 1 - type: integer 
	Parameter positionScaler bound to: 18'b000000000010000000 
	Parameter amount bound to: 6 - type: integer 
	Parameter waitCycles bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mpDSP' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:8' bound to instance 'calcProcessing' of component 'mpDSP' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mpDSP' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:24]
	Parameter amount bound to: 6 - type: integer 
	Parameter waitCycles bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mpDSP_DSP_macro' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-31431-LAPTOP-PAWEL/realtime/mpDSP_DSP_macro_stub.vhdl:5' bound to instance 'DSP' of component 'mpDSP_DSP_macro' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:54]
INFO: [Synth 8-638] synthesizing module 'mpDSP_DSP_macro' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-31431-LAPTOP-PAWEL/realtime/mpDSP_DSP_macro_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'mpDSP' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:24]
INFO: [Synth 8-3491] module 'BRAM_SIN' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-31431-LAPTOP-PAWEL/realtime/BRAM_SIN_stub.vhdl:5' bound to instance 'sin_data' of component 'BRAM_SIN' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:83]
INFO: [Synth 8-638] synthesizing module 'BRAM_SIN' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-31431-LAPTOP-PAWEL/realtime/BRAM_SIN_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'FOC_torqueVectorGenerator' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:23]
INFO: [Synth 8-3491] module 'FOC_3levelSwitching' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_3levelSwitching.vhd:9' bound to instance 'torqueVectorGenerator_3levelSwitching' of component 'FOC_3levelSwitching' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:367]
INFO: [Synth 8-638] synthesizing module 'FOC_3levelSwitching' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_3levelSwitching.vhd:23]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_3levelSwitching.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'FOC_3levelSwitching' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_3levelSwitching.vhd:23]
INFO: [Synth 8-3491] module 'FOC_fuzzyPID' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyPID.vhd:8' bound to instance 'PID_currentSetpoint' of component 'FOC_fuzzyPID' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:409]
INFO: [Synth 8-638] synthesizing module 'FOC_fuzzyPID' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyPID.vhd:30]
INFO: [Synth 8-3491] module 'FOC_fuzzyLogic' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyLogic.vhd:9' bound to instance 'PI' of component 'FOC_fuzzyLogic' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyPID.vhd:59]
INFO: [Synth 8-638] synthesizing module 'FOC_fuzzyLogic' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyLogic.vhd:29]
	Parameter amount bound to: 12 - type: integer 
	Parameter waitCycles bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mpDSP' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:8' bound to instance 'DSP_instance' of component 'mpDSP' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyLogic.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mpDSP__parameterized1' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:24]
	Parameter amount bound to: 12 - type: integer 
	Parameter waitCycles bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mpDSP_DSP_macro' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-31431-LAPTOP-PAWEL/realtime/mpDSP_DSP_macro_stub.vhdl:5' bound to instance 'DSP' of component 'mpDSP_DSP_macro' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'mpDSP__parameterized1' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:24]
INFO: [Synth 8-3491] module 'FOC_fuzzyLogic_BRAM' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-31431-LAPTOP-PAWEL/realtime/FOC_fuzzyLogic_BRAM_stub.vhdl:5' bound to instance 'BRAM_fuzzyLUT' of component 'FOC_fuzzyLogic_BRAM' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyLogic.vhd:84]
INFO: [Synth 8-638] synthesizing module 'FOC_fuzzyLogic_BRAM' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-31431-LAPTOP-PAWEL/realtime/FOC_fuzzyLogic_BRAM_stub.vhdl:17]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyLogic.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'FOC_fuzzyLogic' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyLogic.vhd:29]
INFO: [Synth 8-3491] module 'FOC_fuzzyLogic' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyLogic.vhd:9' bound to instance 'PD' of component 'FOC_fuzzyLogic' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyPID.vhd:78]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyPID.vhd:63]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyPID.vhd:63]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyPID.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FOC_fuzzyPID' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_fuzzyPID.vhd:30]
INFO: [Synth 8-3491] module 'PID' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/PID.vhd:8' bound to instance 'PID_current' of component 'PID' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:433]
INFO: [Synth 8-638] synthesizing module 'PID' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/PID.vhd:35]
	Parameter fracBits bound to: 17 - type: integer 
	Parameter intBits bound to: 0 - type: integer 
	Parameter amount bound to: 10 - type: integer 
	Parameter waitCycles bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mpDSP' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:8' bound to instance 'DSP_instance' of component 'mpDSP' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/PID.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mpDSP__parameterized3' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:24]
	Parameter amount bound to: 10 - type: integer 
	Parameter waitCycles bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mpDSP_DSP_macro' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-31431-LAPTOP-PAWEL/realtime/mpDSP_DSP_macro_stub.vhdl:5' bound to instance 'DSP' of component 'mpDSP_DSP_macro' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'mpDSP__parameterized3' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:24]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_types.vhd:125]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/PID.vhd:146]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_types.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'PID' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/PID.vhd:35]
	Parameter PWMPeriod bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'PWM' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_PWM.vhd:9' bound to instance 'PWM_FOC' of component 'PWM' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:481]
INFO: [Synth 8-638] synthesizing module 'PWM' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_PWM.vhd:23]
	Parameter PWMPeriod bound to: 4095 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_PWM.vhd:23]
INFO: [Synth 8-3491] module 'FOC_3levelSwitching' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_3levelSwitching.vhd:9' bound to instance 'PWM_FOC_3levelSwitching' of component 'FOC_3levelSwitching' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:496]
	Parameter deadTime bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'FOC_deadTimeMOSFETsHandler' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_deadTimeMOSFETsHandler.vhd:4' bound to instance 'CH_U' of component 'FOC_deadTimeMOSFETsHandler' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:513]
INFO: [Synth 8-638] synthesizing module 'FOC_deadTimeMOSFETsHandler' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_deadTimeMOSFETsHandler.vhd:17]
	Parameter deadTime bound to: 50 - type: integer 
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_deadTimeMOSFETsHandler.vhd:25]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_deadTimeMOSFETsHandler.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'FOC_deadTimeMOSFETsHandler' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_deadTimeMOSFETsHandler.vhd:17]
	Parameter deadTime bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'FOC_deadTimeMOSFETsHandler' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_deadTimeMOSFETsHandler.vhd:4' bound to instance 'CH_W' of component 'FOC_deadTimeMOSFETsHandler' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:525]
	Parameter deadTime bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'FOC_deadTimeMOSFETsHandler' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_deadTimeMOSFETsHandler.vhd:4' bound to instance 'CH_V' of component 'FOC_deadTimeMOSFETsHandler' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:537]
INFO: [Synth 8-256] done synthesizing module 'FOC_core' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'FOC_top' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:55]
WARNING: [Synth 8-3848] Net ext_slv_reg3 in module/entity FOC_AXI4RegistersHandler does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_reg was removed.  [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element B_reg_reg[3] was removed.  [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element B_reg_reg[2] was removed.  [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element D_reg_reg[3] was removed.  [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element D_reg_reg[2] was removed.  [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:77]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'torqueVectorGenerator'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:354]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'FOC'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:294]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PWM_FOC'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:481]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PID_currentSetpoint'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:409]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PID_current'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:433]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'torqueVectorGenerator_3levelSwitching'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:367]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PWM_FOC_3levelSwitching'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:496]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'filteringSTEPSignal'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:282]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'position_checker'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:331]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'filteringDIRSignal'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:293]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CH_U'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:513]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CH_V'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:537]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CH_W'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:525]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'filteringEncoder1PSignal'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:315]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'filteringEncoder0Signal'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:304]
WARNING: [Synth 8-7129] Port max_p_pid[0] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-1] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-2] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-3] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-4] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-5] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-6] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-7] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-8] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-9] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-10] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-11] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-12] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-13] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-14] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-15] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-16] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_p_pid[-17] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[0] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-1] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-2] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-3] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-4] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-5] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-6] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-7] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-8] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-9] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-10] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-11] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-12] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-13] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-14] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-15] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-16] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_p_pid[-17] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[0] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-1] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-2] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-3] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-4] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-5] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-6] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-7] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-8] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-9] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-10] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-11] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-12] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-13] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-14] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-15] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-16] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_i_pid[-17] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[0] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-1] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-2] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-3] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-4] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-5] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-6] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-7] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-8] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-9] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-10] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-11] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-12] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-13] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-14] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-15] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-16] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_i_pid[-17] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[0] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-1] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-2] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-3] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-4] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-5] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-6] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-7] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-8] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-9] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-10] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-11] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-12] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-13] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-14] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-15] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-16] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_d_pid[-17] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_d_pid[0] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_d_pid[-1] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_d_pid[-2] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_d_pid[-3] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_d_pid[-4] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_d_pid[-5] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_d_pid[-6] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_d_pid[-7] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_d_pid[-8] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port min_d_pid[-9] in module PID is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2720.812 ; gain = 0.000 ; free physical = 1263 ; free virtual = 18055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2720.812 ; gain = 0.000 ; free physical = 1260 ; free virtual = 18054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2720.812 ; gain = 0.000 ; free physical = 1260 ; free virtual = 18054
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2720.812 ; gain = 0.000 ; free physical = 1252 ; free virtual = 18046
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/BRAM_SIN/ip/BRAM_SIN/BRAM_SIN/BRAM_SIN_in_context.xdc] for cell 'FOC/torqueVectorGenerator/sin_data'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/BRAM_SIN/ip/BRAM_SIN/BRAM_SIN/BRAM_SIN_in_context.xdc] for cell 'FOC/torqueVectorGenerator/sin_data'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/ILA_FOC_core/ILA_FOC_core/ILA_FOC_core_in_context.xdc] for cell 'FOC/ILA_main'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/ILA_FOC_core/ILA_FOC_core/ILA_FOC_core_in_context.xdc] for cell 'FOC/ILA_main'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/mpDSP_DSP_macro/mpDSP_DSP_macro/mpDSP_DSP_macro_in_context.xdc] for cell 'FOC/torqueVectorGenerator/calcProcessing/DSP'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/mpDSP_DSP_macro/mpDSP_DSP_macro/mpDSP_DSP_macro_in_context.xdc] for cell 'FOC/torqueVectorGenerator/calcProcessing/DSP'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/mpDSP_DSP_macro/mpDSP_DSP_macro/mpDSP_DSP_macro_in_context.xdc] for cell 'FOC/PID_currentSetpoint/PI/DSP_instance/DSP'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/mpDSP_DSP_macro/mpDSP_DSP_macro/mpDSP_DSP_macro_in_context.xdc] for cell 'FOC/PID_currentSetpoint/PI/DSP_instance/DSP'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/mpDSP_DSP_macro/mpDSP_DSP_macro/mpDSP_DSP_macro_in_context.xdc] for cell 'FOC/PID_currentSetpoint/PD/DSP_instance/DSP'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/mpDSP_DSP_macro/mpDSP_DSP_macro/mpDSP_DSP_macro_in_context.xdc] for cell 'FOC/PID_currentSetpoint/PD/DSP_instance/DSP'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/mpDSP_DSP_macro/mpDSP_DSP_macro/mpDSP_DSP_macro_in_context.xdc] for cell 'FOC/PID_current/DSP_instance/DSP'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/mpDSP_DSP_macro/mpDSP_DSP_macro/mpDSP_DSP_macro_in_context.xdc] for cell 'FOC/PID_current/DSP_instance/DSP'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/FOC_fuzzyLogic_BRAM/FOC_fuzzyLogic_BRAM/FOC_fuzzyLogic_BRAM_in_context.xdc] for cell 'FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/FOC_fuzzyLogic_BRAM/FOC_fuzzyLogic_BRAM/FOC_fuzzyLogic_BRAM_in_context.xdc] for cell 'FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/FOC_fuzzyLogic_BRAM/FOC_fuzzyLogic_BRAM/FOC_fuzzyLogic_BRAM_in_context.xdc] for cell 'FOC/PID_currentSetpoint/PD/BRAM_fuzzyLUT'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/FOC_fuzzyLogic_BRAM/FOC_fuzzyLogic_BRAM/FOC_fuzzyLogic_BRAM_in_context.xdc] for cell 'FOC/PID_currentSetpoint/PD/BRAM_fuzzyLUT'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/constrs_1/new/firstconstraints.xdc]
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/constrs_1/new/firstconstraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2784.840 ; gain = 0.000 ; free physical = 1052 ; free virtual = 17862
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2784.840 ; gain = 0.000 ; free physical = 1050 ; free virtual = 17860
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'FOC/PID_currentSetpoint/PD/BRAM_fuzzyLUT' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'FOC/torqueVectorGenerator/sin_data' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 1199 ; free virtual = 18011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 1199 ; free virtual = 18011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for FOC/torqueVectorGenerator/sin_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FOC/ILA_main. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FOC/torqueVectorGenerator/calcProcessing/DSP. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FOC/PID_currentSetpoint/PI/DSP_instance/DSP. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FOC/PID_currentSetpoint/PD/DSP_instance/DSP. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FOC/PID_current/DSP_instance/DSP. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FOC/PID_currentSetpoint/PD/BRAM_fuzzyLUT. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 1196 ; free virtual = 18008
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'operationSelector_reg' in module 'mpDSP'
INFO: [Synth 8-802] inferred FSM for state register 'phaseSelectionHandler.poleIndex_reg' in module 'FOC_torqueVectorGenerator'
INFO: [Synth 8-802] inferred FSM for state register 'phaseSelectionHandler.operationIndex_reg' in module 'FOC_torqueVectorGenerator'
INFO: [Synth 8-802] inferred FSM for state register 'operationSelector_reg' in module 'mpDSP__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'operationSelector_reg' in module 'mpDSP__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'operationSelector_reg' in module 'mpDSP__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'operationSelector_reg' using encoding 'one-hot' in module 'mpDSP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phaseSelectionHandler.poleIndex_reg' using encoding 'one-hot' in module 'FOC_torqueVectorGenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phaseSelectionHandler.operationIndex_reg' using encoding 'one-hot' in module 'FOC_torqueVectorGenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'operationSelector_reg' using encoding 'one-hot' in module 'mpDSP__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'operationSelector_reg' using encoding 'one-hot' in module 'mpDSP__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'operationSelector_reg' using encoding 'one-hot' in module 'mpDSP__parameterized3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 1179 ; free virtual = 17994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   95 Bit       Adders := 1     
	   2 Input   49 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 4     
	   3 Input   19 Bit       Adders := 9     
	   2 Input   19 Bit       Adders := 27    
	   2 Input   18 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 16    
	   2 Input    4 Bit       Adders := 32    
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               94 Bit    Registers := 1     
	               65 Bit    Registers := 6     
	               48 Bit    Registers := 60    
	               35 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 144   
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 14    
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input   94 Bit        Muxes := 3     
	   3 Input   48 Bit        Muxes := 9     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 28    
	   3 Input   24 Bit        Muxes := 4     
	   2 Input   19 Bit        Muxes := 4     
	   3 Input   18 Bit        Muxes := 30    
	   2 Input   18 Bit        Muxes := 156   
	   7 Input   18 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	   5 Input   15 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 7     
	   2 Input   12 Bit        Muxes := 5     
	  10 Input   12 Bit        Muxes := 4     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	  11 Input    7 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 38    
	   3 Input    4 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 248   
	   5 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 129   
	  10 Input    1 Bit        Muxes := 16    
	   6 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'main_AXI4RegistersHandler/inputValues_reg[19]' and it is trimmed from '18' to '17' bits. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_AXI4RegistersHandler/inputValues_reg[17]' and it is trimmed from '18' to '17' bits. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_AXI4RegistersHandler/inputValues_reg[15]' and it is trimmed from '18' to '17' bits. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_AXI4RegistersHandler/inputValues_reg[13]' and it is trimmed from '18' to '17' bits. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_AXI4RegistersHandler/inputValues_reg[11]' and it is trimmed from '18' to '17' bits. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_AXI4RegistersHandler/inputValues_reg[9]' and it is trimmed from '18' to '17' bits. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_AXI4RegistersHandler/inputValues_reg[8]' and it is trimmed from '18' to '1' bits. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_AXI4RegistersHandler/inputValues_reg[7]' and it is trimmed from '18' to '15' bits. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_AXI4RegistersHandler/inputValues_reg[5]' and it is trimmed from '18' to '17' bits. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_AXI4RegistersHandler/inputValues_reg[3]' and it is trimmed from '18' to '17' bits. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_AXI4RegistersHandler/inputValues_reg[1]' and it is trimmed from '18' to '17' bits. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:38]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 1146 ; free virtual = 17970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 1018 ; free virtual = 17850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 972 ; free virtual = 17803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 956 ; free virtual = 17788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:38]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 956 ; free virtual = 17788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 956 ; free virtual = 17788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 956 ; free virtual = 17788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 956 ; free virtual = 17788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 956 ; free virtual = 17788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 956 ; free virtual = 17788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |BRAM_SIN            |         1|
|2     |mpDSP_DSP_macro     |         4|
|3     |FOC_fuzzyLogic_BRAM |         2|
|4     |ILA_FOC_core        |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |BRAM_SIN_bbox              |     1|
|2     |FOC_fuzzyLogic_BRAM_bbox   |     1|
|3     |FOC_fuzzyLogic_BRAM_bbox_5 |     1|
|4     |ILA_FOC_core_bbox          |     1|
|5     |mpDSP_DSP_macro_bbox       |     2|
|7     |mpDSP_DSP_macro_bbox_4     |     1|
|8     |mpDSP_DSP_macro_bbox       |     1|
|9     |BUFG                       |     2|
|10    |CARRY4                     |   330|
|11    |LUT1                       |   278|
|12    |LUT2                       |   525|
|13    |LUT3                       |   720|
|14    |LUT4                       |   795|
|15    |LUT5                       |   610|
|16    |LUT6                       |  1551|
|17    |FDRE                       |  5244|
|18    |FDSE                       |   245|
|19    |IBUF                       |    75|
|20    |OBUF                       |    47|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 956 ; free virtual = 17788
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 251 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 2784.840 ; gain = 0.000 ; free physical = 1004 ; free virtual = 17836
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 2784.840 ; gain = 64.027 ; free physical = 1003 ; free virtual = 17838
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2784.840 ; gain = 0.000 ; free physical = 1096 ; free virtual = 17934
INFO: [Netlist 29-17] Analyzing 330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.840 ; gain = 0.000 ; free physical = 1039 ; free virtual = 17878
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7fcd6518
INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 2784.840 ; gain = 64.031 ; free physical = 1203 ; free virtual = 18043
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/FOC_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FOC_top_utilization_synth.rpt -pb FOC_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 22 11:15:40 2024...
