#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct  3 12:17:47 2022
# Process ID: 8992
# Current directory: E:/1.My_Tech_Studio/1.Project/HREC/MainControlPrototype/software/vivado_project/orec_tmcm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14984 E:\1.My_Tech_Studio\1.Project\HREC\MainControlPrototype\software\vivado_project\orec_tmcm\orec_tmcm.xpr
# Log file: E:/1.My_Tech_Studio/1.Project/HREC/MainControlPrototype/software/vivado_project/orec_tmcm/vivado.log
# Journal file: E:/1.My_Tech_Studio/1.Project/HREC/MainControlPrototype/software/vivado_project/orec_tmcm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/1.My_Tech_Studio/1.Project/HREC/MainControlPrototype/software/vivado_project/orec_tmcm/orec_tmcm.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/1.My_Tech_Studio/1.Project/HREC/MainControlPrototype/software/vivado_project/orec_tmcm'
INFO: [Project 1-313] Project file moved from 'E:/1.My_Tech_Studio/1.Project/OpenReliableEmbedComputer/TestMainControlMoudle/software/vivado_project/orec_tmcm' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 780.102 ; gain = 153.582
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 799.785 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203859289A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1702.965 ; gain = 903.180
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Oct  3 12:19:27 2022] Launched synth_1...
Run output will be captured here: E:/1.My_Tech_Studio/1.Project/HREC/MainControlPrototype/software/vivado_project/orec_tmcm/orec_tmcm.runs/synth_1/runme.log
[Mon Oct  3 12:19:27 2022] Launched impl_1...
Run output will be captured here: E:/1.My_Tech_Studio/1.Project/HREC/MainControlPrototype/software/vivado_project/orec_tmcm/orec_tmcm.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
close_project
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/1.My_Tech_Studio/1.Project/HREC/MainControlPrototype/software/vivado_project/orec_tmcm/orec_tmcm.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  3 12:20:56 2022...
close_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1783.453 ; gain = 3.609
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  3 12:34:05 2022...
