strict digraph "compose( ,  )" {
	node [label="\N"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2dded63210>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2dded71550>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:BL" -> "22:IF"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2ddedf5410>",
		fillcolor=turquoise,
		label="15:BL
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2dded16bd0>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"15:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2dded71650>",
		fillcolor=turquoise,
		label="27:BL
q <= q + 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2dded7dd10>]",
		style=filled,
		typ=Block];
	"27:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2ddedf5790>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2dded771d0>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "12:AL";
	"22:IF" -> "27:BL"	[cond="['q']",
		label="!((q == 4'd9))",
		lineno=22];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2dded0e550>",
		fillcolor=turquoise,
		label="23:BL
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2dded71450>]",
		style=filled,
		typ=Block];
	"22:IF" -> "23:BL"	[cond="['q']",
		label="(q == 4'd9)",
		lineno=22];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2dded16750>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2dded63610>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2dded0e290>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "15:BL"	[cond="['reset']",
		label=reset,
		lineno=14];
	"14:IF" -> "19:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"20:IF" -> "21:BL"	[cond="['slowena']",
		label=slowena,
		lineno=20];
	"23:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
}
