

================================================================
== Vivado HLS Report for 'matrix_vector_act_un_7'
================================================================
* Date:           Mon Sep  6 00:44:19 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.328 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    57610|   230410| 0.288 ms | 1.152 ms |  57610|  230410|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                       |            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |        Instance       |   Module   |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_simd_mul_1_fu_568  |simd_mul_1  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_simd_mul_1_fu_575  |simd_mul_1  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_simd_mul_1_fu_582  |simd_mul_1  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_simd_mul_1_fu_589  |simd_mul_1  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_simd_mul_1_fu_596  |simd_mul_1  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_simd_mul_1_fu_603  |simd_mul_1  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_simd_mul_1_fu_610  |simd_mul_1  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_simd_mul_1_fu_617  |simd_mul_1  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+
        |- Loop 1  |    57607|   230407|         9|          1|          1| 57600 ~ 230400 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|     18|        0|     1840|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|     80|     2064|     1368|    -|
|Memory               |       18|      -|      256|       24|    0|
|Multiplexer          |        -|      -|        -|      168|    -|
|Register             |        0|      -|     2029|      160|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       18|     98|     4349|     3560|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      3|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------+------------+---------+-------+-----+-----+-----+
    |grp_simd_mul_1_fu_568  |simd_mul_1  |        0|     10|  258|  171|    0|
    |grp_simd_mul_1_fu_575  |simd_mul_1  |        0|     10|  258|  171|    0|
    |grp_simd_mul_1_fu_582  |simd_mul_1  |        0|     10|  258|  171|    0|
    |grp_simd_mul_1_fu_589  |simd_mul_1  |        0|     10|  258|  171|    0|
    |grp_simd_mul_1_fu_596  |simd_mul_1  |        0|     10|  258|  171|    0|
    |grp_simd_mul_1_fu_603  |simd_mul_1  |        0|     10|  258|  171|    0|
    |grp_simd_mul_1_fu_610  |simd_mul_1  |        0|     10|  258|  171|    0|
    |grp_simd_mul_1_fu_617  |simd_mul_1  |        0|     10|  258|  171|    0|
    +-----------------------+------------+---------+-------+-----+-----+-----+
    |Total                  |            |        0|     80| 2064| 1368|    0|
    +-----------------------+------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_inc_V_3_U   |matrix_vector_act0iy  |        0|  10|   1|    0|     4|   10|     1|           40|
    |conv_1_bias_V_3_U  |matrix_vector_act1iI  |        0|  20|   2|    0|     4|   20|     1|           80|
    |conv_1_inc_V_4_U   |matrix_vector_act2iS  |        0|  11|   1|    0|     4|   11|     1|           44|
    |conv_1_bias_V_4_U  |matrix_vector_act3i2  |        0|  22|   2|    0|     4|   22|     1|           88|
    |conv_1_inc_V_5_U   |matrix_vector_act4jc  |        0|  11|   1|    0|     4|   11|     1|           44|
    |conv_1_bias_V_5_U  |matrix_vector_act5jm  |        0|  21|   2|    0|     4|   21|     1|           84|
    |conv_1_inc_V_6_U   |matrix_vector_act6jw  |        0|  12|   1|    0|     4|   12|     1|           48|
    |conv_1_bias_V_6_U  |matrix_vector_act7jG  |        0|  21|   2|    0|     4|   21|     1|           84|
    |conv_1_inc_V_7_U   |matrix_vector_act8jQ  |        0|  11|   1|    0|     4|   11|     1|           44|
    |conv_1_bias_V_7_U  |matrix_vector_act9j0  |        0|  19|   2|    0|     4|   19|     1|           76|
    |conv_1_w_V_0_U     |matrix_vector_actMgi  |        2|   0|   0|    0|    36|   64|     1|         2304|
    |conv_1_w_V_1_U     |matrix_vector_actNgs  |        2|   0|   0|    0|    36|   64|     1|         2304|
    |conv_1_w_V_2_U     |matrix_vector_actOgC  |        2|   0|   0|    0|    36|   64|     1|         2304|
    |conv_1_w_V_3_U     |matrix_vector_actPgM  |        2|   0|   0|    0|    36|   64|     1|         2304|
    |conv_1_w_V_4_U     |matrix_vector_actQgW  |        2|   0|   0|    0|    36|   64|     1|         2304|
    |conv_1_w_V_5_U     |matrix_vector_actRg6  |        2|   0|   0|    0|    36|   64|     1|         2304|
    |conv_1_w_V_6_U     |matrix_vector_actShg  |        2|   0|   0|    0|    36|   64|     1|         2304|
    |conv_1_w_V_7_U     |matrix_vector_actThq  |        2|   0|   0|    0|    36|   64|     1|         2304|
    |conv_1_inc_V_0_U   |matrix_vector_actUhA  |        0|  11|   1|    0|     4|   11|     1|           44|
    |conv_1_bias_V_0_U  |matrix_vector_actVhK  |        0|  22|   2|    0|     4|   22|     1|           88|
    |conv_1_inc_V_1_U   |matrix_vector_actWhU  |        0|  12|   1|    0|     4|   12|     1|           48|
    |conv_1_bias_V_1_U  |matrix_vector_actXh4  |        0|  21|   2|    0|     4|   21|     1|           84|
    |conv_1_inc_V_2_U   |matrix_vector_actYie  |        0|  11|   1|    0|     4|   11|     1|           44|
    |conv_1_bias_V_2_U  |matrix_vector_actZio  |        0|  21|   2|    0|     4|   21|     1|           84|
    |row_store_V_U      |matrix_vector_actbak  |        2|   0|   0|    0|     9|   64|     1|          576|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |       18| 256|  24|    0|   361|  832|    25|        20032|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln355_fu_639_p2                |     *    |      2|  0|  20|          32|          21|
    |mul_ln68_1_fu_995_p2               |     *    |      2|  0|  20|          12|          32|
    |mul_ln68_2_fu_1005_p2              |     *    |      2|  0|  20|          11|          32|
    |mul_ln68_3_fu_1015_p2              |     *    |      2|  0|  20|          10|          32|
    |mul_ln68_4_fu_1025_p2              |     *    |      2|  0|  20|          11|          32|
    |mul_ln68_5_fu_1035_p2              |     *    |      2|  0|  20|          11|          32|
    |mul_ln68_6_fu_1045_p2              |     *    |      2|  0|  20|          12|          32|
    |mul_ln68_7_fu_1055_p2              |     *    |      2|  0|  20|          11|          32|
    |mul_ln68_fu_985_p2                 |     *    |      2|  0|  20|          11|          32|
    |acc_0_V_fu_872_p2                  |     +    |      0|  0|  32|          32|          32|
    |acc_1_V_fu_881_p2                  |     +    |      0|  0|  32|          32|          32|
    |acc_2_V_fu_890_p2                  |     +    |      0|  0|  32|          32|          32|
    |acc_3_V_fu_899_p2                  |     +    |      0|  0|  32|          32|          32|
    |acc_4_V_fu_908_p2                  |     +    |      0|  0|  32|          32|          32|
    |acc_5_V_fu_917_p2                  |     +    |      0|  0|  32|          32|          32|
    |acc_6_V_fu_926_p2                  |     +    |      0|  0|  32|          32|          32|
    |acc_7_V_fu_935_p2                  |     +    |      0|  0|  32|          32|          32|
    |bn_res_V_1_fu_1126_p2              |     +    |      0|  0|  32|          32|          32|
    |bn_res_V_2_fu_1188_p2              |     +    |      0|  0|  32|          32|          32|
    |bn_res_V_3_fu_1250_p2              |     +    |      0|  0|  32|          32|          32|
    |bn_res_V_4_fu_1312_p2              |     +    |      0|  0|  32|          32|          32|
    |bn_res_V_5_fu_1374_p2              |     +    |      0|  0|  32|          32|          32|
    |bn_res_V_6_fu_1436_p2              |     +    |      0|  0|  32|          32|          32|
    |bn_res_V_7_fu_1498_p2              |     +    |      0|  0|  32|          32|          32|
    |bn_res_V_fu_1064_p2                |     +    |      0|  0|  32|          32|          32|
    |in_fold_cnt_fu_707_p2              |     +    |      0|  0|  32|          32|           1|
    |out_fold_cnt_fu_732_p2             |     +    |      0|  0|  32|           1|          32|
    |rep_fu_649_p2                      |     +    |      0|  0|  32|          32|           1|
    |ret_V_1_fu_1137_p2                 |     +    |      0|  0|  32|          15|          32|
    |ret_V_2_fu_1199_p2                 |     +    |      0|  0|  32|          15|          32|
    |ret_V_3_fu_1261_p2                 |     +    |      0|  0|  32|          15|          32|
    |ret_V_4_fu_1323_p2                 |     +    |      0|  0|  32|          15|          32|
    |ret_V_5_fu_1385_p2                 |     +    |      0|  0|  32|          15|          32|
    |ret_V_6_fu_1447_p2                 |     +    |      0|  0|  32|          15|          32|
    |ret_V_7_fu_1509_p2                 |     +    |      0|  0|  32|          15|          32|
    |ret_V_fu_1075_p2                   |     +    |      0|  0|  32|          15|          32|
    |tile_fu_701_p2                     |     +    |      0|  0|  32|          32|           1|
    |ap_block_state11_pp0_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_672                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op53_read_state4      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln355_fu_644_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln361_fu_658_p2               |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln370_fu_683_p2               |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln391_fu_713_p2               |   icmp   |      0|  0|  20|          32|           4|
    |icmp_ln402_fu_738_p2               |   icmp   |      0|  0|  20|          32|           3|
    |icmp_ln895_110_fu_1091_p2          |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln895_111_fu_1131_p2          |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln895_112_fu_1153_p2          |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln895_113_fu_1193_p2          |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln895_114_fu_1215_p2          |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln895_115_fu_1255_p2          |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln895_116_fu_1277_p2          |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln895_117_fu_1317_p2          |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln895_118_fu_1339_p2          |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln895_119_fu_1379_p2          |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln895_120_fu_1401_p2          |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln895_121_fu_1441_p2          |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln895_122_fu_1463_p2          |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln895_123_fu_1503_p2          |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln895_124_fu_1525_p2          |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln895_fu_1069_p2              |   icmp   |      0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |res_V_1_fu_1177_p3                 |  select  |      0|  0|   4|           1|           4|
    |res_V_2_fu_1239_p3                 |  select  |      0|  0|   4|           1|           4|
    |res_V_3_fu_1301_p3                 |  select  |      0|  0|   4|           1|           4|
    |res_V_4_fu_1363_p3                 |  select  |      0|  0|   4|           1|           4|
    |res_V_5_fu_1425_p3                 |  select  |      0|  0|   4|           1|           4|
    |res_V_6_fu_1487_p3                 |  select  |      0|  0|   4|           1|           4|
    |res_V_7_fu_1549_p3                 |  select  |      0|  0|   4|           1|           4|
    |res_V_fu_1115_p3                   |  select  |      0|  0|   4|           1|           4|
    |select_ln144_1_fu_1169_p3          |  select  |      0|  0|   4|           1|           2|
    |select_ln144_2_fu_1231_p3          |  select  |      0|  0|   4|           1|           2|
    |select_ln144_3_fu_1293_p3          |  select  |      0|  0|   4|           1|           2|
    |select_ln144_4_fu_1355_p3          |  select  |      0|  0|   4|           1|           2|
    |select_ln144_5_fu_1417_p3          |  select  |      0|  0|   4|           1|           2|
    |select_ln144_6_fu_1479_p3          |  select  |      0|  0|   4|           1|           2|
    |select_ln144_7_fu_1541_p3          |  select  |      0|  0|   4|           1|           2|
    |select_ln144_fu_1107_p3            |  select  |      0|  0|   4|           1|           2|
    |select_ln370_1_fu_820_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln370_2_fu_827_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln370_3_fu_834_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln370_4_fu_841_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln370_5_fu_848_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln370_6_fu_855_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln370_7_fu_862_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln370_fu_813_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln402_1_fu_752_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln402_fu_744_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |     18|  0|1840|        1405|        1204|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8                |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_p_013_i_reg_558   |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter3_p_013_i_reg_558   |   9|          2|   64|        128|
    |ap_sig_allocacmp_out_fold_cnt_0_i_loa  |   9|          2|   32|         64|
    |in_fold_cnt_2_fu_172                   |   9|          2|   32|         64|
    |out_V_V_blk_n                          |   9|          2|    1|          2|
    |out_fold_cnt_0_i_fu_176                |   9|          2|   32|         64|
    |real_start                             |   9|          2|    1|          2|
    |rep_0_i_reg_547                        |   9|          2|   32|         64|
    |reps_blk_n                             |   9|          2|    1|          2|
    |reps_out_blk_n                         |   9|          2|    1|          2|
    |tile_2_fu_168                          |  15|          3|   32|         96|
    |vec_V_V_blk_n                          |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 168|         36|  297|        629|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |acc_0_V_2_fu_136                      |  32|   0|   32|          0|
    |acc_1_V_2_fu_140                      |  32|   0|   32|          0|
    |acc_2_V_1_fu_144                      |  32|   0|   32|          0|
    |acc_3_V_1_fu_148                      |  32|   0|   32|          0|
    |acc_4_V_1_fu_152                      |  32|   0|   32|          0|
    |acc_5_V_1_fu_156                      |  32|   0|   32|          0|
    |acc_6_V_1_fu_160                      |  32|   0|   32|          0|
    |acc_7_V_1_fu_164                      |  32|   0|   32|          0|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_013_i_reg_558  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_p_013_i_reg_558  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_p_013_i_reg_558  |  64|   0|   64|          0|
    |conv_1_bias_V_0_load_reg_1909         |  22|   0|   22|          0|
    |conv_1_bias_V_1_load_reg_1919         |  21|   0|   21|          0|
    |conv_1_bias_V_2_load_reg_1929         |  21|   0|   21|          0|
    |conv_1_bias_V_3_load_reg_1939         |  20|   0|   20|          0|
    |conv_1_bias_V_4_load_reg_1949         |  22|   0|   22|          0|
    |conv_1_bias_V_5_load_reg_1959         |  21|   0|   21|          0|
    |conv_1_bias_V_6_load_reg_1969         |  21|   0|   21|          0|
    |conv_1_bias_V_7_load_reg_1979         |  19|   0|   19|          0|
    |conv_1_w_V_0_load_reg_1749            |  64|   0|   64|          0|
    |conv_1_w_V_1_load_reg_1754            |  64|   0|   64|          0|
    |conv_1_w_V_2_load_reg_1759            |  64|   0|   64|          0|
    |conv_1_w_V_3_load_reg_1764            |  64|   0|   64|          0|
    |conv_1_w_V_4_load_reg_1769            |  64|   0|   64|          0|
    |conv_1_w_V_5_load_reg_1774            |  64|   0|   64|          0|
    |conv_1_w_V_6_load_reg_1779            |  64|   0|   64|          0|
    |conv_1_w_V_7_load_reg_1784            |  64|   0|   64|          0|
    |icmp_ln355_reg_1660                   |   1|   0|    1|          0|
    |icmp_ln361_reg_1669                   |   1|   0|    1|          0|
    |icmp_ln370_reg_1683                   |   1|   0|    1|          0|
    |icmp_ln391_reg_1735                   |   1|   0|    1|          0|
    |in_fold_cnt_2_fu_172                  |  32|   0|   32|          0|
    |mul_ln355_reg_1655                    |  19|   0|   32|         13|
    |mul_ln68_1_reg_1924                   |  32|   0|   32|          0|
    |mul_ln68_2_reg_1934                   |  32|   0|   32|          0|
    |mul_ln68_3_reg_1944                   |  32|   0|   32|          0|
    |mul_ln68_4_reg_1954                   |  32|   0|   32|          0|
    |mul_ln68_5_reg_1964                   |  32|   0|   32|          0|
    |mul_ln68_6_reg_1974                   |  32|   0|   32|          0|
    |mul_ln68_7_reg_1984                   |  32|   0|   32|          0|
    |mul_ln68_reg_1914                     |  32|   0|   32|          0|
    |out_fold_cnt_0_i_fu_176               |  32|   0|   32|          0|
    |out_fold_cnt_0_i_loa_1_reg_1739       |  32|   0|   32|          0|
    |p_0_1_i_reg_1794                      |  12|   0|   12|          0|
    |p_0_2_i_reg_1799                      |  12|   0|   12|          0|
    |p_0_3_i_reg_1804                      |  12|   0|   12|          0|
    |p_0_4_i_reg_1809                      |  12|   0|   12|          0|
    |p_0_5_i_reg_1814                      |  12|   0|   12|          0|
    |p_0_6_i_reg_1819                      |  12|   0|   12|          0|
    |p_0_7_i_reg_1824                      |  12|   0|   12|          0|
    |p_0_i_reg_1789                        |  12|   0|   12|          0|
    |rep_0_i_reg_547                       |  32|   0|   32|          0|
    |reps_read_reg_1650                    |  32|   0|   32|          0|
    |start_once_reg                        |   1|   0|    1|          0|
    |tile_2_fu_168                         |  32|   0|   32|          0|
    |icmp_ln355_reg_1660                   |  64|  32|    1|          0|
    |icmp_ln361_reg_1669                   |  64|  32|    1|          0|
    |icmp_ln370_reg_1683                   |  64|  32|    1|          0|
    |icmp_ln391_reg_1735                   |  64|  32|    1|          0|
    |out_fold_cnt_0_i_loa_1_reg_1739       |  64|  32|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |2029| 160| 1758|         13|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------+-----+-----+------------+------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | matrix_vector_act_un.7 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | matrix_vector_act_un.7 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | matrix_vector_act_un.7 | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | matrix_vector_act_un.7 | return value |
|ap_done          | out |    1| ap_ctrl_hs | matrix_vector_act_un.7 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | matrix_vector_act_un.7 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | matrix_vector_act_un.7 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | matrix_vector_act_un.7 | return value |
|start_out        | out |    1| ap_ctrl_hs | matrix_vector_act_un.7 | return value |
|start_write      | out |    1| ap_ctrl_hs | matrix_vector_act_un.7 | return value |
|vec_V_V_dout     |  in |   64|   ap_fifo  |         vec_V_V        |    pointer   |
|vec_V_V_empty_n  |  in |    1|   ap_fifo  |         vec_V_V        |    pointer   |
|vec_V_V_read     | out |    1|   ap_fifo  |         vec_V_V        |    pointer   |
|out_V_V_din      | out |   32|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |          reps          |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |          reps          |    pointer   |
|reps_read        | out |    1|   ap_fifo  |          reps          |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |        reps_out        |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |        reps_out        |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |        reps_out        |    pointer   |
+-----------------+-----+-----+------------+------------------------+--------------+

