/* Generated by Yosys 0.18+10 (git sha1 1246ddb77, gcc 11.2.1 -fPIC -Os) */

module ram_inst_tdp_no_split_36_out_reg(clock0, clock1, weA, weB, addrB, dinA, dinB, doutA, doutB, addrA);
  input [9:0] addrA;
  input [9:0] addrB;
  input clock0;
  input clock1;
  input [35:0] dinA;
  input [35:0] dinB;
  output [35:0] doutA;
  output [35:0] doutB;
  input weA;
  input weB;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire _00_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _01_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire _02_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _03_;
  wire _04_;
  wire _05_;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:3" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:3" *)
  wire [9:0] addrA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:3" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:3" *)
  wire [9:0] addrB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:2" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:2" *)
  wire clock0;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:2" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:2" *)
  wire clock1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:4" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:4" *)
  wire [35:0] dinA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:4" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:4" *)
  wire [35:0] dinB;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:5" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:5" *)
  wire [35:0] doutA;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:5" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:5" *)
  wire [35:0] doutB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:7" *)
  wire [35:0] outA_reg;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:7" *)
  wire [35:0] outB_reg;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:2" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:2" *)
  wire weA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:2" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/./rtl/ram_inst_tdp_no_split_36_out_reg.v:2" *)
  wire weB;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) _06_ (
    .Y(_05_),
    .A(weB)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _07_ (
    .C(clock1),
    .D(outB_reg[1]),
    .E(1'h1),
    .Q(doutB[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _08_ (
    .C(clock1),
    .D(outB_reg[2]),
    .E(1'h1),
    .Q(doutB[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _09_ (
    .C(clock1),
    .D(outB_reg[3]),
    .E(1'h1),
    .Q(doutB[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _10_ (
    .C(clock1),
    .D(outB_reg[4]),
    .E(1'h1),
    .Q(doutB[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _11_ (
    .C(clock1),
    .D(outB_reg[5]),
    .E(1'h1),
    .Q(doutB[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _12_ (
    .C(clock1),
    .D(outB_reg[6]),
    .E(1'h1),
    .Q(doutB[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _13_ (
    .C(clock1),
    .D(outB_reg[7]),
    .E(1'h1),
    .Q(doutB[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _14_ (
    .C(clock1),
    .D(outB_reg[8]),
    .E(1'h1),
    .Q(doutB[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _15_ (
    .C(clock1),
    .D(outB_reg[9]),
    .E(1'h1),
    .Q(doutB[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _16_ (
    .C(clock1),
    .D(outB_reg[10]),
    .E(1'h1),
    .Q(doutB[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _17_ (
    .C(clock1),
    .D(outB_reg[11]),
    .E(1'h1),
    .Q(doutB[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _18_ (
    .C(clock1),
    .D(outB_reg[12]),
    .E(1'h1),
    .Q(doutB[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _19_ (
    .C(clock1),
    .D(outB_reg[13]),
    .E(1'h1),
    .Q(doutB[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _20_ (
    .C(clock1),
    .D(outB_reg[14]),
    .E(1'h1),
    .Q(doutB[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _21_ (
    .C(clock1),
    .D(outB_reg[15]),
    .E(1'h1),
    .Q(doutB[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _22_ (
    .C(clock1),
    .D(outB_reg[16]),
    .E(1'h1),
    .Q(doutB[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _23_ (
    .C(clock1),
    .D(outB_reg[17]),
    .E(1'h1),
    .Q(doutB[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _24_ (
    .C(clock1),
    .D(outB_reg[18]),
    .E(1'h1),
    .Q(doutB[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _25_ (
    .C(clock1),
    .D(outB_reg[19]),
    .E(1'h1),
    .Q(doutB[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _26_ (
    .C(clock1),
    .D(outB_reg[20]),
    .E(1'h1),
    .Q(doutB[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _27_ (
    .C(clock1),
    .D(outB_reg[21]),
    .E(1'h1),
    .Q(doutB[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _28_ (
    .C(clock1),
    .D(outB_reg[22]),
    .E(1'h1),
    .Q(doutB[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _29_ (
    .C(clock1),
    .D(outB_reg[23]),
    .E(1'h1),
    .Q(doutB[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _30_ (
    .C(clock1),
    .D(outB_reg[24]),
    .E(1'h1),
    .Q(doutB[24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _31_ (
    .C(clock1),
    .D(outB_reg[25]),
    .E(1'h1),
    .Q(doutB[25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _32_ (
    .C(clock1),
    .D(outB_reg[26]),
    .E(1'h1),
    .Q(doutB[26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _33_ (
    .C(clock1),
    .D(outB_reg[27]),
    .E(1'h1),
    .Q(doutB[27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _34_ (
    .C(clock1),
    .D(outB_reg[28]),
    .E(1'h1),
    .Q(doutB[28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _35_ (
    .C(clock1),
    .D(outB_reg[29]),
    .E(1'h1),
    .Q(doutB[29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _36_ (
    .C(clock1),
    .D(outB_reg[30]),
    .E(1'h1),
    .Q(doutB[30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _37_ (
    .C(clock1),
    .D(outB_reg[31]),
    .E(1'h1),
    .Q(doutB[31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _38_ (
    .C(clock1),
    .D(outB_reg[32]),
    .E(1'h1),
    .Q(doutB[32]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _39_ (
    .C(clock1),
    .D(outB_reg[33]),
    .E(1'h1),
    .Q(doutB[33]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _40_ (
    .C(clock1),
    .D(outB_reg[34]),
    .E(1'h1),
    .Q(doutB[34]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _41_ (
    .C(clock1),
    .D(outB_reg[35]),
    .E(1'h1),
    .Q(doutB[35]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _42_ (
    .C(clock0),
    .D(outA_reg[0]),
    .E(1'h1),
    .Q(doutA[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _43_ (
    .C(clock0),
    .D(outA_reg[1]),
    .E(1'h1),
    .Q(doutA[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _44_ (
    .C(clock0),
    .D(outA_reg[2]),
    .E(1'h1),
    .Q(doutA[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _45_ (
    .C(clock0),
    .D(outA_reg[3]),
    .E(1'h1),
    .Q(doutA[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _46_ (
    .C(clock0),
    .D(outA_reg[4]),
    .E(1'h1),
    .Q(doutA[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _47_ (
    .C(clock0),
    .D(outA_reg[5]),
    .E(1'h1),
    .Q(doutA[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _48_ (
    .C(clock0),
    .D(outA_reg[6]),
    .E(1'h1),
    .Q(doutA[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _49_ (
    .C(clock0),
    .D(outA_reg[7]),
    .E(1'h1),
    .Q(doutA[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _50_ (
    .C(clock0),
    .D(outA_reg[8]),
    .E(1'h1),
    .Q(doutA[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _51_ (
    .C(clock0),
    .D(outA_reg[9]),
    .E(1'h1),
    .Q(doutA[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _52_ (
    .C(clock0),
    .D(outA_reg[10]),
    .E(1'h1),
    .Q(doutA[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _53_ (
    .C(clock0),
    .D(outA_reg[11]),
    .E(1'h1),
    .Q(doutA[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _54_ (
    .C(clock0),
    .D(outA_reg[12]),
    .E(1'h1),
    .Q(doutA[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _55_ (
    .C(clock0),
    .D(outA_reg[13]),
    .E(1'h1),
    .Q(doutA[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _56_ (
    .C(clock0),
    .D(outA_reg[14]),
    .E(1'h1),
    .Q(doutA[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _57_ (
    .C(clock0),
    .D(outA_reg[15]),
    .E(1'h1),
    .Q(doutA[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _58_ (
    .C(clock0),
    .D(outA_reg[16]),
    .E(1'h1),
    .Q(doutA[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _59_ (
    .C(clock0),
    .D(outA_reg[17]),
    .E(1'h1),
    .Q(doutA[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _60_ (
    .C(clock0),
    .D(outA_reg[18]),
    .E(1'h1),
    .Q(doutA[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _61_ (
    .C(clock0),
    .D(outA_reg[19]),
    .E(1'h1),
    .Q(doutA[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _62_ (
    .C(clock0),
    .D(outA_reg[20]),
    .E(1'h1),
    .Q(doutA[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _63_ (
    .C(clock0),
    .D(outA_reg[21]),
    .E(1'h1),
    .Q(doutA[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _64_ (
    .C(clock0),
    .D(outA_reg[22]),
    .E(1'h1),
    .Q(doutA[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _65_ (
    .C(clock0),
    .D(outA_reg[23]),
    .E(1'h1),
    .Q(doutA[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _66_ (
    .C(clock0),
    .D(outA_reg[24]),
    .E(1'h1),
    .Q(doutA[24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _67_ (
    .C(clock0),
    .D(outA_reg[25]),
    .E(1'h1),
    .Q(doutA[25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _68_ (
    .C(clock0),
    .D(outA_reg[26]),
    .E(1'h1),
    .Q(doutA[26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _69_ (
    .C(clock0),
    .D(outA_reg[27]),
    .E(1'h1),
    .Q(doutA[27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _70_ (
    .C(clock0),
    .D(outA_reg[28]),
    .E(1'h1),
    .Q(doutA[28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _71_ (
    .C(clock0),
    .D(outA_reg[29]),
    .E(1'h1),
    .Q(doutA[29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _72_ (
    .C(clock0),
    .D(outA_reg[30]),
    .E(1'h1),
    .Q(doutA[30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _73_ (
    .C(clock0),
    .D(outA_reg[31]),
    .E(1'h1),
    .Q(doutA[31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _74_ (
    .C(clock0),
    .D(outA_reg[32]),
    .E(1'h1),
    .Q(doutA[32]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _75_ (
    .C(clock0),
    .D(outA_reg[33]),
    .E(1'h1),
    .Q(doutA[33]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _76_ (
    .C(clock0),
    .D(outA_reg[34]),
    .E(1'h1),
    .Q(doutA[34]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _77_ (
    .C(clock0),
    .D(outA_reg[35]),
    .E(1'h1),
    .Q(doutA[35]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) _78_ (
    .Y(_04_),
    .A(weA)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _79_ (
    .C(clock1),
    .D(outB_reg[0]),
    .E(1'h1),
    .Q(doutB[0]),
    .R(1'h1)
  );
  RS_TDP36K #(
    .INIT_i(36864'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .MODE_BITS(81'h0db600000000000000000)
  ) inst1 (
    .ADDR_A1({ addrA, 5'h00 }),
    .ADDR_A2({ addrA[8:0], 5'h00 }),
    .ADDR_B1({ addrB, 5'h00 }),
    .ADDR_B2({ addrB[8:0], 5'h00 }),
    .BE_A1(2'h3),
    .BE_A2(2'h3),
    .BE_B1(2'h3),
    .BE_B2(2'h3),
    .CLK_A1(clock0),
    .CLK_A2(clock0),
    .CLK_B1(clock1),
    .CLK_B2(clock1),
    .FLUSH1(1'h0),
    .FLUSH2(1'h0),
    .RDATA_A1({ outA_reg[33:32], outA_reg[15:0] }),
    .RDATA_A2({ outA_reg[35:34], outA_reg[31:16] }),
    .RDATA_B1({ outB_reg[33:32], outB_reg[15:0] }),
    .RDATA_B2({ outB_reg[35:34], outB_reg[31:16] }),
    .REN_A1(_04_),
    .REN_A2(_04_),
    .REN_B1(_05_),
    .REN_B2(_05_),
    .WDATA_A1({ dinA[33:32], dinA[15:0] }),
    .WDATA_A2({ dinA[35:34], dinA[31:16] }),
    .WDATA_B1({ dinB[33:32], dinB[15:0] }),
    .WDATA_B2({ dinB[35:34], dinB[31:16] }),
    .WEN_A1(weA),
    .WEN_A2(weA),
    .WEN_B1(weB),
    .WEN_B2(weB)
  );
endmodule
