Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7992645163db41109b2e8ae507cd932f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DedicatedProcessor_behav xil_defaultlib.tb_DedicatedProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/ish/verilog/vivadoWS/240528_DedicatedProcessor1/240528_DedicatedProcessor1.srcs/sources_1/imports/new/DataPath.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/ish/verilog/vivadoWS/240528_DedicatedProcessor1/240528_DedicatedProcessor1.srcs/sources_1/imports/new/DataPath.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
