/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire [6:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_33z;
  wire [14:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_48z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [5:0] celloutsig_0_68z;
  wire [7:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire [9:0] celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire [21:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(in_data[0] ? celloutsig_0_2z[1] : celloutsig_0_2z[4]);
  assign celloutsig_0_64z = !(_00_ ? in_data[68] : celloutsig_0_14z[2]);
  assign celloutsig_1_4z = !(in_data[151] ? celloutsig_1_2z[2] : celloutsig_1_2z[5]);
  assign celloutsig_0_1z = !(in_data[55] ? celloutsig_0_0z[5] : celloutsig_0_0z[4]);
  assign celloutsig_0_18z = !(celloutsig_0_17z ? celloutsig_0_3z[14] : celloutsig_0_3z[10]);
  assign celloutsig_0_25z = !(celloutsig_0_9z[4] ? celloutsig_0_20z[0] : celloutsig_0_9z[1]);
  reg [8:0] _08_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 9'h000;
    else _08_ <= { celloutsig_0_14z[3:1], celloutsig_0_27z };
  assign { _01_[8:2], _00_, _01_[0] } = _08_;
  assign celloutsig_0_3z[14:6] = celloutsig_0_0z[3] ? { in_data[9:2], celloutsig_0_1z } : in_data[64:56];
  assign celloutsig_0_48z = celloutsig_0_25z ? celloutsig_0_43z[5:1] : celloutsig_0_20z[8:4];
  assign celloutsig_0_85z = celloutsig_0_29z[1] ? { celloutsig_0_68z[5:2], celloutsig_0_48z, celloutsig_0_22z } : { celloutsig_0_28z[3:0], celloutsig_0_43z };
  assign { celloutsig_1_3z[11], celloutsig_1_3z[7], celloutsig_1_3z[3:0] } = celloutsig_1_2z[3] ? { celloutsig_1_2z[2], 1'h1, celloutsig_1_1z } : { celloutsig_1_0z[2], 1'h0, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_4z ? { in_data[122:120], celloutsig_1_8z } : { celloutsig_1_2z[6:4], celloutsig_1_3z[7], celloutsig_1_2z[2:0], celloutsig_1_3z[3:1] };
  assign celloutsig_0_13z = celloutsig_0_2z[3] ? { celloutsig_0_3z[14:6], celloutsig_0_2z[5:4], 1'h1, celloutsig_0_2z[2], celloutsig_0_8z, celloutsig_0_10z } : { celloutsig_0_1z, celloutsig_0_3z[14:6], celloutsig_0_2z[5:4], 1'h0, celloutsig_0_2z[2:0], celloutsig_0_5z };
  assign celloutsig_0_14z = celloutsig_0_11z ? { celloutsig_0_10z, 1'h1 } : celloutsig_0_9z[4:1];
  assign celloutsig_0_24z = celloutsig_0_10z[0] ? celloutsig_0_6z[5:1] : celloutsig_0_0z[4:0];
  assign celloutsig_0_84z = & { celloutsig_0_41z[9:3], celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_8z = & { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_6z = & in_data[126:119];
  assign celloutsig_0_11z = & celloutsig_0_9z[5:1];
  assign celloutsig_0_12z = & { celloutsig_0_5z, celloutsig_0_0z[3:2] };
  assign celloutsig_0_15z = & { celloutsig_0_9z[4:0], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_17z = & celloutsig_0_14z[2:0];
  assign celloutsig_0_22z = & { celloutsig_0_18z, celloutsig_0_6z[7:5] };
  assign celloutsig_0_31z = & celloutsig_0_4z[6:2];
  assign celloutsig_0_0z = in_data[33:27] >> in_data[92:86];
  assign celloutsig_0_7z = { in_data[94], celloutsig_0_5z, celloutsig_0_1z } >> in_data[6:4];
  assign celloutsig_1_1z = celloutsig_1_0z >> celloutsig_1_0z;
  assign celloutsig_0_9z = { celloutsig_0_6z[4:3], celloutsig_0_8z, celloutsig_0_7z } >> { celloutsig_0_3z[8:6], celloutsig_0_2z[5:4], celloutsig_0_5z };
  assign celloutsig_1_10z = in_data[165:162] >> celloutsig_1_0z;
  assign celloutsig_1_19z = { celloutsig_1_9z[6:3], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_2z } >> { 1'h0, celloutsig_1_7z[8:3], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_20z = celloutsig_0_3z[14:6] >> { celloutsig_0_13z[15:10], celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_3z[13:6], celloutsig_0_2z[5:4] } >> { celloutsig_0_0z[2], celloutsig_0_20z };
  assign celloutsig_0_33z = { celloutsig_0_4z[9], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_28z } <<< { celloutsig_0_4z[6:5], celloutsig_0_27z, celloutsig_0_16z };
  assign celloutsig_0_41z = { celloutsig_0_33z[10:2], celloutsig_0_25z } <<< { celloutsig_0_10z[2:1], celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_11z };
  assign celloutsig_0_43z = { celloutsig_0_14z[1:0], celloutsig_0_11z, celloutsig_0_7z } <<< { celloutsig_0_19z[1], celloutsig_0_24z };
  assign celloutsig_1_2z = { celloutsig_1_0z[2:0], celloutsig_1_1z } <<< in_data[176:170];
  assign celloutsig_0_10z = { in_data[31:30], celloutsig_0_1z } <<< celloutsig_0_9z[3:1];
  assign celloutsig_0_16z = celloutsig_0_10z <<< celloutsig_0_10z;
  assign celloutsig_0_2z = celloutsig_0_0z[6:1] <<< in_data[21:16];
  assign celloutsig_0_28z = { celloutsig_0_4z[8:5], celloutsig_0_11z } <<< { celloutsig_0_20z[7], celloutsig_0_7z, celloutsig_0_22z };
  assign celloutsig_0_29z = celloutsig_0_27z[4:1] <<< { celloutsig_0_0z[1], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_0_4z = { in_data[91:83], celloutsig_0_1z } ^ { in_data[87:84], celloutsig_0_2z };
  assign celloutsig_0_68z = { celloutsig_0_64z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_22z } ^ celloutsig_0_20z[8:3];
  assign celloutsig_0_6z = in_data[20:13] ^ celloutsig_0_3z[14:7];
  assign celloutsig_1_0z = in_data[136:133] ^ in_data[115:112];
  assign celloutsig_1_8z = { celloutsig_1_2z[4], celloutsig_1_3z[7], celloutsig_1_2z[2:0], celloutsig_1_3z[3:2] } ^ { celloutsig_1_0z[2:0], celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_7z[8:6] ^ celloutsig_1_9z[5:3];
  assign celloutsig_0_19z = { celloutsig_0_6z[0], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_10z } ^ { celloutsig_0_3z[8:6], celloutsig_0_2z[5:4], celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_27z = { celloutsig_0_23z[4:0], celloutsig_0_22z } ^ celloutsig_0_3z[14:9];
  assign celloutsig_1_7z[8:0] = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z } ^ { celloutsig_1_2z[4:0], celloutsig_1_1z };
  assign out_data[129:128] = celloutsig_1_7z[8:7] ^ celloutsig_1_8z[2:1];
  assign _01_[1] = _00_;
  assign celloutsig_0_3z[5:0] = celloutsig_0_2z;
  assign { celloutsig_1_3z[10:8], celloutsig_1_3z[6:4] } = { celloutsig_1_2z[6:4], celloutsig_1_2z[2:0] };
  assign celloutsig_1_7z[9] = 1'h0;
  assign { out_data[130], out_data[117:96], out_data[32], out_data[9:0] } = { celloutsig_1_8z[3], celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
