Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a8bcf7b3c9fd4db49a7c473bbe949b2f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Core_tb_behav xil_defaultlib.Core_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port inst [F:/Vivado labs/Xpart-RV64/code/src/Core.v:30]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port inst_IF_ID [F:/Vivado labs/Xpart-RV64/code/src/SCPU.v:79]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port inst_IF_ID [F:/Vivado labs/Xpart-RV64/code/src/SCPU.v:91]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port inst [F:/Vivado labs/Xpart-RV64/code/src/SCPU.v:154]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port inst [F:/Vivado labs/Xpart-RV64/code/src/SCPU.v:178]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port pc_IF_ID [F:/Vivado labs/Xpart-RV64/code/src/SCPU.v:179]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 64 for port pc_src_EX_MEM [F:/Vivado labs/Xpart-RV64/code/src/SCPU.v:425]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 16 for port a [F:/Vivado labs/Xpart-RV64/code/src/Core.v:50]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port spo [F:/Vivado labs/Xpart-RV64/code/src/Core.v:51]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 11 for port addra [F:/Vivado labs/Xpart-RV64/lab5.srcs/sources_1/new/designed_ram.v:63]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 11 for port addra [F:/Vivado labs/Xpart-RV64/lab5.srcs/sources_1/new/designed_ram.v:71]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 11 for port addra [F:/Vivado labs/Xpart-RV64/lab5.srcs/sources_1/new/designed_ram.v:79]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 11 for port addra [F:/Vivado labs/Xpart-RV64/lab5.srcs/sources_1/new/designed_ram.v:87]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 11 for port addra [F:/Vivado labs/Xpart-RV64/lab5.srcs/sources_1/new/designed_ram.v:95]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 11 for port addra [F:/Vivado labs/Xpart-RV64/lab5.srcs/sources_1/new/designed_ram.v:103]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 11 for port addra [F:/Vivado labs/Xpart-RV64/lab5.srcs/sources_1/new/designed_ram.v:111]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 11 for port addra [F:/Vivado labs/Xpart-RV64/lab5.srcs/sources_1/new/designed_ram.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.IF_ID_reg
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.mycontrol
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.ID_EX_reg
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_reg
Compiling module xil_defaultlib.MEM_WB_reg
Compiling module xil_defaultlib.SCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.Rom
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.designed_ram
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.Core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Core_tb_behav
