--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35447 paths analyzed, 1140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.707ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_17 (SLICE_X10Y12.B2), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.632ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.348 - 0.388)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y15.C4      net (fanout=17)       0.993   inst_wd<4>
    SLICE_X14Y15.C       Tilo                  0.204   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_o_data_a141
    DSP48_X0Y4.B7        net (fanout=6)        0.877   seq_tx_data<7>
    DSP48_X0Y4.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y12.B2      net (fanout=4)        1.514   seq_/alu_/mult_data<1>
    SLICE_X10Y12.CLK     Tas                   0.289   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT81
                                                       seq_/rf_/rf_3_17
    -------------------------------------------------  ---------------------------
    Total                                      7.632ns (4.248ns logic, 3.384ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_39 (FF)
  Destination:          seq_/rf_/rf_3_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.258 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_39 to seq_/rf_/rf_3_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.DQ      Tcko                  0.408   seq_/rf_/rf_3<39>
                                                       seq_/rf_/rf_3_39
    SLICE_X14Y15.C1      net (fanout=3)        0.975   seq_/rf_/rf_3<39>
    SLICE_X14Y15.C       Tilo                  0.204   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_o_data_a141
    DSP48_X0Y4.B7        net (fanout=6)        0.877   seq_tx_data<7>
    DSP48_X0Y4.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y12.B2      net (fanout=4)        1.514   seq_/alu_/mult_data<1>
    SLICE_X10Y12.CLK     Tas                   0.289   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT81
                                                       seq_/rf_/rf_3_17
    -------------------------------------------------  ---------------------------
    Total                                      7.631ns (4.265ns logic, 3.366ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.558ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.348 - 0.388)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.BQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X14Y15.C5      net (fanout=17)       0.919   inst_wd<5>
    SLICE_X14Y15.C       Tilo                  0.204   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_o_data_a141
    DSP48_X0Y4.B7        net (fanout=6)        0.877   seq_tx_data<7>
    DSP48_X0Y4.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y12.B2      net (fanout=4)        1.514   seq_/alu_/mult_data<1>
    SLICE_X10Y12.CLK     Tas                   0.289   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT81
                                                       seq_/rf_/rf_3_17
    -------------------------------------------------  ---------------------------
    Total                                      7.558ns (4.248ns logic, 3.310ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_18 (SLICE_X10Y12.C3), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.461ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.348 - 0.388)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y15.C4      net (fanout=17)       0.993   inst_wd<4>
    SLICE_X14Y15.C       Tilo                  0.204   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_o_data_a141
    DSP48_X0Y4.B7        net (fanout=6)        0.877   seq_tx_data<7>
    DSP48_X0Y4.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y12.C3      net (fanout=4)        1.343   seq_/alu_/mult_data<2>
    SLICE_X10Y12.CLK     Tas                   0.289   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT91
                                                       seq_/rf_/rf_3_18
    -------------------------------------------------  ---------------------------
    Total                                      7.461ns (4.248ns logic, 3.213ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_39 (FF)
  Destination:          seq_/rf_/rf_3_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.460ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.258 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_39 to seq_/rf_/rf_3_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.DQ      Tcko                  0.408   seq_/rf_/rf_3<39>
                                                       seq_/rf_/rf_3_39
    SLICE_X14Y15.C1      net (fanout=3)        0.975   seq_/rf_/rf_3<39>
    SLICE_X14Y15.C       Tilo                  0.204   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_o_data_a141
    DSP48_X0Y4.B7        net (fanout=6)        0.877   seq_tx_data<7>
    DSP48_X0Y4.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y12.C3      net (fanout=4)        1.343   seq_/alu_/mult_data<2>
    SLICE_X10Y12.CLK     Tas                   0.289   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT91
                                                       seq_/rf_/rf_3_18
    -------------------------------------------------  ---------------------------
    Total                                      7.460ns (4.265ns logic, 3.195ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.387ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.348 - 0.388)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.BQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X14Y15.C5      net (fanout=17)       0.919   inst_wd<5>
    SLICE_X14Y15.C       Tilo                  0.204   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_o_data_a141
    DSP48_X0Y4.B7        net (fanout=6)        0.877   seq_tx_data<7>
    DSP48_X0Y4.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y12.C3      net (fanout=4)        1.343   seq_/alu_/mult_data<2>
    SLICE_X10Y12.CLK     Tas                   0.289   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT91
                                                       seq_/rf_/rf_3_18
    -------------------------------------------------  ---------------------------
    Total                                      7.387ns (4.248ns logic, 3.139ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_38 (SLICE_X12Y15.C3), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.348ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.346 - 0.388)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y15.C4      net (fanout=17)       0.993   inst_wd<4>
    SLICE_X14Y15.C       Tilo                  0.204   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_o_data_a141
    DSP48_X0Y4.B7        net (fanout=6)        0.877   seq_tx_data<7>
    DSP48_X0Y4.M6        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y15.C3      net (fanout=4)        1.178   seq_/alu_/mult_data<6>
    SLICE_X12Y15.CLK     Tas                   0.341   seq_/rf_/rf_3<39>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT131
                                                       seq_/rf_/rf_3_38
    -------------------------------------------------  ---------------------------
    Total                                      7.348ns (4.300ns logic, 3.048ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_39 (FF)
  Destination:          seq_/rf_/rf_3_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.347ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_39 to seq_/rf_/rf_3_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.DQ      Tcko                  0.408   seq_/rf_/rf_3<39>
                                                       seq_/rf_/rf_3_39
    SLICE_X14Y15.C1      net (fanout=3)        0.975   seq_/rf_/rf_3<39>
    SLICE_X14Y15.C       Tilo                  0.204   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_o_data_a141
    DSP48_X0Y4.B7        net (fanout=6)        0.877   seq_tx_data<7>
    DSP48_X0Y4.M6        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y15.C3      net (fanout=4)        1.178   seq_/alu_/mult_data<6>
    SLICE_X12Y15.CLK     Tas                   0.341   seq_/rf_/rf_3<39>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT131
                                                       seq_/rf_/rf_3_38
    -------------------------------------------------  ---------------------------
    Total                                      7.347ns (4.317ns logic, 3.030ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.274ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.346 - 0.388)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.BQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X14Y15.C5      net (fanout=17)       0.919   inst_wd<5>
    SLICE_X14Y15.C       Tilo                  0.204   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_o_data_a141
    DSP48_X0Y4.B7        net (fanout=6)        0.877   seq_tx_data<7>
    DSP48_X0Y4.M6        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y15.C3      net (fanout=4)        1.178   seq_/alu_/mult_data<6>
    SLICE_X12Y15.CLK     Tas                   0.341   seq_/rf_/rf_3<39>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT131
                                                       seq_/rf_/rf_3_38
    -------------------------------------------------  ---------------------------
    Total                                      7.274ns (4.300ns logic, 2.974ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_43 (SLICE_X8Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_43 (FF)
  Destination:          seq_/rf_/rf_3_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_43 to seq_/rf_/rf_3_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.DQ       Tcko                  0.200   seq_/rf_/rf_3<43>
                                                       seq_/rf_/rf_3_43
    SLICE_X8Y19.D6       net (fanout=3)        0.023   seq_/rf_/rf_3<43>
    SLICE_X8Y19.CLK      Tah         (-Th)    -0.190   seq_/rf_/rf_3<43>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT31
                                                       seq_/rf_/rf_3_43
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_24 (SLICE_X8Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_24 (FF)
  Destination:          seq_/rf_/rf_3_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_24 to seq_/rf_/rf_3_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.AQ       Tcko                  0.200   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_24
    SLICE_X8Y18.A6       net (fanout=3)        0.026   seq_/rf_/rf_3<24>
    SLICE_X8Y18.CLK      Tah         (-Th)    -0.190   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT151
                                                       seq_/rf_/rf_3_24
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_27 (SLICE_X8Y18.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_27 (FF)
  Destination:          seq_/rf_/rf_3_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_27 to seq_/rf_/rf_3_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.200   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_27
    SLICE_X8Y18.D6       net (fanout=3)        0.026   seq_/rf_/rf_3<27>
    SLICE_X8Y18.CLK      Tah         (-Th)    -0.190   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT31
                                                       seq_/rf_/rf_3_27
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y17.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.707|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35447 paths, 0 nets, and 1519 connections

Design statistics:
   Minimum period:   7.707ns{1}   (Maximum frequency: 129.752MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 18 12:35:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



