<!-- Creator     : groff version 1.22.4 -->
<!-- CreationDate: Mon May 29 22:55:29 2023 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>LIBCXL</title>

</head>
<body>
<h1>libcxl</h1>



<h2>NAME
<a name="NAME"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">libcxl &minus;
A library to interact with CXL devices through sysfs(5) and
ioctl(2) interfaces</p>

<h2>SYNOPSIS
<a name="SYNOPSIS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">#include
&lt;cxl/libcxl.h&gt; <br>
cc ... &minus;lcxl</p>

<h2>DESCRIPTION
<a name="DESCRIPTION"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">libcxl provides
interfaces to interact with CXL devices in Linux, using
sysfs interfaces for most kernel interactions, and the
ioctl() interface for command submission.</p>

<p style="margin-left:11%; margin-top: 1em">The starting
point for all library interfaces is a <i>cxl_ctx</i> object,
returned by linklibcxl:cxl_new[3]. CXL <i>Type 3</i> memory
devices and other CXL device objects are descendants of the
cxl_ctx object, and can be iterated via an object an
iterator API of the form
cxl_&lt;object&gt;_foreach(&lt;parent object&gt;, &lt;object
iterator&gt;).</p>

<h2>MEMDEVS
<a name="MEMDEVS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">The object
representing a CXL memory expander (Type 3 device) is
<i>struct cxl_memdev</i>. Library interfaces related to
these devices have the prefix <i>cxl_memdev_</i>. These
interfaces are mostly associated with sysfs interactions
(unless otherwise noted in their respective documentation
sections). They are typically used to retrieve data
published by the kernel, or to send data or trigger kernel
operations for a given device.</p>

<p style="margin-left:11%; margin-top: 1em"><b>MEMDEV:
Enumeration</b></p>

<p style="margin-left:17%;">struct cxl_memdev
*cxl_memdev_get_first(struct cxl_ctx *ctx); <br>
struct cxl_memdev *cxl_memdev_get_next(struct cxl_memdev
*memdev); <br>
struct cxl_ctx *cxl_memdev_get_ctx(struct cxl_memdev
*memdev); <br>
const char *cxl_memdev_get_host(struct cxl_memdev *memdev)
<br>
struct cxl_memdev *cxl_endpoint_get_memdev(struct
cxl_endpoint *endpoint);</p>

<p style="margin-left:17%; margin-top: 1em">#define
cxl_memdev_foreach(ctx, memdev) \ <br>
for (memdev = cxl_memdev_get_first(ctx); \ <br>
memdev != NULL; \ <br>
memdev = cxl_memdev_get_next(memdev))</p>

<p style="margin-left:11%; margin-top: 1em">CXL memdev
instances are enumerated from the global library context
<i>struct cxl_ctx</i>. By default a memdev only offers a
portal to submit memory device commands, see the port,
decoder, and endpoint APIs to determine what if any CXL
Memory Resources are reachable given a specific memdev.</p>

<p style="margin-left:11%; margin-top: 1em">The host of a
memdev is the PCIe Endpoint device that registered its CXL
capabilities with the Linux CXL core.</p>

<p style="margin-left:11%; margin-top: 1em"><b>MEMDEV:
Attributes</b></p>

<p style="margin-left:17%;">int cxl_memdev_get_id(struct
cxl_memdev *memdev); <br>
unsigned long long cxl_memdev_get_serial(struct cxl_memdev
*memdev); <br>
const char *cxl_memdev_get_devname(struct cxl_memdev
*memdev); <br>
int cxl_memdev_get_major(struct cxl_memdev *memdev); <br>
int cxl_memdev_get_minor(struct cxl_memdev *memdev); <br>
unsigned long long cxl_memdev_get_pmem_size(struct
cxl_memdev *memdev); <br>
unsigned long long cxl_memdev_get_ram_size(struct cxl_memdev
*memdev); <br>
const char *cxl_memdev_get_firmware_version(struct
cxl_memdev *memdev); <br>
size_t cxl_memdev_get_label_size(struct cxl_memdev *memdev);
<br>
int cxl_memdev_nvdimm_bridge_active(struct cxl_memdev
*memdev); <br>
int cxl_memdev_get_numa_node(struct cxl_memdev *memdev);</p>

<p style="margin-left:11%; margin-top: 1em">A memdev is
given a kernel device name of the form &quot;mem%d&quot;
where an id (cxl_memdev_get_id()) is dynamically allocated
as devices are discovered. Note that there are no guarantees
that ids / kernel device names for memdevs are stable from
one boot to the next, devices are enumerated asynchronously.
If a stable identifier is use cxl_memdev_get_serial() which
returns a value according to the <i>Device Serial Number
Extended Capability</i> in the PCIe 5.0 Base
Specification.</p>

<p style="margin-left:11%; margin-top: 1em">The character
device node for command submission can be found by default
at /dev/cxl/mem%d, or created with a major / minor returned
from cxl_memdev_get_{major,minor}().</p>

<p style="margin-left:11%; margin-top: 1em">The
<i>pmem_size</i> and <i>ram_size</i> attributes return the
current provisioning of DPA (Device Physical Address / local
capacity) in the device.</p>


<p style="margin-left:11%; margin-top: 1em">cxl_memdev_get_numa_node()
returns the affinitized CPU node number if available or
&minus;1 otherwise.</p>

<p style="margin-left:11%; margin-top: 1em"><b>MEMDEV:
Control</b></p>

<p style="margin-left:17%;">int
cxl_memdev_disable_invalidate(struct cxl_memdev *memdev);
<br>
int cxl_memdev_enable(struct cxl_memdev *memdev);</p>

<p style="margin-left:11%; margin-top: 1em">When a memory
device is disabled it unregisters its associated endpoints
and potentially intervening switch ports if there are no
other memdevs pinning that port active. That means that any
existing port objects that the library has previously
returned are in valid and need to be re&minus;read. Callers
must be careful to re&minus;retrieve port objects after
cxl_memdev_disable_invalidate(). Any usage of a previously
obtained port object after a cxl_memdev_disable_invalidate()
call is a use&minus;after&minus;free programming error. It
follows that after cxl_memdev_enable() new ports may appear
in the topology that were not previously enumerable.</p>


<p style="margin-left:17%; margin-top: 1em"><b><big>Note</big></b>
<br>
cxl_memdev_disable_invalidate() will force disable the
memdev regardless of whether the memory provided by the
device is in active use by the operating system. Callers
take responsibility for assuring that it is safe to disable
the memory device. Otherwise, this call can be as
destructive as ripping a DIMM out of a running system. Like
all other libcxl calls that mutate the system state or
divulge security sensitive information this call requires
root / CAP_SYS_ADMIN.</p>


<p style="margin-left:11%; margin-top: 1em"><b><big>MEMDEV:
Commands</big></b></p>

<p style="margin-left:17%;"><big>struct cxl_cmd
*cxl_cmd_new_raw(struct cxl_memdev *memdev, int opcode);
<br>
struct cxl_cmd *cxl_cmd_new_identify(struct cxl_memdev
*memdev); <br>
struct cxl_cmd *cxl_cmd_new_get_health_info(struct
cxl_memdev *memdev); <br>
struct cxl_cmd *cxl_cmd_new_get_alert_config(struct
cxl_memdev *memdev); <br>
struct cxl_cmd *cxl_cmd_new_read_label(struct cxl_memdev
*memdev, <br>
unsigned int offset, unsigned int length); <br>
struct cxl_cmd *cxl_cmd_new_write_label(struct cxl_memdev
*memdev, void *buf, <br>
unsigned int offset, unsigned int length); <br>
int cxl_memdev_zero_label(struct cxl_memdev *memdev, size_t
length, <br>
size_t offset); <br>
int cxl_memdev_read_label(struct cxl_memdev *memdev, void
*buf, size_t length, <br>
size_t offset); <br>
int cxl_memdev_write_label(struct cxl_memdev *memdev, void
*buf, size_t length, <br>
size_t offset); <br>
struct cxl_cmd *cxl_cmd_new_get_partition(struct cxl_memdev
*memdev); <br>
struct cxl_cmd *cxl_cmd_new_set_partition(struct cxl_memdev
*memdev, <br>
unsigned long long volatile_size);</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>A
<i>cxl_cmd</i> is a reference counted object which is used
to perform <i>Mailbox</i> commands as described in the CXL
Specification. A <i>cxl_cmd</i> object is tied to a
<i>cxl_memdev</i>. Associated library interfaces have the
prefix <i>cxl_cmd_</i>. Within this sub&minus;class of
interfaces, there are:</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>&bull;
<i>cxl_cmd_new_*()</i> interfaces that allocate a new
cxl_cmd object for a given command type targeted at a given
memdev. As part of the command instantiation process the
library validates that the command is supported by the
memory device, otherwise it returns NULL to indicate <i>no
support</i>. The libcxl command id is translated by the
kernel into a CXL standard opcode. See the potential command
ids in /usr/include/linux/cxl_mem.h.</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>&bull;
<i>cxl_cmd_&lt;name&gt;_set_&lt;field&gt;</i> interfaces
that set specific fields in a cxl_cmd</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>&bull;
<i>cxl_cmd_submit</i> which submits the command via
ioctl()</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>&bull;
<i>cxl_cmd_&lt;name&gt;_get_&lt;field&gt;</i> interfaces
that get specific fields out of the command
response</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>&bull;
<i>cxl_cmd_get_*</i> interfaces to get general command
related information.</big></p>


<p style="margin-left:11%; margin-top: 1em"><big>cxl_cmd_new_raw()
supports so called <i>RAW</i> commands where the command id
is <i>RAW</i> and it carries an unmodified CXL memory device
command payload associated with the <i>opcode</i> argument.
Given the kernel does minimal input validation on these
commands typically raw commands are not supported by the
kernel outside debug build scenarios. libcxl is limited to
supporting commands that appear in the CXL standard / public
specifications.</big></p>


<p style="margin-left:11%; margin-top: 1em"><big>cxl_memdev{read,write,zero}_label()
are helpers for marshaling multiple label access commands
over an arbitrary extent of the device&rsquo;s label
area.</big></p>


<p style="margin-left:11%; margin-top: 1em"><big>cxl_cmd_partition_set_mode()
supports selecting NEXTBOOT or IMMEDIATE mode. When
CXL_SETPART_IMMEDIATE mode is set, it is the caller&acirc;s
responsibility to avoid immediate changes to partitioning
when the device is in use. When CXL_SETPART_NEXTBOOT mode is
set, the change in partitioning shall become the
&acirc;next&acirc; configuration, to become active on the
next device reset.</big></p>

<h2>BUSES
<a name="BUSES"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em"><big>The CXL
Memory space is CPU and Device coherent. The address ranges
that support coherent access are described by platform
firmware and communicated to the operating system via a CXL
root object <i>struct cxl_bus</i>.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big><b>BUS:
Enumeration</b></big></p>

<p style="margin-left:17%;"><big>struct cxl_bus
*cxl_bus_get_first(struct cxl_ctx *ctx); <br>
struct cxl_bus *cxl_bus_get_next(struct cxl_bus *bus); <br>
struct cxl_ctx *cxl_bus_get_ctx(struct cxl_bus *bus); <br>
struct cxl_bus *cxl_memdev_get_bus(struct cxl_memdev
*memdev); <br>
struct cxl_bus *cxl_port_get_bus(struct cxl_port *port);
<br>
struct cxl_bus *cxl_endpoint_get_bus(struct cxl_endpoint
*endpoint);</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>#define
cxl_bus_foreach(ctx, bus) \ <br>
for (bus = cxl_bus_get_first(ctx); bus != NULL; \ <br>
bus = cxl_bus_get_next(bus))</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>When a
memdev is active it has established a CXL port hierarchy
between itself and the root of its associated CXL topology.
The cxl_{memdev,endpoint}_get_bus() helpers walk that
topology to retrieve the associated bus object.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big><b>BUS:
Attributes</b></big></p>

<p style="margin-left:17%;"><big>const char
*cxl_bus_get_provider(struct cxl_bus *bus); <br>
const char *cxl_bus_get_devname(struct cxl_bus *bus); <br>
int cxl_bus_get_id(struct cxl_bus *bus);</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The
provider name of a bus is a persistent name that is
independent of discovery order. The possible provider names
are <i>ACPI.CXL</i> and <i>cxl_test</i>. The devname and id
attributes, like other objects, are just the kernel device
names that are subject to change based on discovery
order.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big><b>BUS:
Control</b></big></p>

<p style="margin-left:17%;"><big>int
cxl_bus_disable_invalidate(struct cxl_bus *bus);</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>An entire
CXL topology can be torn down with this API. Like other
_invalidate APIs callers must assume that all library
objects have been freed. This one goes one step further and
also frees the @bus argument. This may crash the system and
is only useful in kernel driver development
scenarios.</big></p>

<h2>PORTS
<a name="PORTS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em"><big>CXL ports
track the PCIe hierarchy between a platform firmware CXL
root object, through CXL / PCIe Host Bridges, CXL / PCIe
Root Ports, and CXL / PCIe Switch Ports.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big><b>PORT:
Enumeration</b></big></p>

<p style="margin-left:17%;"><big>struct cxl_port
*cxl_bus_get_port(struct cxl_bus *bus); <br>
struct cxl_port *cxl_port_get_first(struct cxl_port
*parent); <br>
struct cxl_port *cxl_port_get_next(struct cxl_port *port);
<br>
struct cxl_port *cxl_port_get_parent(struct cxl_port *port);
<br>
struct cxl_ctx *cxl_port_get_ctx(struct cxl_port *port);
<br>
const char *cxl_port_get_host(struct cxl_port *port); <br>
struct cxl_port *cxl_decoder_get_port(struct cxl_decoder
*decoder); <br>
struct cxl_port *cxl_port_get_next_all(struct cxl_port
*port, <br>
const struct cxl_port *top); <br>
struct cxl_port *cxl_dport_get_port(struct cxl_dport
*dport);</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>#define
cxl_port_foreach(parent, port) \ <br>
for (port = cxl_port_get_first(parent); port != NULL; \ <br>
port = cxl_port_get_next(port))</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>#define
cxl_port_foreach_all(top, port) \ <br>
for (port = cxl_port_get_first(top); port != NULL; \ <br>
port = cxl_port_get_next_all(port, top))</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>A bus
object encapsulates a CXL port object. Use
cxl_bus_get_port() to use generic port APIs on root
objects.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>Ports are
hierarchical. All but the a root object have another CXL
port as a parent object retrievable via
cxl_port_get_parent().</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The root
port of a hiearchy can be retrieved via any port instance in
that hierarchy via cxl_port_get_bus().</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The host
of a port is the corresponding device name of the PCIe Root
Port, or Switch Upstream Port with CXL
capabilities.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The
cxl_port_foreach_all() helper does a depth first iteration
of all ports beneath the <i>top</i> port argument.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big><b>PORT:
Control</b>
&sim;&sim;&sim;&sim;&sim;&sim;&sim;&sim;&sim;&sim;&sim;&sim;&sim;&sim;&sim;&sim;&sim;&sim;&sim;</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>int
cxl_port_disable_invalidate(struct cxl_port *port); int
cxl_port_enable(struct cxl_port *port);
&minus;&minus;&minus; cxl_port_disable_invalidate() is a
violent operation that disables entire sub&minus;tree of CXL
Memory Device and Ports, only use it for test / debug
scenarios, or ensuring that all impacted devices are
deactivated first.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big><b>PORT:
Attributes</b></big></p>

<p style="margin-left:17%;"><big>const char
*cxl_port_get_devname(struct cxl_port *port); <br>
int cxl_port_get_id(struct cxl_port *port); <br>
int cxl_port_is_enabled(struct cxl_port *port); <br>
bool cxl_port_is_root(struct cxl_port *port); <br>
bool cxl_port_is_switch(struct cxl_port *port); <br>
bool cxl_port_is_endpoint(struct cxl_port *port); <br>
int cxl_port_get_depth(struct cxl_port *port); <br>
bool cxl_port_hosts_memdev(struct cxl_port *port, struct
cxl_memdev *memdev); <br>
int cxl_port_get_nr_dports(struct cxl_port *port);</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The port
type is communicated via cxl_port_is_&lt;type&gt;(). An
<i>enabled</i> port is one that has succeeded in discovering
the CXL component registers in the host device and has
enumerated its downstream ports. In order for a memdev to be
enabled for CXL memory operation all CXL ports in its
ancestry must also be enabled including a root port, an
arbitrary number of intervening switch ports, and a terminal
endpoint port.</big></p>


<p style="margin-left:11%; margin-top: 1em"><big>cxl_port_hosts_memdev()
returns true if the port&rsquo;s host appears in the memdev
host&rsquo;s device topology ancestry.</big></p>


<p style="margin-left:11%; margin-top: 1em"><big><b>DPORTS</b>
<br>
A CXL dport object represents a CXL / PCIe Switch Downstream
Port, or a CXL / PCIe host bridge.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big><b>DPORT:
Enumeration</b></big></p>

<p style="margin-left:17%;"><big>struct cxl_dport
*cxl_dport_get_first(struct cxl_port *port); <br>
struct cxl_dport *cxl_dport_get_next(struct cxl_dport
*dport); <br>
struct cxl_dport *cxl_port_get_dport_by_memdev(struct
cxl_port *port, <br>
struct cxl_memdev *memdev);</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>#define
cxl_dport_foreach(port, dport) \ <br>
for (dport = cxl_dport_get_first(port); dport != NULL; \
<br>
dport = cxl_dport_get_next(dport))</big></p>

<p style="margin-left:11%; margin-top: 1em"><big><b>DPORT:
Attributes</b></big></p>

<p style="margin-left:17%;"><big>const char
*cxl_dport_get_devname(struct cxl_dport *dport); <br>
const char *cxl_dport_get_physical_node(struct cxl_dport
*dport); <br>
int cxl_dport_get_id(struct cxl_dport *dport); <br>
bool cxl_dport_maps_memdev(struct cxl_dport *dport, struct
cxl_memdev *memdev);</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The id of
a dport is the hardware identifier used by an upstream port
to reference a downstream port. The physical node of a dport
is only available for platform firmware defined downstream
ports and alias the companion object, like a PCI host
bridge, in the PCI device hierarchy.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The
cxl_dport_maps_memdev() helper checks if a dport is an
ancestor of a given memdev.</big></p>

<h2>ENDPOINTS
<a name="ENDPOINTS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em"><big>CXL
endpoint objects encapsulate the set of host&minus;managed
device&minus;memory (HDM) decoders in a physical memory
device. The endpoint is the last hop in a decoder chain that
translate SPA to DPA (system&minus;physical&minus;address to
device&minus;local&minus;physical&minus;address).</big></p>


<p style="margin-left:11%; margin-top: 1em"><big><b>ENDPOINT:
Enumeration</b></big></p>

<p style="margin-left:17%;"><big>struct cxl_endpoint
*cxl_endpoint_get_first(struct cxl_port *parent); <br>
struct cxl_endpoint *cxl_endpoint_get_next(struct
cxl_endpoint *endpoint); <br>
struct cxl_ctx *cxl_endpoint_get_ctx(struct cxl_endpoint
*endpoint); <br>
struct cxl_port *cxl_endpoint_get_parent(struct cxl_endpoint
*endpoint); <br>
struct cxl_port *cxl_endpoint_get_port(struct cxl_endpoint
*endpoint); <br>
const char *cxl_endpoint_get_host(struct cxl_endpoint
*endpoint); <br>
struct cxl_endpoint *cxl_memdev_get_endpoint(struct
cxl_memdev *memdev); <br>
struct cxl_endpoint *cxl_port_to_endpoint(struct cxl_port
*port);</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>#define
cxl_endpoint_foreach(port, endpoint) \ <br>
for (endpoint = cxl_endpoint_get_first(port); endpoint !=
NULL; \ <br>
endpoint = cxl_endpoint_get_next(endpoint))</big></p>


<p style="margin-left:11%; margin-top: 1em"><big><b>ENDPOINT:
Attributes</b></big></p>

<p style="margin-left:17%;"><big>const char
*cxl_endpoint_get_devname(struct cxl_endpoint *endpoint);
<br>
int cxl_endpoint_get_id(struct cxl_endpoint *endpoint); <br>
int cxl_endpoint_is_enabled(struct cxl_endpoint
*endpoint);</big></p>

<h2>DECODERS
<a name="DECODERS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em"><big>Decoder
objects are associated with the &quot;HDM Decoder
Capability&quot; published in Port devices and CXL capable
PCIe endpoints. The kernel additionally models platform
firmware described CXL memory ranges (like the ACPI
CEDT.CFMWS) as static decoder objects. They route System
Physical Addresses through a port topology to an endpoint
decoder that does the final translation from SPA to DPA
(system&minus;physical&minus;address to
device&minus;local&minus;physical&minus;address).</big></p>


<p style="margin-left:11%; margin-top: 1em"><big><b>DECODER:
Enumeration</b></big></p>

<p style="margin-left:17%;"><big>struct cxl_decoder
*cxl_decoder_get_first(struct cxl_port *port); <br>
struct cxl_decoder *cxl_decoder_get_next(struct cxl_decoder
*decoder); <br>
struct cxl_ctx *cxl_decoder_get_ctx(struct cxl_decoder
*decoder); <br>
struct cxl_decoder *cxl_target_get_decoder(struct cxl_target
*target);</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>#define
cxl_decoder_foreach(port, decoder) \ <br>
for (decoder = cxl_decoder_get_first(port); decoder != NULL;
\ <br>
decoder = cxl_decoder_get_next(decoder))</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The
definition of a CXL port in libcxl is an object that hosts
one or more CXL decoder objects.</big></p>


<p style="margin-left:11%; margin-top: 1em"><big><b>DECODER:
Attributes</b></big></p>

<p style="margin-left:17%;"><big>unsigned long long
cxl_decoder_get_resource(struct cxl_decoder *decoder); <br>
unsigned long long cxl_decoder_get_size(struct cxl_decoder
*decoder); <br>
unsigned long long cxl_decoder_get_dpa_resource(struct
cxl_decoder *decoder); <br>
unsigned long long cxl_decoder_get_dpa_size(struct
cxl_decoder *decoder); <br>
int cxl_decoder_set_dpa_size(struct cxl_decoder *decoder,
unsigned long long size); <br>
const char *cxl_decoder_get_devname(struct cxl_decoder
*decoder); <br>
int cxl_decoder_get_id(struct cxl_decoder *decoder); <br>
int cxl_decoder_get_nr_targets(struct cxl_decoder *decoder);
<br>
struct cxl_region *cxl_decoder_get_region(struct cxl_decoder
*decoder);</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>enum
cxl_decoder_target_type { <br>
CXL_DECODER_TTYPE_UNKNOWN, <br>
CXL_DECODER_TTYPE_EXPANDER, <br>
CXL_DECODER_TTYPE_ACCELERATOR, <br>
};</big></p>


<p style="margin-left:17%; margin-top: 1em"><big>cxl_decoder_get_target_type(struct
cxl_decoder *decoder);</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>enum
cxl_decoder_mode { <br>
CXL_DECODER_MODE_NONE, <br>
CXL_DECODER_MODE_MIXED, <br>
CXL_DECODER_MODE_PMEM, <br>
CXL_DECODER_MODE_RAM, <br>
}; <br>
enum cxl_decoder_mode cxl_decoder_get_mode(struct
cxl_decoder *decoder); <br>
int cxl_decoder_set_mode(struct cxl_decoder *decoder, enum
cxl_decoder_mode mode);</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>bool
cxl_decoder_is_pmem_capable(struct cxl_decoder *decoder);
<br>
bool cxl_decoder_is_volatile_capable(struct cxl_decoder
*decoder); <br>
bool cxl_decoder_is_mem_capable(struct cxl_decoder
*decoder); <br>
bool cxl_decoder_is_accelmem_capable(struct cxl_decoder
*decoder); <br>
bool cxl_decoder_is_locked(struct cxl_decoder
*decoder);</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The kernel
protects the enumeration of the physical address layout of
the system. Without CAP_SYS_ADMIN cxl_decoder_get_resource()
returns ULLONG_MAX to indicate that the address information
was not retrievable. Otherwise, cxl_decoder_get_resource()
returns the currently programmed value of the base of the
decoder&rsquo;s decode range. A zero&minus;sized decoder
indicates a disabled decoder.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>Root level
decoders only support limited set of memory types in their
address range. The cxl_decoder_is_&lt;memtype&gt;_capable()
helpers identify what is supported. Switch level decoders,
in contrast are capable of routing any memory type, i.e.
they just forward along the memory type support from their
parent port. Endpoint decoders follow the capabilities of
their host memory device.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The
capabilities of a decoder are not to be confused with their
type / mode. The type ultimately depends on the endpoint.
For example an accelerator requires all decoders in its
ancestry to be set to CXL_DECODER_TTYPE_ACCELERATOR, and
conversely plain memory expander devices require
CXL_DECODER_TTYPE_EXPANDER.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>Platform
firmware may setup the CXL decode hierarchy before the OS
boots, and may additionally require that the OS not change
the decode settings. This property is indicated by the
cxl_decoder_is_locked() API.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>When a
decoder is associated with a region cxl_decoder_get_region()
returns that region object. Note that it is only applicable
to switch and endpoint decoders as root decoders have a 1:N
relationship with regions. Use cxl_region_foreach() for the
similar functionality for root decoders.</big></p>


<p style="margin-left:11%; margin-top: 1em"><big><b>TARGETS</b>
<br>
A root or switch level decoder takes an SPA
(system&minus;physical&minus;address) as input and routes it
to a downstream port. Which downstream port depends on the
downstream port&rsquo;s position in the interleave. A
<i>struct cxl_target</i> object represents the properties of
a given downstream port relative to its interleave
configuration.</big></p>


<p style="margin-left:11%; margin-top: 1em"><big><b>TARGET:
Enumeration</b></big></p>

<p style="margin-left:17%;"><big>struct cxl_target
*cxl_decoder_get_target_by_memdev(struct cxl_decoder
*decoder, <br>
struct cxl_memdev *memdev); <br>
struct cxl_target * <br>
cxl_decoder_get_target_by_position(struct cxl_decoder
*decoder, int position); <br>
struct cxl_target *cxl_target_get_first(struct cxl_decoder
*decoder); <br>
struct cxl_target *cxl_target_get_next(struct cxl_target
*target);</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>#define
cxl_target_foreach(decoder, target) \ <br>
for (target = cxl_target_get_first(decoder); target != NULL;
\ <br>
target = cxl_target_get_next(target))</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>Target
objects can only be enumerated if the decoder has been
configured, for switch decoders. For root decoders they are
always available since the root decoder target mapping is
static. The cxl_decoder_get_target_by_memdev() helper walks
the topology to validate if the given memory device is
capable of receiving cycles from this upstream decoder. It
does not validate if the memory device is currently
configured to participate in that decode.</big></p>


<p style="margin-left:11%; margin-top: 1em"><big><b>TARGET:
Attributes</b></big></p>

<p style="margin-left:17%;"><big>int
cxl_target_get_position(struct cxl_target *target); <br>
unsigned long cxl_target_get_id(struct cxl_target *target);
<br>
const char *cxl_target_get_devname(struct cxl_target
*target); <br>
bool cxl_target_maps_memdev(struct cxl_target *target, <br>
struct cxl_memdev *memdev); <br>
const char *cxl_target_get_physical_node(struct cxl_target
*target);</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The
position of a decoder along with the interleave granularity
dictate which address in the decoder&rsquo;s resource range
map to which port.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The target
id is an identifier that the CXL port uses to reference this
downstream port. For CXL / PCIe downstream switch ports the
id is defined by the PCIe Link Capability Port Number field.
For root decoders the id is specified by platform firmware
specific mechanism. For ACPI.CXL defined root ports the id
comes from the CEDT.CHBS / ACPI0016 _UID.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The device
name of a target is the name of the host device for the
downstream port. For CXL / PCIe downstream ports the devname
is downstream switch port PCI device. For CXL root ports the
devname is a platform firmware object for the host bridge
like a ACPI0016 device instance.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The
cxl_target_maps_memdev() helper is the companion of
cxl_decoder_get_target_by_memdev() to determine which
downstream ports / targets are capable of mapping which
memdevs.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>Some
platform firmware implementations define an alias /
companion device to represent the root of a PCI device
hierarchy. The cxl_target_get_physical_node() helper returns
the device name of that companion object in the PCI
hierarchy.</big></p>


<p style="margin-left:11%; margin-top: 1em"><big><b>REGIONS</b>
<br>
A CXL region is composed of one or more slices of CXL
memdevs, with configurable interleave settings &minus; both
the number of interleave ways, and the interleave
granularity. In terms of hierarchy, it is the child of a CXL
root decoder. A root decoder (recall that this corresponds
to an ACPI CEDT.CFMWS <i>window</i>), may have multiple
child regions, but a region is strictly tied to one root
decoder.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The slices
that compose a region are called mappings. A mapping is a
tuple of <i>memdev</i>, <i>endpoint decoder</i>, and the
<i>position</i>.</big></p>


<p style="margin-left:11%; margin-top: 1em"><big><b>REGION:
Enumeration</b></big></p>

<p style="margin-left:17%;"><big>struct cxl_region
*cxl_region_get_first(struct cxl_decoder *decoder); <br>
struct cxl_region *cxl_region_get_next(struct cxl_region
*region);</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>#define
cxl_region_foreach(decoder, region) \ <br>
for (region = cxl_region_get_first(decoder); region != NULL;
\ <br>
region = cxl_region_get_next(region))</big></p>

<p style="margin-left:17%; margin-top: 1em"><big>#define
cxl_region_foreach_safe(decoder, region, _region) \ <br>
for (region = cxl_region_get_first(decoder), \ <br>
_region = region ? cxl_region_get_next(region) : NULL; \
<br>
region != NULL; \ <br>
region = _region, \ <br>
_region = _region ? cxl_region_get_next(_region) :
NULL)</big></p>


<p style="margin-left:11%; margin-top: 1em"><big><b>REGION:
Attributes</b></big></p>

<p style="margin-left:17%;"><big>int
cxl_region_get_id(struct cxl_region *region); <br>
const char *cxl_region_get_devname(struct cxl_region
*region); <br>
void cxl_region_get_uuid(struct cxl_region *region, uuid_t
uu); <br>
unsigned long long cxl_region_get_size(struct cxl_region
*region); <br>
unsigned long long cxl_region_get_resource(struct cxl_region
*region); <br>
unsigned int cxl_region_get_interleave_ways(struct
cxl_region *region); <br>
unsigned int cxl_region_get_interleave_granularity(struct
cxl_region *region); <br>
struct cxl_decoder *cxl_region_get_target_decoder(struct
cxl_region *region, <br>
int position); <br>
int cxl_region_set_size(struct cxl_region *region, unsigned
long long size); <br>
int cxl_region_set_uuid(struct cxl_region *region, uuid_t
uu); <br>
int cxl_region_set_interleave_ways(struct cxl_region
*region, <br>
unsigned int ways); <br>
int cxl_region_set_interleave_granularity(struct cxl_region
*region, <br>
unsigned int granularity); <br>
int cxl_region_set_target(struct cxl_region *region, int
position, <br>
struct cxl_decoder *decoder); <br>
int cxl_region_clear_target(struct cxl_region *region, int
position); <br>
int cxl_region_clear_all_targets(struct cxl_region *region);
<br>
int cxl_region_decode_commit(struct cxl_region *region);
<br>
int cxl_region_decode_reset(struct cxl_region
*region);</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>A
region&rsquo;s resource attribute is the Host Physical
Address at which the region&rsquo;s address space starts.
The region&rsquo;s address space is a subset of the parent
root decoder&rsquo;s address space.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The
interleave ways is the number of component memdevs
participating in the region.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The
interleave granularity depends on the root decoder&rsquo;s
granularity, and must follow the interleave math rules
defined in the CXL spec.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>Regions
have a list of targets 0..N, which are programmed with the
name of an endpoint decoder under each participating
memdev.</big></p>

<p style="margin-left:11%; margin-top: 1em"><big>The
<i>decode_commit</i> and <i>decode_reset</i> attributes
reserve and free DPA space on a given memdev by allocating
an endpoint decoder, and programming it based on the
region&rsquo;s interleave geometry.</big></p>

<h2>COPYRIGHT
<a name="COPYRIGHT"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em"><big>Copyright
&copy; 2016 &minus; 2022, Intel Corporation. License GPLv2:
GNU GPL version 2 &lt;http://gnu.org/licenses/gpl.html&gt;.
This is free software: you are free to change and
redistribute it. There is NO WARRANTY, to the extent
permitted by law.</big></p>

<h2>SEE ALSO
<a name="SEE ALSO"></a>
</h2>



<p style="margin-left:11%; margin-top: 1em"><big>linklibcxl:cxl[1]</big></p>
<hr>
</body>
</html>
