{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671549638184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671549638184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 18:20:38 2022 " "Processing started: Tue Dec 20 18:20:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671549638184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671549638184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_4 -c SIFO_Lab_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_4 -c SIFO_Lab_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671549638185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671549638346 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wire_hz.v(12) " "Verilog HDL warning at wire_hz.v(12): extended using \"x\" or \"z\"" {  } { { "src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/wire_hz.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1671549645886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor.v 4 4 " "Found 4 design units, including 4 entities, in source file src/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "src/ROM.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671549645889 ""} { "Info" "ISGN_ENTITY_NAME" "2 RAM " "Found entity 2: RAM" {  } { { "src/RAM.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671549645889 ""} { "Info" "ISGN_ENTITY_NAME" "3 wire_hz " "Found entity 3: wire_hz" {  } { { "src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/wire_hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671549645889 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor " "Found entity 4: processor" {  } { { "src/processor.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671549645889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671549645889 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671549645928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:proc_rom " "Elaborating entity \"ROM\" for hierarchy \"ROM:proc_rom\"" {  } { { "src/processor.v" "proc_rom" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671549645942 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 ROM.v(13) " "Net \"memory.data_a\" at ROM.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "src/ROM.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/ROM.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1671549646140 "|processor|ROM:proc_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 ROM.v(13) " "Net \"memory.waddr_a\" at ROM.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "src/ROM.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/ROM.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1671549646140 "|processor|ROM:proc_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 ROM.v(13) " "Net \"memory.we_a\" at ROM.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "src/ROM.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/ROM.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1671549646140 "|processor|ROM:proc_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:proc_ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:proc_ram\"" {  } { { "src/processor.v" "proc_ram" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671549646143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:registers_file " "Elaborating entity \"RAM\" for hierarchy \"RAM:registers_file\"" {  } { { "src/processor.v" "registers_file" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671549646345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wire_hz wire_hz:hz_data_out_tempreg " "Elaborating entity \"wire_hz\" for hierarchy \"wire_hz:hz_data_out_tempreg\"" {  } { { "src/processor.v" "hz_data_out_tempreg" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671549646349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wire_hz.v(12) " "Verilog HDL assignment warning at wire_hz.v(12): truncated value with size 32 to match size of target (8)" {  } { { "src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/wire_hz.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671549646351 "|processor|wire_hz:hz_data_out_tempreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wire_hz wire_hz:hz_addr_out_ir_1310 " "Elaborating entity \"wire_hz\" for hierarchy \"wire_hz:hz_addr_out_ir_1310\"" {  } { { "src/processor.v" "hz_addr_out_ir_1310" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671549646353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wire_hz.v(12) " "Verilog HDL assignment warning at wire_hz.v(12): truncated value with size 32 to match size of target (10)" {  } { { "src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/wire_hz.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671549646355 "|processor|wire_hz:hz_addr_out_ir_1310"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "in_addr_reg\[9\] " "Net \"in_addr_reg\[9\]\" is missing source, defaulting to GND" {  } { { "src/processor.v" "in_addr_reg\[9\]" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1671549646374 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "in_addr_reg\[8\] " "Net \"in_addr_reg\[8\]\" is missing source, defaulting to GND" {  } { { "src/processor.v" "in_addr_reg\[8\]" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1671549646374 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1671549646374 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "in_addr_ram\[9\] " "Net \"in_addr_ram\[9\]\" is missing source, defaulting to GND" {  } { { "src/processor.v" "in_addr_ram\[9\]" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1671549646374 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "in_addr_ram\[8\] " "Net \"in_addr_ram\[8\]\" is missing source, defaulting to GND" {  } { { "src/processor.v" "in_addr_ram\[8\]" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1671549646374 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "in_addr_reg\[9\] " "Net \"in_addr_reg\[9\]\" is missing source, defaulting to GND" {  } { { "src/processor.v" "in_addr_reg\[9\]" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1671549646374 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "in_addr_reg\[8\] " "Net \"in_addr_reg\[8\]\" is missing source, defaulting to GND" {  } { { "src/processor.v" "in_addr_reg\[8\]" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1671549646374 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1671549646374 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "in_addr_ram\[9\] " "Net \"in_addr_ram\[9\]\" is missing source, defaulting to GND" {  } { { "src/processor.v" "in_addr_ram\[9\]" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1671549646374 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "in_addr_ram\[8\] " "Net \"in_addr_ram\[8\]\" is missing source, defaulting to GND" {  } { { "src/processor.v" "in_addr_ram\[8\]" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1671549646374 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "in_addr_reg\[9\] " "Net \"in_addr_reg\[9\]\" is missing source, defaulting to GND" {  } { { "src/processor.v" "in_addr_reg\[9\]" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1671549646374 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "in_addr_reg\[8\] " "Net \"in_addr_reg\[8\]\" is missing source, defaulting to GND" {  } { { "src/processor.v" "in_addr_reg\[8\]" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1671549646374 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1671549646374 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROM:proc_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROM:proc_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671549646583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671549646583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671549646583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671549646583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671549646583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671549646583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671549646583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671549646583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671549646583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SIFO_Lab_4.ram0_ROM_33f014a3.hdl.mif " "Parameter INIT_FILE set to db/SIFO_Lab_4.ram0_ROM_33f014a3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671549646583 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671549646583 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671549646583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:proc_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"ROM:proc_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671549646632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:proc_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"ROM:proc_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671549646632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671549646632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671549646632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671549646632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671549646632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671549646632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671549646632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671549646632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671549646632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SIFO_Lab_4.ram0_ROM_33f014a3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SIFO_Lab_4.ram0_ROM_33f014a3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671549646632 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671549646632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jt61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jt61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jt61 " "Found entity 1: altsyncram_jt61" {  } { { "db/altsyncram_jt61.tdf" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/db/altsyncram_jt61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671549646666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671549646666 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a0 " "Synthesized away node \"ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_jt61.tdf" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/db/altsyncram_jt61.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/home/dimuki_ken/Quartus/Installed_21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/processor.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671549646845 "|processor|ROM:proc_rom|altsyncram:memory_rtl_0|altsyncram_jt61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a1 " "Synthesized away node \"ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_jt61.tdf" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/db/altsyncram_jt61.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "/home/dimuki_ken/Quartus/Installed_21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/processor.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671549646845 "|processor|ROM:proc_rom|altsyncram:memory_rtl_0|altsyncram_jt61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a2 " "Synthesized away node \"ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_jt61.tdf" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/db/altsyncram_jt61.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "/home/dimuki_ken/Quartus/Installed_21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/processor.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671549646845 "|processor|ROM:proc_rom|altsyncram:memory_rtl_0|altsyncram_jt61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a3 " "Synthesized away node \"ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_jt61.tdf" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/db/altsyncram_jt61.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "/home/dimuki_ken/Quartus/Installed_21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/processor.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671549646845 "|processor|ROM:proc_rom|altsyncram:memory_rtl_0|altsyncram_jt61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a4 " "Synthesized away node \"ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_jt61.tdf" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/db/altsyncram_jt61.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "/home/dimuki_ken/Quartus/Installed_21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/processor.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671549646845 "|processor|ROM:proc_rom|altsyncram:memory_rtl_0|altsyncram_jt61:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a5 " "Synthesized away node \"ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_jt61.tdf" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/db/altsyncram_jt61.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "/home/dimuki_ken/Quartus/Installed_21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/processor.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671549646845 "|processor|ROM:proc_rom|altsyncram:memory_rtl_0|altsyncram_jt61:auto_generated|ram_block1a5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671549646845 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671549646845 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a6 " "Synthesized away node \"ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_jt61.tdf" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/db/altsyncram_jt61.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "/home/dimuki_ken/Quartus/Installed_21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/processor.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671549646846 "|processor|ROM:proc_rom|altsyncram:memory_rtl_0|altsyncram_jt61:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a7 " "Synthesized away node \"ROM:proc_rom\|altsyncram:memory_rtl_0\|altsyncram_jt61:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_jt61.tdf" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/db/altsyncram_jt61.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "/home/dimuki_ken/Quartus/Installed_21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/processor.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671549646846 "|processor|ROM:proc_rom|altsyncram:memory_rtl_0|altsyncram_jt61:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671549646846 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671549646846 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1671549646879 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671549646896 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/output_files/SIFO_Lab_4.map.smsg " "Generated suppressed messages file /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/output_files/SIFO_Lab_4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671549646913 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671549646981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671549646981 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "src/processor.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671549647004 "|processor|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1671549647004 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671549647004 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671549647004 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671549647004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671549647013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 18:20:47 2022 " "Processing ended: Tue Dec 20 18:20:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671549647013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671549647013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671549647013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671549647013 ""}
