# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../uproc_sample.srcs/sources_1/new/ALU.v" \
"../../../../uproc_sample.srcs/sources_1/new/FF.v" \
"../../../../uproc_sample.srcs/sources_1/new/RF.v" \
"../../../../uproc_sample.srcs/sources_1/new/ROM.v" \
"../../../../uproc_sample.srcs/sources_1/new/clk_divider.v" \
"../../../../uproc_sample.srcs/sources_1/new/decode.v" \
"../../../../uproc_sample.srcs/sources_1/new/execute.v" \
"../../../../uproc_sample.srcs/sources_1/new/fetch.v" \
"../../../../uproc_sample.srcs/sources_1/new/flow.v" \
"../../../../uproc_sample.srcs/sources_1/new/fnd_ctrl.v" \
"../../../../uproc_sample.srcs/sim_1/new/cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
