$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module nandGate_tb $end
  $var wire 1 # a $end
  $var wire 1 $ b $end
  $var wire 1 % c $end
  $scope module nandGate_inst $end
   $var wire 1 # i1 $end
   $var wire 1 $ i2 $end
   $var wire 1 % o $end
   $var wire 1 % net3 $end
   $var wire 1 & net2 $end
   $var wire 1 $ net1 $end
   $var wire 1 # net0 $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
1%
0&
#10
1$
#20
1#
0$
#30
1$
0%
1&
#40
