static T_1 T_2 F_1 ( unsigned int V_1 )\r\n{\r\nswitch ( V_1 & 0xf ) {\r\ncase 0 :\r\nreturn F_2 ( V_2 ) ;\r\ncase 1 :\r\nreturn F_2 ( V_3 ) ;\r\ncase 2 :\r\nreturn F_2 ( V_4 ) ;\r\ncase 3 :\r\nreturn F_2 ( V_5 ) ;\r\ncase 4 :\r\nreturn F_2 ( V_6 ) ;\r\ncase 5 :\r\nreturn F_2 ( V_7 ) ;\r\ncase 6 :\r\nreturn F_2 ( V_8 ) ;\r\ncase 7 :\r\nreturn F_2 ( V_9 ) ;\r\ncase 8 :\r\nreturn F_2 ( V_10 ) ;\r\ncase 9 :\r\nreturn F_2 ( V_11 ) ;\r\ncase 10 :\r\nreturn F_2 ( V_12 ) ;\r\ncase 11 :\r\nreturn F_2 ( V_13 ) ;\r\ncase 12 :\r\nreturn F_2 ( V_14 ) ;\r\ncase 13 :\r\nreturn F_2 ( V_15 ) ;\r\ncase 14 :\r\nreturn F_2 ( V_16 ) ;\r\ncase 15 :\r\nreturn F_2 ( V_17 ) ;\r\n}\r\nF_3 () ;\r\n}\r\nstatic void T_2 F_4 ( T_1 V_18 , int V_1 )\r\n{\r\nswitch ( V_1 & 0xf ) {\r\ncase 0 :\r\nF_5 ( V_18 , V_2 ) ;\r\nbreak;\r\ncase 1 :\r\nF_5 ( V_18 , V_3 ) ;\r\nbreak;\r\ncase 2 :\r\nF_5 ( V_18 , V_4 ) ;\r\nbreak;\r\ncase 3 :\r\nF_5 ( V_18 , V_5 ) ;\r\nbreak;\r\ncase 4 :\r\nF_5 ( V_18 , V_6 ) ;\r\nbreak;\r\ncase 5 :\r\nF_5 ( V_18 , V_7 ) ;\r\nbreak;\r\ncase 6 :\r\nF_5 ( V_18 , V_8 ) ;\r\nbreak;\r\ncase 7 :\r\nF_5 ( V_18 , V_9 ) ;\r\nbreak;\r\ncase 8 :\r\nF_5 ( V_18 , V_10 ) ;\r\nbreak;\r\ncase 9 :\r\nF_5 ( V_18 , V_11 ) ;\r\nbreak;\r\ncase 10 :\r\nF_5 ( V_18 , V_12 ) ;\r\nbreak;\r\ncase 11 :\r\nF_5 ( V_18 , V_13 ) ;\r\nbreak;\r\ncase 12 :\r\nF_5 ( V_18 , V_14 ) ;\r\nbreak;\r\ncase 13 :\r\nF_5 ( V_18 , V_15 ) ;\r\nbreak;\r\ncase 14 :\r\nF_5 ( V_18 , V_16 ) ;\r\nbreak;\r\ncase 15 :\r\nF_5 ( V_18 , V_17 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void T_2 F_6 ( struct V_19 * V_20 , int V_21 )\r\n{\r\nstruct V_22 * V_23 = & V_20 -> V_24 . V_25 . V_26 ;\r\nint V_27 ;\r\nbool V_28 ;\r\nV_28 = ! ! ( V_23 -> V_29 & V_30 ) ;\r\nfor ( V_27 = 0 ; V_27 < V_21 ; V_27 ++ ) {\r\nif ( ! ( V_20 -> V_24 . V_25 . V_31 & ( 1UL << V_27 ) ) )\r\ncontinue;\r\nV_28 |= ( ! ( V_23 -> V_32 [ V_27 ] & V_33 ) &&\r\n( V_23 -> V_32 [ V_27 ] & V_34 ) ) ;\r\n}\r\nif ( V_28 ) {\r\nV_23 -> V_35 = F_2 ( V_36 ) ;\r\nif ( V_23 -> V_35 & V_37 )\r\nV_23 -> V_38 = F_2 ( V_39 ) ;\r\nelse\r\nV_23 -> V_38 = 0 ;\r\n} else {\r\nV_23 -> V_35 = 0 ;\r\nV_23 -> V_38 = 0 ;\r\n}\r\n}\r\nvoid T_2 F_7 ( struct V_19 * V_20 )\r\n{\r\nstruct V_22 * V_23 = & V_20 -> V_24 . V_25 . V_26 ;\r\nT_1 V_18 ;\r\nif ( ! V_23 -> V_40 )\r\nF_8 ( V_41 ) ;\r\nV_23 -> V_42 = F_2 ( V_43 ) ;\r\nif ( V_20 -> V_24 . V_25 . V_31 ) {\r\nint V_27 ;\r\nT_3 V_44 , V_45 ;\r\nV_23 -> V_46 = F_2 ( V_47 ) ;\r\nF_5 ( 0 , V_48 ) ;\r\nV_18 = F_2 ( V_49 ) ;\r\nV_44 = F_9 ( V_18 ) ;\r\nV_45 = F_10 ( V_18 ) ;\r\nF_6 ( V_20 , V_44 + 1 ) ;\r\nfor ( V_27 = 0 ; V_27 <= V_44 ; V_27 ++ ) {\r\nif ( ! ( V_20 -> V_24 . V_25 . V_31 & ( 1UL << V_27 ) ) )\r\ncontinue;\r\nif ( V_23 -> V_46 & ( 1 << V_27 ) )\r\nV_23 -> V_32 [ V_27 ] &= ~ V_50 ;\r\nelse\r\nV_23 -> V_32 [ V_27 ] = F_1 ( V_27 ) ;\r\nF_4 ( 0 , V_27 ) ;\r\n}\r\nswitch ( V_45 ) {\r\ncase 7 :\r\nV_23 -> V_51 [ 3 ] = F_2 ( V_52 ) ;\r\nV_23 -> V_51 [ 2 ] = F_2 ( V_53 ) ;\r\ncase 6 :\r\nV_23 -> V_51 [ 1 ] = F_2 ( V_54 ) ;\r\ndefault:\r\nV_23 -> V_51 [ 0 ] = F_2 ( V_55 ) ;\r\n}\r\nswitch ( V_45 ) {\r\ncase 7 :\r\nV_23 -> V_56 [ 3 ] = F_2 ( V_57 ) ;\r\nV_23 -> V_56 [ 2 ] = F_2 ( V_58 ) ;\r\ncase 6 :\r\nV_23 -> V_56 [ 1 ] = F_2 ( V_59 ) ;\r\ndefault:\r\nV_23 -> V_56 [ 0 ] = F_2 ( V_60 ) ;\r\n}\r\nV_20 -> V_24 . V_25 . V_31 = 0 ;\r\n} else {\r\nV_23 -> V_35 = 0 ;\r\nV_23 -> V_38 = 0 ;\r\nV_23 -> V_46 = 0xffff ;\r\nV_23 -> V_51 [ 0 ] = 0 ;\r\nV_23 -> V_51 [ 1 ] = 0 ;\r\nV_23 -> V_51 [ 2 ] = 0 ;\r\nV_23 -> V_51 [ 3 ] = 0 ;\r\nV_23 -> V_56 [ 0 ] = 0 ;\r\nV_23 -> V_56 [ 1 ] = 0 ;\r\nV_23 -> V_56 [ 2 ] = 0 ;\r\nV_23 -> V_56 [ 3 ] = 0 ;\r\n}\r\nV_18 = F_2 ( V_61 ) ;\r\nF_5 ( V_18 | V_62 , V_61 ) ;\r\nif ( ! V_23 -> V_40 ) {\r\nF_11 () ;\r\nF_5 ( 1 , V_63 ) ;\r\n}\r\n}\r\nvoid T_2 F_12 ( struct V_19 * V_20 )\r\n{\r\nstruct V_22 * V_23 = & V_20 -> V_24 . V_25 . V_26 ;\r\nT_1 V_18 ;\r\nT_3 V_44 , V_45 ;\r\nT_4 V_31 = 0 ;\r\nint V_27 ;\r\nif ( ! V_23 -> V_40 ) {\r\nF_5 ( 0 , V_63 ) ;\r\nF_11 () ;\r\n}\r\nV_18 = F_2 ( V_49 ) ;\r\nV_44 = F_9 ( V_18 ) ;\r\nV_45 = F_10 ( V_18 ) ;\r\nfor ( V_27 = 0 ; V_27 <= V_44 ; V_27 ++ ) {\r\nif ( V_23 -> V_32 [ V_27 ] & V_50 )\r\nV_31 |= ( 1 << V_27 ) ;\r\n}\r\nF_5 ( V_23 -> V_42 , V_43 ) ;\r\nif ( V_31 ) {\r\nF_5 ( V_23 -> V_29 , V_48 ) ;\r\nswitch ( V_45 ) {\r\ncase 7 :\r\nF_5 ( V_23 -> V_51 [ 3 ] , V_52 ) ;\r\nF_5 ( V_23 -> V_51 [ 2 ] , V_53 ) ;\r\ncase 6 :\r\nF_5 ( V_23 -> V_51 [ 1 ] , V_54 ) ;\r\ndefault:\r\nF_5 ( V_23 -> V_51 [ 0 ] , V_55 ) ;\r\n}\r\nswitch ( V_45 ) {\r\ncase 7 :\r\nF_5 ( V_23 -> V_56 [ 3 ] , V_57 ) ;\r\nF_5 ( V_23 -> V_56 [ 2 ] , V_58 ) ;\r\ncase 6 :\r\nF_5 ( V_23 -> V_56 [ 1 ] , V_59 ) ;\r\ndefault:\r\nF_5 ( V_23 -> V_56 [ 0 ] , V_60 ) ;\r\n}\r\nfor ( V_27 = 0 ; V_27 <= V_44 ; V_27 ++ ) {\r\nif ( ! ( V_31 & ( 1 << V_27 ) ) )\r\ncontinue;\r\nF_4 ( V_23 -> V_32 [ V_27 ] , V_27 ) ;\r\n}\r\n}\r\nif ( ! V_23 -> V_40 ) {\r\nF_11 () ;\r\nF_8 ( V_64 ) ;\r\n}\r\nV_20 -> V_24 . V_25 . V_31 = V_31 ;\r\nF_5 ( F_2 ( V_61 ) & ~ V_62 ,\r\nV_61 ) ;\r\n}\r\nvoid T_2 F_13 ( void )\r\n{\r\nint V_44 = F_9 ( F_2 ( V_49 ) ) ;\r\nint V_27 ;\r\nfor ( V_27 = 0 ; V_27 <= V_44 ; V_27 ++ )\r\nF_4 ( 0 , V_27 ) ;\r\n}\r\nstatic T_1 T_2 F_14 ( void )\r\n{\r\nreturn F_2 ( V_49 ) ;\r\n}
