<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>SWPM AT86RF212: Constants</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.6 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>Constants</h1>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#ge65c7b356988484327ac78533301f6b2">ACK_DISABLE</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gbd9b414498ae1f50a5c5e327601bc83f">ACK_ENABLE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gdee569aa12ab369342015e8209e2bdc2">ACK_TIME_12_SYMBOLS</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gbca05d7e954c3e2f2b82750c1163bf61">ACK_TIME_2_SYMBOLS</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g5a835fbbc845c19b88677c49a5ddb847">AES_CTRL</a>&nbsp;&nbsp;&nbsp;(0x83)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g9de14b055c29d18b7858fd3e2d775725">AES_CTRL_MIRROR</a>&nbsp;&nbsp;&nbsp;(0x94)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#ge4af679f302c32f38c24db931e2d2932">AES_DIR_DECRYPT</a>&nbsp;&nbsp;&nbsp;(0x08)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g2304e88cacdfceb1525993e5add51192">AES_DIR_ENCRYPT</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g7225765eac8a038c4b5ee829b06c431f">AES_MODE_CBC</a>&nbsp;&nbsp;&nbsp;(0x20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g80f586ff9d5f9d29ad835333ea22c8a9">AES_MODE_ECB</a>&nbsp;&nbsp;&nbsp;(0x0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gcc85fa7ca53401eba1bd750fd89fb8f1">AES_MODE_KEY</a>&nbsp;&nbsp;&nbsp;(0x10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gabbd0940daff411e4b868d2b695954d6">AES_REQUEST</a>&nbsp;&nbsp;&nbsp;(0x80)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gb520f04a4a235a77c2d12c188320222f">AES_RY_DONE</a>&nbsp;&nbsp;&nbsp;(1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gbee881985e53d7e9a9f32e2807201b2b">AES_RY_NOT_DONE</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g27432ab2d7b3e0ee5b249f9a020f286a">AES_STATE_KEY</a>&nbsp;&nbsp;&nbsp;(0x84)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g142a14291374c6378cb118fdacaa1b8b">AES_STATUS</a>&nbsp;&nbsp;&nbsp;(0x82)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gf9e0c3ffb98ec11031d8da686af33c9d">ALTRATE_100_KBPS_OR_250_KBPS</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g0e0002b61921286506c4bce3b8e0b7ae">ALTRATE_200_KBPS_OR_500_KBPS</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g57982c85ce05e1cb2ad6612267af7b34">ALTRATE_400_KBPS_OR_1_MBPS</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gbb7f94b2567ee2cfab1d5106121c2157">ALTRATE_ALSO400_KBPS_OR_1_MBPS</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#ga77457950bcd35cb4f801ce1dc66fb1a">ANT_EXT_SW_DISABLE_PINS</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g498002a2c4453e89f26fccab1843e016">ANT_EXT_SW_ENABLE_PINS</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g22e8df03fd801622e5a38d0285eca6a3">ANT_SEL_ANTENNA_0</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#ge0614c5207203adcbcaaefba7500e71f">ANT_SEL_ANTENNA_1</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gc9ede53ab8d11c5fae3209f83c2d726a">BATMON_NOT_VALID</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gd9179faddd0ac410e4453798cf53ad65">BATMON_VALID</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#ga8a9f388a29e8f2dec5aab22b2821458">BLM_AVAILABLE</a>&nbsp;&nbsp;&nbsp;(1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g9486d08d26658473840dd55ef9d59783">BUSY_RX</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gb128af01291fb016509cce7df4de6233">BUSY_RX_AACK</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g7098eb6f17c3e17810b64e7e420da376">BUSY_RX_AACK_NOCLK</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g9cbdb413702bfd45c35773bee53c4cd3">BUSY_TX</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g4480cfa57a0f162471e351fce3ce72da">BUSY_TX_ARET</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gd26ddbf50b613eee2edc446c331e7360">CCA_CH_BUSY</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g727af0b9bf4ff7942bce4fdf44d4addf">CCA_CH_IDLE</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g84e5f73ba629fc888deb724cfd48887c">CCA_COMPLETED</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g7b62861c4ff20e38d50263d360599782">CCA_MODE_0</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g58a88d5250ceb7962b79aede4fd6f604">CCA_MODE_1</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gb23da5c53abe449ac63020a6643fbe98">CCA_MODE_2</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g6ab623403e05319daf864de035f70ccf">CCA_MODE_3</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gd93f2f46d2b8de76769f95ffb814c04c">CCA_ONGOING</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g2b87f32c20e699ff42bee30bfad07acc">CCA_START</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gd0db7271f6a639522662408d54311032">CLEAR_PD</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g4b91becb31226abb78f94e875f2d84d3">CLKM_16MHZ</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gcbb75350ae3a4369869019c6098752ba">CLKM_1_4MHZ</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g5a2a3b2dc75123f72cc228b4a8be8eac">CLKM_1MHZ</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g85c43d15d323c5b6d31f74b4bba8f78b">CLKM_2MHZ</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g9b7cac853acc5c3861feb0c127a1e682">CLKM_4MHZ</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#ge4fce7e7543ef74fcb306e10ee9dded5">CLKM_8MHZ</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g4433e263a041d2ac5cef0580b1b168ee">CLKM_NO_CLOCK</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g4659e3bad5f9cc027875bf5027e6ee9d">CLKM_SHA_DISABLE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g7b4e985e82bfaf3078eef64312f6f568">CLKM_SHA_ENABLE</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gae865f4f14cd8dfbbf676215b3dba99a">CLKM_SYMBOL_RATE</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g12eaacbac3b035bafe907c53dbce70dd">CMD_FORCE_PLL_ON</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g8ecc63755abb125691b00426cba7fe41">CMD_FORCE_TRX_OFF</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g6d864e31a00add16032f27b5e593b4bb">CMD_NOP</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g86eb3f35dbb0833379e005d0a934ed95">CMD_PLL_ON</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gd6f5136f7aac20ec1ce29f42d5dec848">CMD_RX_AACK_ON</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g5e4387f9db7294eb0e03a97505aac7c0">CMD_RX_ON</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g2f2b663a799906d316824bba67572502">CMD_TRX_OFF</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g5f04bddd21dfe883e8b977466192c710">CMD_TX_ARET_ON</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gd47eb7bbddce76aba1a636d6b2344997">CMD_TX_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gcb4d63abfbcb892aa702db4f8b15f464">CRC16_NOT_VALID</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gfc563e2b81fcf1d0595436791e7c25c8">CRC16_VALID</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gcbd892dbca95d3b5218388a7b39657af">FRAME_VERSION_00</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g934b12b2785d37b7825e663c4b9e310a">FRAME_VERSION_01</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g4946c723e82f450a0579e12a09ef1bab">FRAME_VERSION_012</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gdb8fc8658161da8ad39d52d100646b8c">FRAME_VERSION_IGNORED</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g821a2e81cef3f18432159a609c9cdf37">IRQ_HIGH_ACTIVE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gcbad365d89a9efafd8f3d6f64b3f0ac7">IRQ_LOW_ACTIVE</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gdb82d918230d4a1856576038c7cfcdb8">IRQ_MASK_MODE_OFF</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g729dc3ecf592a231d73b58a84e68bdd3">IRQ_MASK_MODE_ON</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g58b9a6d64b28fa620d86aa2d87aba5d4">P_ON</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g039fa1b0fb972ac84e546ca8245c05fc">PAD_CLKM_2MA</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gc663a86d27409447e080f107a99bc599">PAD_CLKM_4MA</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gb6016caec908aab33ee1d2fdd415be31">PAD_CLKM_6MA</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g78486dafd5fc0d72945f29c072529b3e">PAD_CLKM_8MA</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g4449ffa75f6ea4c894b086b1d6be702a">PAD_IO_2MA</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g2cc10056b75bcc0d5c4488af20dedf4c">PAD_IO_4MA</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gdf0eb696e4543767e7beb84a6282843d">PAD_IO_6MA</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gc7db20cc5e01fc7df1cb9ccb4bf01f76">PAD_IO_8MA</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g32c804ff96245dfc5bf57754e883da56">PART_NUM_AT86RF212</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g77a32ac338596fe95ea09d7603d7c295">PLL_ON</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gb6684a41be3b86bb68780c110daebf7a">PROM_MODE_DISABLE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g39ec5f09e684a8160c5454856c44abc6">PROM_MODE_ENABLE</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g1fe3d3e4e7d713a09e71ebecac797b25">RF212_RAM_SIZE</a>&nbsp;&nbsp;&nbsp;(0x80)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g07d542d7f2247324739de4ac89079d51">RG_AES_CTRL_MIRROR</a>&nbsp;&nbsp;&nbsp;(0x94)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gd32aabeb8c6dc8a8fc322ad9266e3982">RSSI_BASE_VAL_BPSK_20</a>&nbsp;&nbsp;&nbsp;(-100)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g3a88f07649309e195fe49ac023419fe2">RSSI_BASE_VAL_BPSK_40</a>&nbsp;&nbsp;&nbsp;(-99)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gef6bf6b0fde55e92fe8eb4e8fbc08ab6">RSSI_BASE_VAL_OQPSK_100</a>&nbsp;&nbsp;&nbsp;(-98)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g7c9c98bb18f9cd9ae0b8a4060b114a35">RSSI_BASE_VAL_OQPSK_250</a>&nbsp;&nbsp;&nbsp;(-97)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gfddeaef97c7252f303f60355d79bf04c">RX_AACK_ON</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g2457f98235fe05be63025fe6d060709d">RX_AACK_ON_NOCLK</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gec484d0fae46f97debc24d8743c0b9f7">RX_DISABLE</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g503de2a6a495fceb78236de11743af62">RX_ENABLE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g359db88bcffa6b39bdb64ec00ec3a1ae">RX_ON</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gebdc5763dfca01b36ecf6cbeb641f4b3">RX_ON_NOCLK</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g0e51396e0ea29eaa35869c562604a94c">RX_SAFE_MODE_DISABLE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g5246a8435fb1820af71e23270b5e8049">RX_SAFE_MODE_ENABLE</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g3a2e4626ca236fada8df0453735fb1b5">SET_PD</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g44e89d523436fcbbf2c56e4fb335d509">SLEEP</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g366e8c87b539b9311ba741802818f7e0">SPI_CMD_MODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g3c68be4769c1b35f888a89ca6aeda38c">SPI_CMD_MODE_IRQ_STATUS</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g139f673a9dc0a76a93cd3891bfc45d27">SPI_CMD_MODE_PHY_RSSI</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g5657fada5597a5bb6275d8b871ccca2c">SPI_CMD_MODE_TRX_STATUS</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gf0c6d5f829c07fe27fac094daffbb2ab">STATE_TRANSITION_IN_PROGRESS</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g2f35f8c1ed21f2f148085882d9fc61af">T_OCT</a>&nbsp;&nbsp;&nbsp;32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gd44a399c7b6667a257aff9480b05112e">T_SYM</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g7c9012a793c90e668067a79c95a0a189">TIMESTAMPING_DISABLE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g8c144f1f0aa038ba84a6ca7e70b0fbd8">TIMESTAMPING_ENABLE</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g30ac3e3fa9ccbf2d66787dc2b11d7569">TRAC_CHANNEL_ACCESS_FAILURE</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g30ac3e3fa9ccbf2d66787dc2b11d7569">TRAC_CHANNEL_ACCESS_FAILURE</a>&nbsp;&nbsp;&nbsp;(3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gd43f24dc2040e71f091bdc2377aa063b">TRAC_INVALID</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gd43f24dc2040e71f091bdc2377aa063b">TRAC_INVALID</a>&nbsp;&nbsp;&nbsp;(7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g6af36c9e4e33766910c169eb60c8c011">TRAC_NO_ACK</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g6af36c9e4e33766910c169eb60c8c011">TRAC_NO_ACK</a>&nbsp;&nbsp;&nbsp;(5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g055049d569c7e50ecb31baa46ab3d6c1">TRAC_SUCCESS</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g055049d569c7e50ecb31baa46ab3d6c1">TRAC_SUCCESS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g8c7cfe21d16804261d01a04f045fc438">TRAC_SUCCESS_DATA_PENDING</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g8c7cfe21d16804261d01a04f045fc438">TRAC_SUCCESS_DATA_PENDING</a>&nbsp;&nbsp;&nbsp;(1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g963a197c74012c7568d3229ff884c231">TRAC_SUCCESS_WAIT_FOR_ACK</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g963a197c74012c7568d3229ff884c231">TRAC_SUCCESS_WAIT_FOR_ACK</a>&nbsp;&nbsp;&nbsp;(2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g2c5d69c4f50c9ae712f7579fe3ac545a">TRX_AES_BLOCK_SIZE</a>&nbsp;&nbsp;&nbsp;(16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gf6899ef98af446c018af6fa8d9f414dc">TRX_IRQ_AMI</a>&nbsp;&nbsp;&nbsp;(0x20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g0008ea967147950dd4f613a2a80adb36">TRX_IRQ_AWAKE_END</a>&nbsp;&nbsp;&nbsp;(0x10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g5b062cb127d62117b7c36881e79fc9e3">TRX_IRQ_BAT_LOW</a>&nbsp;&nbsp;&nbsp;(0x80)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g4dc830446c62bea8ebfa172b61677776">TRX_IRQ_CCA_ED_DONE</a>&nbsp;&nbsp;&nbsp;(0x10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gdc5d9413e8afefce4cafc1645ac26073">TRX_IRQ_CCA_ED_READY</a>&nbsp;&nbsp;&nbsp;(TRX_IRQ_CCA_ED_DONE)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g3a84434fef569c52df0df298c308e624">TRX_IRQ_PLL_LOCK</a>&nbsp;&nbsp;&nbsp;(0x01)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gc78ca3c5bcfc8977504c7b567d99af7d">TRX_IRQ_PLL_UNLOCK</a>&nbsp;&nbsp;&nbsp;(0x02)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gab5ff5ca963c7556f4f1e0e37f045604">TRX_IRQ_RX_START</a>&nbsp;&nbsp;&nbsp;(0x04)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#ge34c1f5817526945d96c7cda6689f342">TRX_IRQ_TRX_END</a>&nbsp;&nbsp;&nbsp;(0x08)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gdfe439356d965b05adfe5d3a206e249b">TRX_IRQ_TRX_UR</a>&nbsp;&nbsp;&nbsp;(0x40)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gd9aff3d987888b9d1bcb9fc12d2c996e">TRX_OFF</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g0d659f730692556a1b5e68f54c8ae015">TX_ARET_ON</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g8a0fa2af322482c1e874cdd411528bb9">TX_AUTO_CRC_DISABLE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gd11d7c0de9a0f43ddd107e4870519e7f">TX_AUTO_CRC_ENABLE</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gaa9cab1703f30ddb1af2cb1df6bd4201">UPLD_RES_FT_DISABLE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g65c887e59b7b81f28bd4d7039a622176">UPLD_RES_FT_ENABLE</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#g3d256d6e73d00a5fdd0d7aa50b477ec9">VERSION_NUM_AT86RF212</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__apiHalPHY212Const.html#gd60c00ed13c6ea86fdc5116d3272b260">aes_access_t</a> { , <a class="el" href="group__apiHalPHY212Const.html#ggd60c00ed13c6ea86fdc5116d3272b260f75dfbab33b19e97dbd6c5fa87b53a30">TRX_AES_READ_MODE</a> =  2, 
<a class="el" href="group__apiHalPHY212Const.html#ggd60c00ed13c6ea86fdc5116d3272b260dbbb2bfeb1eda5629da10f7e056dad0e">TRX_AES_WRRD_MODE</a> =  3
 }</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="ge65c7b356988484327ac78533301f6b2"></a><!-- doxytag: member="phy212_registermap.dox::ACK_DISABLE" ref="ge65c7b356988484327ac78533301f6b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACK_DISABLE&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant ACK_DISABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g7c32a38ad13ea1f42eff17da9e069d89">SR_AACK_DIS_ACK</a> 
</div>
</div><p>
<a class="anchor" name="gbd9b414498ae1f50a5c5e327601bc83f"></a><!-- doxytag: member="phy212_registermap.dox::ACK_ENABLE" ref="gbd9b414498ae1f50a5c5e327601bc83f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACK_ENABLE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant ACK_ENABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g7c32a38ad13ea1f42eff17da9e069d89">SR_AACK_DIS_ACK</a> 
</div>
</div><p>
<a class="anchor" name="gdee569aa12ab369342015e8209e2bdc2"></a><!-- doxytag: member="phy212_registermap.dox::ACK_TIME_12_SYMBOLS" ref="gdee569aa12ab369342015e8209e2bdc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACK_TIME_12_SYMBOLS&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant ACK_TIME_12_SYMBOLS for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#ga995e65bde71eac2b099a0a3f343706c">SR_AACK_ACK_TIME</a> 
</div>
</div><p>
<a class="anchor" name="gbca05d7e954c3e2f2b82750c1163bf61"></a><!-- doxytag: member="phy212_registermap.dox::ACK_TIME_2_SYMBOLS" ref="gbca05d7e954c3e2f2b82750c1163bf61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACK_TIME_2_SYMBOLS&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant ACK_TIME_2_SYMBOLS for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#ga995e65bde71eac2b099a0a3f343706c">SR_AACK_ACK_TIME</a> 
</div>
</div><p>
<a class="anchor" name="g5a835fbbc845c19b88677c49a5ddb847"></a><!-- doxytag: member="wpan_at86rf212.dox::AES_CTRL" ref="g5a835fbbc845c19b88677c49a5ddb847" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CTRL&nbsp;&nbsp;&nbsp;(0x83)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Security module control, AES mode, SRAM address 
</div>
</div><p>
<a class="anchor" name="g9de14b055c29d18b7858fd3e2d775725"></a><!-- doxytag: member="wpan_at86rf212.dox::AES_CTRL_MIRROR" ref="g9de14b055c29d18b7858fd3e2d775725" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CTRL_MIRROR&nbsp;&nbsp;&nbsp;(0x94)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Security module control mirror, AES mode, SRAM address 
</div>
</div><p>
<a class="anchor" name="ge4af679f302c32f38c24db931e2d2932"></a><!-- doxytag: member="wpan_at86rf212.dox::AES_DIR_DECRYPT" ref="ge4af679f302c32f38c24db931e2d2932" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_DIR_DECRYPT&nbsp;&nbsp;&nbsp;(0x08)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AES core operation direction: Decryption (ECB) 
</div>
</div><p>
<a class="anchor" name="g2304e88cacdfceb1525993e5add51192"></a><!-- doxytag: member="wpan_at86rf212.dox::AES_DIR_ENCRYPT" ref="g2304e88cacdfceb1525993e5add51192" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_DIR_ENCRYPT&nbsp;&nbsp;&nbsp;(0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AES core operation direction: Encryption (ECB, CBC) 
</div>
</div><p>
<a class="anchor" name="g7225765eac8a038c4b5ee829b06c431f"></a><!-- doxytag: member="wpan_at86rf212.dox::AES_MODE_CBC" ref="g7225765eac8a038c4b5ee829b06c431f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_MODE_CBC&nbsp;&nbsp;&nbsp;(0x20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set CBC mode 
</div>
</div><p>
<a class="anchor" name="g80f586ff9d5f9d29ad835333ea22c8a9"></a><!-- doxytag: member="wpan_at86rf212.dox::AES_MODE_ECB" ref="g80f586ff9d5f9d29ad835333ea22c8a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_MODE_ECB&nbsp;&nbsp;&nbsp;(0x0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set ECB mode 
</div>
</div><p>
<a class="anchor" name="gcc85fa7ca53401eba1bd750fd89fb8f1"></a><!-- doxytag: member="wpan_at86rf212.dox::AES_MODE_KEY" ref="gcc85fa7ca53401eba1bd750fd89fb8f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_MODE_KEY&nbsp;&nbsp;&nbsp;(0x10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set key mode 
</div>
</div><p>
<a class="anchor" name="gabbd0940daff411e4b868d2b695954d6"></a><!-- doxytag: member="wpan_at86rf212.dox::AES_REQUEST" ref="gabbd0940daff411e4b868d2b695954d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_REQUEST&nbsp;&nbsp;&nbsp;(0x80)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Initiate an AES operation 
</div>
</div><p>
<a class="anchor" name="gb520f04a4a235a77c2d12c188320222f"></a><!-- doxytag: member="wpan_at86rf212.dox::AES_RY_DONE" ref="gb520f04a4a235a77c2d12c188320222f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_RY_DONE&nbsp;&nbsp;&nbsp;(1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AES core operation status: AES module finished 
</div>
</div><p>
<a class="anchor" name="gbee881985e53d7e9a9f32e2807201b2b"></a><!-- doxytag: member="wpan_at86rf212.dox::AES_RY_NOT_DONE" ref="gbee881985e53d7e9a9f32e2807201b2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_RY_NOT_DONE&nbsp;&nbsp;&nbsp;(0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AES core operation status: AES module did not finish 
</div>
</div><p>
<a class="anchor" name="g27432ab2d7b3e0ee5b249f9a020f286a"></a><!-- doxytag: member="wpan_at86rf212.dox::AES_STATE_KEY" ref="g27432ab2d7b3e0ee5b249f9a020f286a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_STATE_KEY&nbsp;&nbsp;&nbsp;(0x84)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
depending on AES mode, it contains either AES key or AES state, SRAM address 
</div>
</div><p>
<a class="anchor" name="g142a14291374c6378cb118fdacaa1b8b"></a><!-- doxytag: member="wpan_at86rf212.dox::AES_STATUS" ref="g142a14291374c6378cb118fdacaa1b8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_STATUS&nbsp;&nbsp;&nbsp;(0x82)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Signal status of the security module and operation, SRAM address 
</div>
</div><p>
<a class="anchor" name="gf9e0c3ffb98ec11031d8da686af33c9d"></a><!-- doxytag: member="phy212_registermap.dox::ALTRATE_100_KBPS_OR_250_KBPS" ref="gf9e0c3ffb98ec11031d8da686af33c9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALTRATE_100_KBPS_OR_250_KBPS&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant ALTRATE_100_KBPS_OR_250_KBPS for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbfeb28eda159177c144821fd6fef7bb0">SR_OQPSK_DATA_RATE</a> 
</div>
</div><p>
<a class="anchor" name="g0e0002b61921286506c4bce3b8e0b7ae"></a><!-- doxytag: member="phy212_registermap.dox::ALTRATE_200_KBPS_OR_500_KBPS" ref="g0e0002b61921286506c4bce3b8e0b7ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALTRATE_200_KBPS_OR_500_KBPS&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant ALTRATE_200_KBPS_OR_500_KBPS for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbfeb28eda159177c144821fd6fef7bb0">SR_OQPSK_DATA_RATE</a> 
</div>
</div><p>
<a class="anchor" name="g57982c85ce05e1cb2ad6612267af7b34"></a><!-- doxytag: member="phy212_registermap.dox::ALTRATE_400_KBPS_OR_1_MBPS" ref="g57982c85ce05e1cb2ad6612267af7b34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALTRATE_400_KBPS_OR_1_MBPS&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant ALTRATE_400_KBPS_OR_1_MBPS for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbfeb28eda159177c144821fd6fef7bb0">SR_OQPSK_DATA_RATE</a> 
</div>
</div><p>
<a class="anchor" name="gbb7f94b2567ee2cfab1d5106121c2157"></a><!-- doxytag: member="phy212_registermap.dox::ALTRATE_ALSO400_KBPS_OR_1_MBPS" ref="gbb7f94b2567ee2cfab1d5106121c2157" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALTRATE_ALSO400_KBPS_OR_1_MBPS&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant ALTRATE_ALSO400_KBPS_OR_1_MBPS for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbfeb28eda159177c144821fd6fef7bb0">SR_OQPSK_DATA_RATE</a> 
</div>
</div><p>
<a class="anchor" name="ga77457950bcd35cb4f801ce1dc66fb1a"></a><!-- doxytag: member="phy212_registermap.dox::ANT_EXT_SW_DISABLE_PINS" ref="ga77457950bcd35cb4f801ce1dc66fb1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANT_EXT_SW_DISABLE_PINS&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant ANT_EXT_SW_DISABLE_PINS for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g05811ed876f3562f868c318d790babde">SR_ANT_EXT_SW_EN</a> 
</div>
</div><p>
<a class="anchor" name="g498002a2c4453e89f26fccab1843e016"></a><!-- doxytag: member="phy212_registermap.dox::ANT_EXT_SW_ENABLE_PINS" ref="g498002a2c4453e89f26fccab1843e016" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANT_EXT_SW_ENABLE_PINS&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant ANT_EXT_SW_ENABLE_PINS for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g05811ed876f3562f868c318d790babde">SR_ANT_EXT_SW_EN</a> 
</div>
</div><p>
<a class="anchor" name="g22e8df03fd801622e5a38d0285eca6a3"></a><!-- doxytag: member="phy212_registermap.dox::ANT_SEL_ANTENNA_0" ref="g22e8df03fd801622e5a38d0285eca6a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANT_SEL_ANTENNA_0&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant ANT_SEL_ANTENNA_0 for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g7eca9f41ee725e419eb8c0dabb4aee84">SR_ANT_SEL</a> 
</div>
</div><p>
<a class="anchor" name="ge0614c5207203adcbcaaefba7500e71f"></a><!-- doxytag: member="phy212_registermap.dox::ANT_SEL_ANTENNA_1" ref="ge0614c5207203adcbcaaefba7500e71f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANT_SEL_ANTENNA_1&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant ANT_SEL_ANTENNA_1 for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g7eca9f41ee725e419eb8c0dabb4aee84">SR_ANT_SEL</a> 
</div>
</div><p>
<a class="anchor" name="gc9ede53ab8d11c5fae3209f83c2d726a"></a><!-- doxytag: member="phy212_registermap.dox::BATMON_NOT_VALID" ref="gc9ede53ab8d11c5fae3209f83c2d726a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BATMON_NOT_VALID&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant BATMON_NOT_VALID for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gcff72bdcbf66f9ef80b51797328f04b4">SR_BATMON_OK</a> 
</div>
</div><p>
<a class="anchor" name="gd9179faddd0ac410e4453798cf53ad65"></a><!-- doxytag: member="phy212_registermap.dox::BATMON_VALID" ref="gd9179faddd0ac410e4453798cf53ad65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BATMON_VALID&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant BATMON_VALID for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gcff72bdcbf66f9ef80b51797328f04b4">SR_BATMON_OK</a> 
</div>
</div><p>
<a class="anchor" name="ga8a9f388a29e8f2dec5aab22b2821458"></a><!-- doxytag: member="wpan_at86rf212.dox::BLM_AVAILABLE" ref="ga8a9f388a29e8f2dec5aab22b2821458" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BLM_AVAILABLE&nbsp;&nbsp;&nbsp;(1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Buffer level mode availability 
</div>
</div><p>
<a class="anchor" name="g9486d08d26658473840dd55ef9d59783"></a><!-- doxytag: member="phy212_registermap.dox::BUSY_RX" ref="g9486d08d26658473840dd55ef9d59783" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY_RX&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant BUSY_RX for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="gb128af01291fb016509cce7df4de6233"></a><!-- doxytag: member="phy212_registermap.dox::BUSY_RX_AACK" ref="gb128af01291fb016509cce7df4de6233" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY_RX_AACK&nbsp;&nbsp;&nbsp;17          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant BUSY_RX_AACK for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g7098eb6f17c3e17810b64e7e420da376"></a><!-- doxytag: member="phy212_registermap.dox::BUSY_RX_AACK_NOCLK" ref="g7098eb6f17c3e17810b64e7e420da376" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY_RX_AACK_NOCLK&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant BUSY_RX_AACK_NOCLK for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g9cbdb413702bfd45c35773bee53c4cd3"></a><!-- doxytag: member="phy212_registermap.dox::BUSY_TX" ref="g9cbdb413702bfd45c35773bee53c4cd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY_TX&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant BUSY_TX for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g4480cfa57a0f162471e351fce3ce72da"></a><!-- doxytag: member="phy212_registermap.dox::BUSY_TX_ARET" ref="g4480cfa57a0f162471e351fce3ce72da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY_TX_ARET&nbsp;&nbsp;&nbsp;18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant BUSY_TX_ARET for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="gd26ddbf50b613eee2edc446c331e7360"></a><!-- doxytag: member="phy212_registermap.dox::CCA_CH_BUSY" ref="gd26ddbf50b613eee2edc446c331e7360" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCA_CH_BUSY&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CCA_CH_BUSY for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g538dc968f58c078b4e29d4d70d793354">SR_CCA_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g727af0b9bf4ff7942bce4fdf44d4addf"></a><!-- doxytag: member="phy212_registermap.dox::CCA_CH_IDLE" ref="g727af0b9bf4ff7942bce4fdf44d4addf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCA_CH_IDLE&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CCA_CH_IDLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g538dc968f58c078b4e29d4d70d793354">SR_CCA_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g84e5f73ba629fc888deb724cfd48887c"></a><!-- doxytag: member="phy212_registermap.dox::CCA_COMPLETED" ref="g84e5f73ba629fc888deb724cfd48887c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCA_COMPLETED&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CCA_COMPLETED for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g339adcb56a6dcbb09439a33ea694a34a">SR_CCA_DONE</a> 
</div>
</div><p>
<a class="anchor" name="g7b62861c4ff20e38d50263d360599782"></a><!-- doxytag: member="phy212_registermap.dox::CCA_MODE_0" ref="g7b62861c4ff20e38d50263d360599782" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCA_MODE_0&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CCA_MODE_0 for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g5f1683f4ba650a0737bf0a4cce54da51">SR_CCA_MODE</a> 
</div>
</div><p>
<a class="anchor" name="g58a88d5250ceb7962b79aede4fd6f604"></a><!-- doxytag: member="phy212_registermap.dox::CCA_MODE_1" ref="g58a88d5250ceb7962b79aede4fd6f604" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCA_MODE_1&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CCA_MODE_1 for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g5f1683f4ba650a0737bf0a4cce54da51">SR_CCA_MODE</a> 
</div>
</div><p>
<a class="anchor" name="gb23da5c53abe449ac63020a6643fbe98"></a><!-- doxytag: member="phy212_registermap.dox::CCA_MODE_2" ref="gb23da5c53abe449ac63020a6643fbe98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCA_MODE_2&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CCA_MODE_2 for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g5f1683f4ba650a0737bf0a4cce54da51">SR_CCA_MODE</a> 
</div>
</div><p>
<a class="anchor" name="g6ab623403e05319daf864de035f70ccf"></a><!-- doxytag: member="phy212_registermap.dox::CCA_MODE_3" ref="g6ab623403e05319daf864de035f70ccf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCA_MODE_3&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CCA_MODE_3 for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g5f1683f4ba650a0737bf0a4cce54da51">SR_CCA_MODE</a> 
</div>
</div><p>
<a class="anchor" name="gd93f2f46d2b8de76769f95ffb814c04c"></a><!-- doxytag: member="phy212_registermap.dox::CCA_ONGOING" ref="gd93f2f46d2b8de76769f95ffb814c04c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCA_ONGOING&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CCA_ONGOING for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g339adcb56a6dcbb09439a33ea694a34a">SR_CCA_DONE</a> 
</div>
</div><p>
<a class="anchor" name="g2b87f32c20e699ff42bee30bfad07acc"></a><!-- doxytag: member="phy212_registermap.dox::CCA_START" ref="g2b87f32c20e699ff42bee30bfad07acc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCA_START&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CCA_START for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#ge6e0a8254e3c2dadc1b727c43d204d1f">SR_CCA_REQUEST</a> 
</div>
</div><p>
<a class="anchor" name="gd0db7271f6a639522662408d54311032"></a><!-- doxytag: member="phy212_registermap.dox::CLEAR_PD" ref="gd0db7271f6a639522662408d54311032" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLEAR_PD&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLEAR_PD for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g924acfc6524e3b4273f0d94b4b502382">SR_AACK_SET_PD</a> 
</div>
</div><p>
<a class="anchor" name="g4b91becb31226abb78f94e875f2d84d3"></a><!-- doxytag: member="phy212_registermap.dox::CLKM_16MHZ" ref="g4b91becb31226abb78f94e875f2d84d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_16MHZ&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_16MHZ for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gc108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a> 
</div>
</div><p>
<a class="anchor" name="gcbb75350ae3a4369869019c6098752ba"></a><!-- doxytag: member="phy212_registermap.dox::CLKM_1_4MHZ" ref="gcbb75350ae3a4369869019c6098752ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_1_4MHZ&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_1_4MHZ for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gc108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a> 
</div>
</div><p>
<a class="anchor" name="g5a2a3b2dc75123f72cc228b4a8be8eac"></a><!-- doxytag: member="phy212_registermap.dox::CLKM_1MHZ" ref="g5a2a3b2dc75123f72cc228b4a8be8eac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_1MHZ&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_1MHZ for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gc108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a> 
</div>
</div><p>
<a class="anchor" name="g85c43d15d323c5b6d31f74b4bba8f78b"></a><!-- doxytag: member="phy212_registermap.dox::CLKM_2MHZ" ref="g85c43d15d323c5b6d31f74b4bba8f78b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_2MHZ&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_2MHZ for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gc108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a> 
</div>
</div><p>
<a class="anchor" name="g9b7cac853acc5c3861feb0c127a1e682"></a><!-- doxytag: member="phy212_registermap.dox::CLKM_4MHZ" ref="g9b7cac853acc5c3861feb0c127a1e682" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_4MHZ&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_4MHZ for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gc108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a> 
</div>
</div><p>
<a class="anchor" name="ge4fce7e7543ef74fcb306e10ee9dded5"></a><!-- doxytag: member="phy212_registermap.dox::CLKM_8MHZ" ref="ge4fce7e7543ef74fcb306e10ee9dded5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_8MHZ&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_8MHZ for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gc108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a> 
</div>
</div><p>
<a class="anchor" name="g4433e263a041d2ac5cef0580b1b168ee"></a><!-- doxytag: member="phy212_registermap.dox::CLKM_NO_CLOCK" ref="g4433e263a041d2ac5cef0580b1b168ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_NO_CLOCK&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_NO_CLOCK for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gc108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a> 
</div>
</div><p>
<a class="anchor" name="g4659e3bad5f9cc027875bf5027e6ee9d"></a><!-- doxytag: member="phy212_registermap.dox::CLKM_SHA_DISABLE" ref="g4659e3bad5f9cc027875bf5027e6ee9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_SHA_DISABLE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_SHA_DISABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g3517409068f4c36eedae73ed8ffead13">SR_CLKM_SHA_SEL</a> 
</div>
</div><p>
<a class="anchor" name="g7b4e985e82bfaf3078eef64312f6f568"></a><!-- doxytag: member="phy212_registermap.dox::CLKM_SHA_ENABLE" ref="g7b4e985e82bfaf3078eef64312f6f568" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_SHA_ENABLE&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_SHA_ENABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g3517409068f4c36eedae73ed8ffead13">SR_CLKM_SHA_SEL</a> 
</div>
</div><p>
<a class="anchor" name="gae865f4f14cd8dfbbf676215b3dba99a"></a><!-- doxytag: member="phy212_registermap.dox::CLKM_SYMBOL_RATE" ref="gae865f4f14cd8dfbbf676215b3dba99a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_SYMBOL_RATE&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_SYMBOL_RATE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gc108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a> 
</div>
</div><p>
<a class="anchor" name="g12eaacbac3b035bafe907c53dbce70dd"></a><!-- doxytag: member="phy212_registermap.dox::CMD_FORCE_PLL_ON" ref="g12eaacbac3b035bafe907c53dbce70dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_FORCE_PLL_ON&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_FORCE_PLL_ON for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a> 
</div>
</div><p>
<a class="anchor" name="g8ecc63755abb125691b00426cba7fe41"></a><!-- doxytag: member="phy212_registermap.dox::CMD_FORCE_TRX_OFF" ref="g8ecc63755abb125691b00426cba7fe41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_FORCE_TRX_OFF&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_FORCE_TRX_OFF for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a> 
</div>
</div><p>
<a class="anchor" name="g6d864e31a00add16032f27b5e593b4bb"></a><!-- doxytag: member="phy212_registermap.dox::CMD_NOP" ref="g6d864e31a00add16032f27b5e593b4bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_NOP&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_NOP for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a> 
</div>
</div><p>
<a class="anchor" name="g86eb3f35dbb0833379e005d0a934ed95"></a><!-- doxytag: member="phy212_registermap.dox::CMD_PLL_ON" ref="g86eb3f35dbb0833379e005d0a934ed95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_PLL_ON&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_PLL_ON for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a> 
</div>
</div><p>
<a class="anchor" name="gd6f5136f7aac20ec1ce29f42d5dec848"></a><!-- doxytag: member="phy212_registermap.dox::CMD_RX_AACK_ON" ref="gd6f5136f7aac20ec1ce29f42d5dec848" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_RX_AACK_ON&nbsp;&nbsp;&nbsp;22          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_RX_AACK_ON for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a> 
</div>
</div><p>
<a class="anchor" name="g5e4387f9db7294eb0e03a97505aac7c0"></a><!-- doxytag: member="phy212_registermap.dox::CMD_RX_ON" ref="g5e4387f9db7294eb0e03a97505aac7c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_RX_ON&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_RX_ON for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a> 
</div>
</div><p>
<a class="anchor" name="g2f2b663a799906d316824bba67572502"></a><!-- doxytag: member="phy212_registermap.dox::CMD_TRX_OFF" ref="g2f2b663a799906d316824bba67572502" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_TRX_OFF&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_TRX_OFF for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a> 
</div>
</div><p>
<a class="anchor" name="g5f04bddd21dfe883e8b977466192c710"></a><!-- doxytag: member="phy212_registermap.dox::CMD_TX_ARET_ON" ref="g5f04bddd21dfe883e8b977466192c710" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_TX_ARET_ON&nbsp;&nbsp;&nbsp;25          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_TX_ARET_ON for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a> 
</div>
</div><p>
<a class="anchor" name="gd47eb7bbddce76aba1a636d6b2344997"></a><!-- doxytag: member="phy212_registermap.dox::CMD_TX_START" ref="gd47eb7bbddce76aba1a636d6b2344997" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_TX_START&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_TX_START for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a> 
</div>
</div><p>
<a class="anchor" name="gcb4d63abfbcb892aa702db4f8b15f464"></a><!-- doxytag: member="phy212_registermap.dox::CRC16_NOT_VALID" ref="gcb4d63abfbcb892aa702db4f8b15f464" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC16_NOT_VALID&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CRC16_NOT_VALID for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g80bd45c004ff677a0295b38070f38cb0">SR_RX_CRC_VALID</a> 
</div>
</div><p>
<a class="anchor" name="gfc563e2b81fcf1d0595436791e7c25c8"></a><!-- doxytag: member="phy212_registermap.dox::CRC16_VALID" ref="gfc563e2b81fcf1d0595436791e7c25c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC16_VALID&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CRC16_VALID for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g80bd45c004ff677a0295b38070f38cb0">SR_RX_CRC_VALID</a> 
</div>
</div><p>
<a class="anchor" name="gcbd892dbca95d3b5218388a7b39657af"></a><!-- doxytag: member="phy212_registermap.dox::FRAME_VERSION_00" ref="gcbd892dbca95d3b5218388a7b39657af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FRAME_VERSION_00&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant FRAME_VERSION_00 for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g870b240598d0b5432d13e51a9634e298">SR_AACK_FVN_MODE</a> 
</div>
</div><p>
<a class="anchor" name="g934b12b2785d37b7825e663c4b9e310a"></a><!-- doxytag: member="phy212_registermap.dox::FRAME_VERSION_01" ref="g934b12b2785d37b7825e663c4b9e310a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FRAME_VERSION_01&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant FRAME_VERSION_01 for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g870b240598d0b5432d13e51a9634e298">SR_AACK_FVN_MODE</a> 
</div>
</div><p>
<a class="anchor" name="g4946c723e82f450a0579e12a09ef1bab"></a><!-- doxytag: member="phy212_registermap.dox::FRAME_VERSION_012" ref="g4946c723e82f450a0579e12a09ef1bab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FRAME_VERSION_012&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant FRAME_VERSION_012 for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g870b240598d0b5432d13e51a9634e298">SR_AACK_FVN_MODE</a> 
</div>
</div><p>
<a class="anchor" name="gdb8fc8658161da8ad39d52d100646b8c"></a><!-- doxytag: member="phy212_registermap.dox::FRAME_VERSION_IGNORED" ref="gdb8fc8658161da8ad39d52d100646b8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FRAME_VERSION_IGNORED&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant FRAME_VERSION_IGNORED for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g870b240598d0b5432d13e51a9634e298">SR_AACK_FVN_MODE</a> 
</div>
</div><p>
<a class="anchor" name="g821a2e81cef3f18432159a609c9cdf37"></a><!-- doxytag: member="phy212_registermap.dox::IRQ_HIGH_ACTIVE" ref="g821a2e81cef3f18432159a609c9cdf37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_HIGH_ACTIVE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant IRQ_HIGH_ACTIVE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#ga0f3a99f97243d3cb2071cb771f918be">SR_IRQ_POLARITY</a> 
</div>
</div><p>
<a class="anchor" name="gcbad365d89a9efafd8f3d6f64b3f0ac7"></a><!-- doxytag: member="phy212_registermap.dox::IRQ_LOW_ACTIVE" ref="gcbad365d89a9efafd8f3d6f64b3f0ac7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_LOW_ACTIVE&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant IRQ_LOW_ACTIVE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#ga0f3a99f97243d3cb2071cb771f918be">SR_IRQ_POLARITY</a> 
</div>
</div><p>
<a class="anchor" name="gdb82d918230d4a1856576038c7cfcdb8"></a><!-- doxytag: member="phy212_registermap.dox::IRQ_MASK_MODE_OFF" ref="gdb82d918230d4a1856576038c7cfcdb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_MASK_MODE_OFF&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant IRQ_MASK_MODE_OFF for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g0b612a879da54e0353cc43dbaf79de05">SR_IRQ_MASK_MODE</a> 
</div>
</div><p>
<a class="anchor" name="g729dc3ecf592a231d73b58a84e68bdd3"></a><!-- doxytag: member="phy212_registermap.dox::IRQ_MASK_MODE_ON" ref="g729dc3ecf592a231d73b58a84e68bdd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_MASK_MODE_ON&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant IRQ_MASK_MODE_ON for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g0b612a879da54e0353cc43dbaf79de05">SR_IRQ_MASK_MODE</a> 
</div>
</div><p>
<a class="anchor" name="g58b9a6d64b28fa620d86aa2d87aba5d4"></a><!-- doxytag: member="phy212_registermap.dox::P_ON" ref="g58b9a6d64b28fa620d86aa2d87aba5d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_ON&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant P_ON for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g039fa1b0fb972ac84e546ca8245c05fc"></a><!-- doxytag: member="phy212_registermap.dox::PAD_CLKM_2MA" ref="g039fa1b0fb972ac84e546ca8245c05fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAD_CLKM_2MA&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant PAD_CLKM_2MA for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g436aeabd5823f138f10cf091cd0a70bf">SR_PAD_IO_CLKM</a> 
</div>
</div><p>
<a class="anchor" name="gc663a86d27409447e080f107a99bc599"></a><!-- doxytag: member="phy212_registermap.dox::PAD_CLKM_4MA" ref="gc663a86d27409447e080f107a99bc599" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAD_CLKM_4MA&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant PAD_CLKM_4MA for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g436aeabd5823f138f10cf091cd0a70bf">SR_PAD_IO_CLKM</a> 
</div>
</div><p>
<a class="anchor" name="gb6016caec908aab33ee1d2fdd415be31"></a><!-- doxytag: member="phy212_registermap.dox::PAD_CLKM_6MA" ref="gb6016caec908aab33ee1d2fdd415be31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAD_CLKM_6MA&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant PAD_CLKM_6MA for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g436aeabd5823f138f10cf091cd0a70bf">SR_PAD_IO_CLKM</a> 
</div>
</div><p>
<a class="anchor" name="g78486dafd5fc0d72945f29c072529b3e"></a><!-- doxytag: member="phy212_registermap.dox::PAD_CLKM_8MA" ref="g78486dafd5fc0d72945f29c072529b3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAD_CLKM_8MA&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant PAD_CLKM_8MA for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g436aeabd5823f138f10cf091cd0a70bf">SR_PAD_IO_CLKM</a> 
</div>
</div><p>
<a class="anchor" name="g4449ffa75f6ea4c894b086b1d6be702a"></a><!-- doxytag: member="phy212_registermap.dox::PAD_IO_2MA" ref="g4449ffa75f6ea4c894b086b1d6be702a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAD_IO_2MA&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant PAD_IO_2MA for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g8379ea2a533ecb90a6b86d54aeb9cc02">SR_PAD_IO</a> 
</div>
</div><p>
<a class="anchor" name="g2cc10056b75bcc0d5c4488af20dedf4c"></a><!-- doxytag: member="phy212_registermap.dox::PAD_IO_4MA" ref="g2cc10056b75bcc0d5c4488af20dedf4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAD_IO_4MA&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant PAD_IO_4MA for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g8379ea2a533ecb90a6b86d54aeb9cc02">SR_PAD_IO</a> 
</div>
</div><p>
<a class="anchor" name="gdf0eb696e4543767e7beb84a6282843d"></a><!-- doxytag: member="phy212_registermap.dox::PAD_IO_6MA" ref="gdf0eb696e4543767e7beb84a6282843d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAD_IO_6MA&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant PAD_IO_6MA for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g8379ea2a533ecb90a6b86d54aeb9cc02">SR_PAD_IO</a> 
</div>
</div><p>
<a class="anchor" name="gc7db20cc5e01fc7df1cb9ccb4bf01f76"></a><!-- doxytag: member="phy212_registermap.dox::PAD_IO_8MA" ref="gc7db20cc5e01fc7df1cb9ccb4bf01f76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAD_IO_8MA&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant PAD_IO_8MA for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g8379ea2a533ecb90a6b86d54aeb9cc02">SR_PAD_IO</a> 
</div>
</div><p>
<a class="anchor" name="g32c804ff96245dfc5bf57754e883da56"></a><!-- doxytag: member="phy212_registermap.dox::PART_NUM_AT86RF212" ref="g32c804ff96245dfc5bf57754e883da56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PART_NUM_AT86RF212&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant PART_NUM_AT86RF212 for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g86814793c58e9f4073ef30d8949caa64">SR_PART_NUM</a> 
</div>
</div><p>
<a class="anchor" name="g77a32ac338596fe95ea09d7603d7c295"></a><!-- doxytag: member="phy212_registermap.dox::PLL_ON" ref="g77a32ac338596fe95ea09d7603d7c295" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_ON&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant PLL_ON for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="gb6684a41be3b86bb68780c110daebf7a"></a><!-- doxytag: member="phy212_registermap.dox::PROM_MODE_DISABLE" ref="gb6684a41be3b86bb68780c110daebf7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PROM_MODE_DISABLE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant PROM_MODE_DISABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g56b78d5838e27cb879477f352242fb84">SR_AACK_PROM_MODE</a> 
</div>
</div><p>
<a class="anchor" name="g39ec5f09e684a8160c5454856c44abc6"></a><!-- doxytag: member="phy212_registermap.dox::PROM_MODE_ENABLE" ref="g39ec5f09e684a8160c5454856c44abc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PROM_MODE_ENABLE&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant PROM_MODE_ENABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g56b78d5838e27cb879477f352242fb84">SR_AACK_PROM_MODE</a> 
</div>
</div><p>
<a class="anchor" name="g1fe3d3e4e7d713a09e71ebecac797b25"></a><!-- doxytag: member="wpan_at86rf212.dox::RF212_RAM_SIZE" ref="g1fe3d3e4e7d713a09e71ebecac797b25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF212_RAM_SIZE&nbsp;&nbsp;&nbsp;(0x80)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RF212 FIFO size. 
<p>

</div>
</div><p>
<a class="anchor" name="g07d542d7f2247324739de4ac89079d51"></a><!-- doxytag: member="wpan_at86rf212.dox::RG_AES_CTRL_MIRROR" ref="g07d542d7f2247324739de4ac89079d51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_AES_CTRL_MIRROR&nbsp;&nbsp;&nbsp;(0x94)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
mirrored version of <a class="el" href="group__apiHalPHY212Const.html#g5a835fbbc845c19b88677c49a5ddb847">AES_CTRL</a>, SRAM address 
</div>
</div><p>
<a class="anchor" name="gd32aabeb8c6dc8a8fc322ad9266e3982"></a><!-- doxytag: member="wpan_at86rf212.dox::RSSI_BASE_VAL_BPSK_20" ref="gd32aabeb8c6dc8a8fc322ad9266e3982" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSSI_BASE_VAL_BPSK_20&nbsp;&nbsp;&nbsp;(-100)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Minimum RSSI sensitivity value in dBm for BPSK_20, which is equivalent to the value 0 in sub register <a class="el" href="group__apiHalPHY212Sreg.html#ge4a0fbc6bd43fdcb0272429f5b6edb86">SR_RSSI</a>. 
</div>
</div><p>
<a class="anchor" name="g3a88f07649309e195fe49ac023419fe2"></a><!-- doxytag: member="wpan_at86rf212.dox::RSSI_BASE_VAL_BPSK_40" ref="g3a88f07649309e195fe49ac023419fe2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSSI_BASE_VAL_BPSK_40&nbsp;&nbsp;&nbsp;(-99)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Minimum RSSI sensitivity value in dBm for BPSK_40, which is equivalent to the value 0 in sub register <a class="el" href="group__apiHalPHY212Sreg.html#ge4a0fbc6bd43fdcb0272429f5b6edb86">SR_RSSI</a>. 
</div>
</div><p>
<a class="anchor" name="gef6bf6b0fde55e92fe8eb4e8fbc08ab6"></a><!-- doxytag: member="wpan_at86rf212.dox::RSSI_BASE_VAL_OQPSK_100" ref="gef6bf6b0fde55e92fe8eb4e8fbc08ab6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSSI_BASE_VAL_OQPSK_100&nbsp;&nbsp;&nbsp;(-98)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Minimum RSSI sensitivity value in dBm for OQPSK_100, which is equivalent to the value 0 in sub register <a class="el" href="group__apiHalPHY212Sreg.html#ge4a0fbc6bd43fdcb0272429f5b6edb86">SR_RSSI</a>. 
</div>
</div><p>
<a class="anchor" name="g7c9c98bb18f9cd9ae0b8a4060b114a35"></a><!-- doxytag: member="wpan_at86rf212.dox::RSSI_BASE_VAL_OQPSK_250" ref="g7c9c98bb18f9cd9ae0b8a4060b114a35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSSI_BASE_VAL_OQPSK_250&nbsp;&nbsp;&nbsp;(-97)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Minimum RSSI sensitivity value in dBm for OQPSK_250, which is equivalent to the value 0 in sub register <a class="el" href="group__apiHalPHY212Sreg.html#ge4a0fbc6bd43fdcb0272429f5b6edb86">SR_RSSI</a>. 
</div>
</div><p>
<a class="anchor" name="gfddeaef97c7252f303f60355d79bf04c"></a><!-- doxytag: member="phy212_registermap.dox::RX_AACK_ON" ref="gfddeaef97c7252f303f60355d79bf04c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_AACK_ON&nbsp;&nbsp;&nbsp;22          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant RX_AACK_ON for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g2457f98235fe05be63025fe6d060709d"></a><!-- doxytag: member="phy212_registermap.dox::RX_AACK_ON_NOCLK" ref="g2457f98235fe05be63025fe6d060709d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_AACK_ON_NOCLK&nbsp;&nbsp;&nbsp;29          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant RX_AACK_ON_NOCLK for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="gec484d0fae46f97debc24d8743c0b9f7"></a><!-- doxytag: member="phy212_registermap.dox::RX_DISABLE" ref="gec484d0fae46f97debc24d8743c0b9f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_DISABLE&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant RX_DISABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g59bf6874e9e337c3fb963cad4309ecd0">SR_RX_PDT_DIS</a> 
</div>
</div><p>
<a class="anchor" name="g503de2a6a495fceb78236de11743af62"></a><!-- doxytag: member="phy212_registermap.dox::RX_ENABLE" ref="g503de2a6a495fceb78236de11743af62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_ENABLE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant RX_ENABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g59bf6874e9e337c3fb963cad4309ecd0">SR_RX_PDT_DIS</a> 
</div>
</div><p>
<a class="anchor" name="g359db88bcffa6b39bdb64ec00ec3a1ae"></a><!-- doxytag: member="phy212_registermap.dox::RX_ON" ref="g359db88bcffa6b39bdb64ec00ec3a1ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_ON&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant RX_ON for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="gebdc5763dfca01b36ecf6cbeb641f4b3"></a><!-- doxytag: member="phy212_registermap.dox::RX_ON_NOCLK" ref="gebdc5763dfca01b36ecf6cbeb641f4b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_ON_NOCLK&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant RX_ON_NOCLK for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g0e51396e0ea29eaa35869c562604a94c"></a><!-- doxytag: member="phy212_registermap.dox::RX_SAFE_MODE_DISABLE" ref="g0e51396e0ea29eaa35869c562604a94c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_SAFE_MODE_DISABLE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant RX_SAFE_MODE_DISABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g6d2d3f16272406c75ec8f7c2602ec063">SR_RX_SAFE_MODE</a> 
</div>
</div><p>
<a class="anchor" name="g5246a8435fb1820af71e23270b5e8049"></a><!-- doxytag: member="phy212_registermap.dox::RX_SAFE_MODE_ENABLE" ref="g5246a8435fb1820af71e23270b5e8049" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_SAFE_MODE_ENABLE&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant RX_SAFE_MODE_ENABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g6d2d3f16272406c75ec8f7c2602ec063">SR_RX_SAFE_MODE</a> 
</div>
</div><p>
<a class="anchor" name="g3a2e4626ca236fada8df0453735fb1b5"></a><!-- doxytag: member="phy212_registermap.dox::SET_PD" ref="g3a2e4626ca236fada8df0453735fb1b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_PD&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant SET_PD for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g924acfc6524e3b4273f0d94b4b502382">SR_AACK_SET_PD</a> 
</div>
</div><p>
<a class="anchor" name="g44e89d523436fcbbf2c56e4fb335d509"></a><!-- doxytag: member="phy212_registermap.dox::SLEEP" ref="g44e89d523436fcbbf2c56e4fb335d509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLEEP&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant SLEEP for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g366e8c87b539b9311ba741802818f7e0"></a><!-- doxytag: member="phy212_registermap.dox::SPI_CMD_MODE_DEFAULT" ref="g366e8c87b539b9311ba741802818f7e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CMD_MODE_DEFAULT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant SPI_CMD_MODE_DEFAULT for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g7f89d25ba5ed4457a58b3b0bd6f1b53c">SR_SPI_CMD_MODE</a> 
</div>
</div><p>
<a class="anchor" name="g3c68be4769c1b35f888a89ca6aeda38c"></a><!-- doxytag: member="phy212_registermap.dox::SPI_CMD_MODE_IRQ_STATUS" ref="g3c68be4769c1b35f888a89ca6aeda38c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CMD_MODE_IRQ_STATUS&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant SPI_CMD_MODE_IRQ_STATUS for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g7f89d25ba5ed4457a58b3b0bd6f1b53c">SR_SPI_CMD_MODE</a> 
</div>
</div><p>
<a class="anchor" name="g139f673a9dc0a76a93cd3891bfc45d27"></a><!-- doxytag: member="phy212_registermap.dox::SPI_CMD_MODE_PHY_RSSI" ref="g139f673a9dc0a76a93cd3891bfc45d27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CMD_MODE_PHY_RSSI&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant SPI_CMD_MODE_PHY_RSSI for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g7f89d25ba5ed4457a58b3b0bd6f1b53c">SR_SPI_CMD_MODE</a> 
</div>
</div><p>
<a class="anchor" name="g5657fada5597a5bb6275d8b871ccca2c"></a><!-- doxytag: member="phy212_registermap.dox::SPI_CMD_MODE_TRX_STATUS" ref="g5657fada5597a5bb6275d8b871ccca2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CMD_MODE_TRX_STATUS&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant SPI_CMD_MODE_TRX_STATUS for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g7f89d25ba5ed4457a58b3b0bd6f1b53c">SR_SPI_CMD_MODE</a> 
</div>
</div><p>
<a class="anchor" name="gf0c6d5f829c07fe27fac094daffbb2ab"></a><!-- doxytag: member="phy212_registermap.dox::STATE_TRANSITION_IN_PROGRESS" ref="gf0c6d5f829c07fe27fac094daffbb2ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STATE_TRANSITION_IN_PROGRESS&nbsp;&nbsp;&nbsp;31          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant STATE_TRANSITION_IN_PROGRESS for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g2f35f8c1ed21f2f148085882d9fc61af"></a><!-- doxytag: member="rf212_const.dox::T_OCT" ref="g2f35f8c1ed21f2f148085882d9fc61af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T_OCT&nbsp;&nbsp;&nbsp;32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Duration of an octet for 250kb/s O-QPSK mode in us 
</div>
</div><p>
<a class="anchor" name="gd44a399c7b6667a257aff9480b05112e"></a><!-- doxytag: member="rf212_const.dox::T_SYM" ref="gd44a399c7b6667a257aff9480b05112e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T_SYM&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Duration of an symbol for 250kb/s O-QPSK mode in us 
</div>
</div><p>
<a class="anchor" name="g7c9012a793c90e668067a79c95a0a189"></a><!-- doxytag: member="phy212_registermap.dox::TIMESTAMPING_DISABLE" ref="g7c9012a793c90e668067a79c95a0a189" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMESTAMPING_DISABLE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant TIMESTAMPING_DISABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gc2aee8dc611b535d563db8041df15ce0">SR_IRQ_2_EXT_EN</a> 
</div>
</div><p>
<a class="anchor" name="g8c144f1f0aa038ba84a6ca7e70b0fbd8"></a><!-- doxytag: member="phy212_registermap.dox::TIMESTAMPING_ENABLE" ref="g8c144f1f0aa038ba84a6ca7e70b0fbd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMESTAMPING_ENABLE&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant TIMESTAMPING_ENABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gc2aee8dc611b535d563db8041df15ce0">SR_IRQ_2_EXT_EN</a> 
</div>
</div><p>
<a class="anchor" name="g30ac3e3fa9ccbf2d66787dc2b11d7569"></a><!-- doxytag: member="phy212_registermap.dox::TRAC_CHANNEL_ACCESS_FAILURE" ref="g30ac3e3fa9ccbf2d66787dc2b11d7569" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRAC_CHANNEL_ACCESS_FAILURE&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant TRAC_CHANNEL_ACCESS_FAILURE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g4692d9ea2770ff145d1c35c513cbf1d6">SR_TRAC_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g30ac3e3fa9ccbf2d66787dc2b11d7569"></a><!-- doxytag: member="wpan_at86rf212.dox::TRAC_CHANNEL_ACCESS_FAILURE" ref="g30ac3e3fa9ccbf2d66787dc2b11d7569" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRAC_CHANNEL_ACCESS_FAILURE&nbsp;&nbsp;&nbsp;(3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX_ARET status channel access fails 
</div>
</div><p>
<a class="anchor" name="gd43f24dc2040e71f091bdc2377aa063b"></a><!-- doxytag: member="phy212_registermap.dox::TRAC_INVALID" ref="gd43f24dc2040e71f091bdc2377aa063b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRAC_INVALID&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant TRAC_INVALID for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g4692d9ea2770ff145d1c35c513cbf1d6">SR_TRAC_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="gd43f24dc2040e71f091bdc2377aa063b"></a><!-- doxytag: member="wpan_at86rf212.dox::TRAC_INVALID" ref="gd43f24dc2040e71f091bdc2377aa063b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRAC_INVALID&nbsp;&nbsp;&nbsp;(7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX_ARET status invalid, default status and status after internal error conditions 
</div>
</div><p>
<a class="anchor" name="g6af36c9e4e33766910c169eb60c8c011"></a><!-- doxytag: member="phy212_registermap.dox::TRAC_NO_ACK" ref="g6af36c9e4e33766910c169eb60c8c011" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRAC_NO_ACK&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant TRAC_NO_ACK for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g4692d9ea2770ff145d1c35c513cbf1d6">SR_TRAC_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g6af36c9e4e33766910c169eb60c8c011"></a><!-- doxytag: member="wpan_at86rf212.dox::TRAC_NO_ACK" ref="g6af36c9e4e33766910c169eb60c8c011" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRAC_NO_ACK&nbsp;&nbsp;&nbsp;(5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX_ARET status no ack received 
</div>
</div><p>
<a class="anchor" name="g055049d569c7e50ecb31baa46ab3d6c1"></a><!-- doxytag: member="phy212_registermap.dox::TRAC_SUCCESS" ref="g055049d569c7e50ecb31baa46ab3d6c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRAC_SUCCESS&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant TRAC_SUCCESS for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g4692d9ea2770ff145d1c35c513cbf1d6">SR_TRAC_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g055049d569c7e50ecb31baa46ab3d6c1"></a><!-- doxytag: member="wpan_at86rf212.dox::TRAC_SUCCESS" ref="g055049d569c7e50ecb31baa46ab3d6c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRAC_SUCCESS&nbsp;&nbsp;&nbsp;(0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX_ARET status tx success 
</div>
</div><p>
<a class="anchor" name="g8c7cfe21d16804261d01a04f045fc438"></a><!-- doxytag: member="phy212_registermap.dox::TRAC_SUCCESS_DATA_PENDING" ref="g8c7cfe21d16804261d01a04f045fc438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRAC_SUCCESS_DATA_PENDING&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant TRAC_SUCCESS_DATA_PENDING for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g4692d9ea2770ff145d1c35c513cbf1d6">SR_TRAC_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g8c7cfe21d16804261d01a04f045fc438"></a><!-- doxytag: member="wpan_at86rf212.dox::TRAC_SUCCESS_DATA_PENDING" ref="g8c7cfe21d16804261d01a04f045fc438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRAC_SUCCESS_DATA_PENDING&nbsp;&nbsp;&nbsp;(1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX_ARET status tx success, ack with data pending bit set received 
</div>
</div><p>
<a class="anchor" name="g963a197c74012c7568d3229ff884c231"></a><!-- doxytag: member="phy212_registermap.dox::TRAC_SUCCESS_WAIT_FOR_ACK" ref="g963a197c74012c7568d3229ff884c231" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRAC_SUCCESS_WAIT_FOR_ACK&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant TRAC_SUCCESS_WAIT_FOR_ACK for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g4692d9ea2770ff145d1c35c513cbf1d6">SR_TRAC_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g963a197c74012c7568d3229ff884c231"></a><!-- doxytag: member="wpan_at86rf212.dox::TRAC_SUCCESS_WAIT_FOR_ACK" ref="g963a197c74012c7568d3229ff884c231" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRAC_SUCCESS_WAIT_FOR_ACK&nbsp;&nbsp;&nbsp;(2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX_ARET status: frame transmitted, but no ack received 
</div>
</div><p>
<a class="anchor" name="g2c5d69c4f50c9ae712f7579fe3ac545a"></a><!-- doxytag: member="wpan_at86rf212.dox::TRX_AES_BLOCK_SIZE" ref="g2c5d69c4f50c9ae712f7579fe3ac545a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_AES_BLOCK_SIZE&nbsp;&nbsp;&nbsp;(16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data block size in bytes. 
</div>
</div><p>
<a class="anchor" name="gf6899ef98af446c018af6fa8d9f414dc"></a><!-- doxytag: member="wpan_at86rf212.dox::TRX_IRQ_AMI" ref="gf6899ef98af446c018af6fa8d9f414dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_IRQ_AMI&nbsp;&nbsp;&nbsp;(0x20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Signals an address match. 
<p>

</div>
</div><p>
<a class="anchor" name="g0008ea967147950dd4f613a2a80adb36"></a><!-- doxytag: member="wpan_at86rf212.dox::TRX_IRQ_AWAKE_END" ref="g0008ea967147950dd4f613a2a80adb36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_IRQ_AWAKE_END&nbsp;&nbsp;&nbsp;(0x10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Signals the end of the awake process. 
<p>

</div>
</div><p>
<a class="anchor" name="g5b062cb127d62117b7c36881e79fc9e3"></a><!-- doxytag: member="wpan_at86rf212.dox::TRX_IRQ_BAT_LOW" ref="g5b062cb127d62117b7c36881e79fc9e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_IRQ_BAT_LOW&nbsp;&nbsp;&nbsp;(0x80)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
signals low battery 
<p>

</div>
</div><p>
<a class="anchor" name="g4dc830446c62bea8ebfa172b61677776"></a><!-- doxytag: member="wpan_at86rf212.dox::TRX_IRQ_CCA_ED_DONE" ref="g4dc830446c62bea8ebfa172b61677776" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_IRQ_CCA_ED_DONE&nbsp;&nbsp;&nbsp;(0x10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Signals the end of a CCA or ED measurement. 
<p>

</div>
</div><p>
<a class="anchor" name="gdc5d9413e8afefce4cafc1645ac26073"></a><!-- doxytag: member="wpan_at86rf212.dox::TRX_IRQ_CCA_ED_READY" ref="gdc5d9413e8afefce4cafc1645ac26073" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_IRQ_CCA_ED_READY&nbsp;&nbsp;&nbsp;(TRX_IRQ_CCA_ED_DONE)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Renamed *_CCA_ED_READY to *_CCA_ED_DONE. Needed for backward compatibility. 
<p>

</div>
</div><p>
<a class="anchor" name="g3a84434fef569c52df0df298c308e624"></a><!-- doxytag: member="wpan_at86rf212.dox::TRX_IRQ_PLL_LOCK" ref="g3a84434fef569c52df0df298c308e624" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_IRQ_PLL_LOCK&nbsp;&nbsp;&nbsp;(0x01)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL goes to lock-state. 
<p>

</div>
</div><p>
<a class="anchor" name="gc78ca3c5bcfc8977504c7b567d99af7d"></a><!-- doxytag: member="wpan_at86rf212.dox::TRX_IRQ_PLL_UNLOCK" ref="gc78ca3c5bcfc8977504c7b567d99af7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_IRQ_PLL_UNLOCK&nbsp;&nbsp;&nbsp;(0x02)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
signals an unlocked PLL 
<p>

</div>
</div><p>
<a class="anchor" name="gab5ff5ca963c7556f4f1e0e37f045604"></a><!-- doxytag: member="wpan_at86rf212.dox::TRX_IRQ_RX_START" ref="gab5ff5ca963c7556f4f1e0e37f045604" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_IRQ_RX_START&nbsp;&nbsp;&nbsp;(0x04)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
signals begin of a receiving frame 
<p>

</div>
</div><p>
<a class="anchor" name="ge34c1f5817526945d96c7cda6689f342"></a><!-- doxytag: member="wpan_at86rf212.dox::TRX_IRQ_TRX_END" ref="ge34c1f5817526945d96c7cda6689f342" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_IRQ_TRX_END&nbsp;&nbsp;&nbsp;(0x08)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
signals end of frames (transmit and receive) 
<p>

</div>
</div><p>
<a class="anchor" name="gdfe439356d965b05adfe5d3a206e249b"></a><!-- doxytag: member="wpan_at86rf212.dox::TRX_IRQ_TRX_UR" ref="gdfe439356d965b05adfe5d3a206e249b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_IRQ_TRX_UR&nbsp;&nbsp;&nbsp;(0x40)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
signals a FIFO underrun 
<p>

</div>
</div><p>
<a class="anchor" name="gd9aff3d987888b9d1bcb9fc12d2c996e"></a><!-- doxytag: member="phy212_registermap.dox::TRX_OFF" ref="gd9aff3d987888b9d1bcb9fc12d2c996e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_OFF&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant TRX_OFF for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g0d659f730692556a1b5e68f54c8ae015"></a><!-- doxytag: member="phy212_registermap.dox::TX_ARET_ON" ref="g0d659f730692556a1b5e68f54c8ae015" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_ARET_ON&nbsp;&nbsp;&nbsp;25          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant TX_ARET_ON for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gbb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a> 
</div>
</div><p>
<a class="anchor" name="g8a0fa2af322482c1e874cdd411528bb9"></a><!-- doxytag: member="phy212_registermap.dox::TX_AUTO_CRC_DISABLE" ref="g8a0fa2af322482c1e874cdd411528bb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_AUTO_CRC_DISABLE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant TX_AUTO_CRC_DISABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g53420a51ab0ad2e5b108d5cbbdf6f3b6">SR_TX_AUTO_CRC_ON</a> 
</div>
</div><p>
<a class="anchor" name="gd11d7c0de9a0f43ddd107e4870519e7f"></a><!-- doxytag: member="phy212_registermap.dox::TX_AUTO_CRC_ENABLE" ref="gd11d7c0de9a0f43ddd107e4870519e7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_AUTO_CRC_ENABLE&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant TX_AUTO_CRC_ENABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g53420a51ab0ad2e5b108d5cbbdf6f3b6">SR_TX_AUTO_CRC_ON</a> 
</div>
</div><p>
<a class="anchor" name="gaa9cab1703f30ddb1af2cb1df6bd4201"></a><!-- doxytag: member="phy212_registermap.dox::UPLD_RES_FT_DISABLE" ref="gaa9cab1703f30ddb1af2cb1df6bd4201" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UPLD_RES_FT_DISABLE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant UPLD_RES_FT_DISABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gca3393bbaf32d03c9d6816a20b1200ef">SR_AACK_UPLD_RES_FT</a> 
</div>
</div><p>
<a class="anchor" name="g65c887e59b7b81f28bd4d7039a622176"></a><!-- doxytag: member="phy212_registermap.dox::UPLD_RES_FT_ENABLE" ref="g65c887e59b7b81f28bd4d7039a622176" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UPLD_RES_FT_ENABLE&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant UPLD_RES_FT_ENABLE for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#gca3393bbaf32d03c9d6816a20b1200ef">SR_AACK_UPLD_RES_FT</a> 
</div>
</div><p>
<a class="anchor" name="g3d256d6e73d00a5fdd0d7aa50b477ec9"></a><!-- doxytag: member="phy212_registermap.dox::VERSION_NUM_AT86RF212" ref="g3d256d6e73d00a5fdd0d7aa50b477ec9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VERSION_NUM_AT86RF212&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant VERSION_NUM_AT86RF212 for sub-register <a class="el" href="group__apiHalPHY212Sreg.html#g50fb0901d041a58241024a7fceeed4eb">SR_VERSION_NUM</a> 
</div>
</div><p>
<hr><h2>Enumeration Type Documentation</h2>
<a class="anchor" name="gd60c00ed13c6ea86fdc5116d3272b260"></a><!-- doxytag: member="wpan_at86rf212.dox::aes_access_t" ref="gd60c00ed13c6ea86fdc5116d3272b260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__apiHalPHY212Const.html#gd60c00ed13c6ea86fdc5116d3272b260">aes_access_t</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AES access mode <dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="ggd60c00ed13c6ea86fdc5116d3272b260f75dfbab33b19e97dbd6c5fa87b53a30"></a><!-- doxytag: member="TRX_AES_READ_MODE" ref="ggd60c00ed13c6ea86fdc5116d3272b260f75dfbab33b19e97dbd6c5fa87b53a30" args="" -->TRX_AES_READ_MODE</em>&nbsp;</td><td>
&lt; standard SRAM write access </td></tr>
<tr><td valign="top"><em><a class="anchor" name="ggd60c00ed13c6ea86fdc5116d3272b260dbbb2bfeb1eda5629da10f7e056dad0e"></a><!-- doxytag: member="TRX_AES_WRRD_MODE" ref="ggd60c00ed13c6ea86fdc5116d3272b260dbbb2bfeb1eda5629da10f7e056dad0e" args="" -->TRX_AES_WRRD_MODE</em>&nbsp;</td><td>
&lt; standard SRAM read access </td></tr>
</table>
</dl>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Mon Aug 17 13:35:02 2009 for SWPM AT86RF212 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.6 </small></address>
</body>
</html>
