<html>
<body>
<title>wl_chip JTAG Register Definitions</title>
See <A HREF="http://hwnbu-twiki.broadcom.com/bin/view/Mwgroup/JtagUserRegisters">here</A> for documentation on chip-independent configuration and backplane access user DRs
<h2>JTAG User Register 0</h2>
    Write address: 0xff03ff3a;  Read Address 0xff0bff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>audio_jtag_pmu_seq_byp_mask_0</td><td></td></tr>
<tr><td>1</td><td>audio_jtag_pmu_seq_byp_mask_1</td><td></td></tr>
<tr><td>2</td><td>audio_jtag_pmu_seq_byp_mask_2</td><td></td></tr>
<tr><td>3</td><td>audio_jtag_pmu_seq_byp_mask_3</td><td></td></tr>
<tr><td>4</td><td>audio_jtag_pmu_seq_byp_mask_4</td><td></td></tr>
<tr><td>5</td><td>audio_jtag_pmu_seq_byp_mask_5</td><td></td></tr>
<tr><td>6</td><td>audio_jtag_pmu_seq_byp_mask_6</td><td></td></tr>
<tr><td>7</td><td>audio_jtag_pmu_seq_byp_mask_7</td><td></td></tr>
<tr><td>8</td><td>audio_jtag_pmu_seq_byp_mask_8</td><td></td></tr>
<tr><td>9</td><td>audio_jtag_pmu_seq_byp_mask_9</td><td></td></tr>
<tr><td>10</td><td>audio_jtag_pmu_seq_byp_mask_10</td><td></td></tr>
<tr><td>11</td><td>audio_jtag_pmu_seq_byp_mask_11</td><td></td></tr>
<tr><td>12</td><td>audio_jtag_pmu_seq_byp_mask_12</td><td></td></tr>
<tr><td>13</td><td>audio_jtag_pmu_seq_byp_mask_13</td><td></td></tr>
<tr><td>14</td><td>audio_jtag_pmu_seq_byp_mask_14</td><td></td></tr>
<tr><td>15</td><td>audio_jtag_pmu_seq_byp_mask_15</td><td></td></tr>
<tr><td>16</td><td>audio_jtag_pmu_seq_byp_mask_16</td><td></td></tr>
<tr><td>17</td><td>audio_jtag_pmu_seq_byp_mask_17</td><td></td></tr>
<tr><td>18</td><td>audio_jtag_pmu_seq_byp_mask_18</td><td></td></tr>
<tr><td>19</td><td>audio_jtag_pmu_seq_byp_mask_19</td><td></td></tr>
<tr><td>20</td><td>audio_jtag_pmu_seq_byp_mask_20</td><td></td></tr>
<tr><td>21</td><td>audio_jtag_pmu_seq_byp_mask_21</td><td></td></tr>
<tr><td>22</td><td>audio_jtag_pmu_seq_byp_mask_22</td><td></td></tr>
<tr><td>23</td><td>audio_jtag_pmu_seq_byp_mask_23</td><td></td></tr>
<tr><td>24</td><td>audio_jtag_pmu_seq_byp_mask_24</td><td></td></tr>
<tr><td>25</td><td>audio_jtag_pmu_seq_byp_mask_25</td><td></td></tr>
<tr><td>26</td><td>audio_jtag_pmu_seq_byp_mask_26</td><td></td></tr>
<tr><td>27</td><td>audio_jtag_pmu_seq_byp_mask_27</td><td></td></tr>
<tr><td>28</td><td>audio_jtag_pmu_seq_byp_mask_28</td><td></td></tr>
<tr><td>29</td><td>audio_jtag_pmu_seq_byp_mask_29</td><td></td></tr>
<tr><td>30</td><td>audio_jtag_pmu_seq_byp_mask_30</td><td></td></tr>
<tr><td>31</td><td>audio_pmu_rsrc_avail_0</td><td></td></tr>
<tr><td>32</td><td>audio_pmu_rsrc_avail_1</td><td></td></tr>
<tr><td>33</td><td>audio_pmu_rsrc_avail_2</td><td></td></tr>
<tr><td>34</td><td>audio_pmu_rsrc_avail_3</td><td></td></tr>
<tr><td>35</td><td>audio_pmu_rsrc_avail_4</td><td></td></tr>
<tr><td>36</td><td>audio_pmu_rsrc_avail_5</td><td></td></tr>
<tr><td>37</td><td>audio_pmu_rsrc_avail_6</td><td></td></tr>
<tr><td>38</td><td>audio_pmu_rsrc_avail_7</td><td></td></tr>
<tr><td>39</td><td>audio_pmu_rsrc_avail_8</td><td></td></tr>
<tr><td>40</td><td>audio_pmu_rsrc_avail_9</td><td></td></tr>
<tr><td>41</td><td>audio_pmu_rsrc_avail_10</td><td></td></tr>
<tr><td>42</td><td>audio_pmu_rsrc_avail_11</td><td></td></tr>
<tr><td>43</td><td>audio_pmu_rsrc_avail_12</td><td></td></tr>
<tr><td>44</td><td>audio_pmu_rsrc_avail_13</td><td></td></tr>
<tr><td>45</td><td>audio_pmu_rsrc_avail_14</td><td></td></tr>
<tr><td>46</td><td>audio_pmu_rsrc_avail_15</td><td></td></tr>
<tr><td>47</td><td>audio_pmu_rsrc_avail_16</td><td></td></tr>
<tr><td>48</td><td>audio_pmu_rsrc_avail_17</td><td></td></tr>
<tr><td>49</td><td>audio_pmu_rsrc_avail_18</td><td></td></tr>
<tr><td>50</td><td>audio_pmu_rsrc_avail_19</td><td></td></tr>
<tr><td>51</td><td>audio_pmu_rsrc_avail_20</td><td></td></tr>
<tr><td>52</td><td>audio_pmu_rsrc_avail_21</td><td></td></tr>
<tr><td>53</td><td>audio_pmu_rsrc_avail_22</td><td></td></tr>
<tr><td>54</td><td>audio_pmu_rsrc_avail_23</td><td></td></tr>
<tr><td>55</td><td>audio_pmu_rsrc_avail_24</td><td></td></tr>
<tr><td>56</td><td>audio_pmu_rsrc_avail_25</td><td></td></tr>
<tr><td>57</td><td>audio_pmu_rsrc_avail_26</td><td></td></tr>
<tr><td>58</td><td>audio_pmu_rsrc_avail_27</td><td></td></tr>
<tr><td>59</td><td>audio_pmu_rsrc_avail_28</td><td></td></tr>
<tr><td>60</td><td>audio_pmu_rsrc_avail_29</td><td></td></tr>
<tr><td>61</td><td>audio_pmu_rsrc_avail_30</td><td></td></tr>
<tr><td>62</td><td>jtag_audio_bbpll_ndiv_frac_0</td><td></td></tr>
<tr><td>63</td><td>jtag_audio_bbpll_ndiv_frac_1</td><td></td></tr>
<tr><td>64</td><td>jtag_audio_bbpll_ndiv_frac_2</td><td></td></tr>
<tr><td>65</td><td>jtag_audio_bbpll_ndiv_frac_3</td><td></td></tr>
<tr><td>66</td><td>jtag_audio_bbpll_ndiv_frac_4</td><td></td></tr>
<tr><td>67</td><td>jtag_audio_bbpll_ndiv_frac_5</td><td></td></tr>
<tr><td>68</td><td>jtag_audio_bbpll_ndiv_frac_6</td><td></td></tr>
<tr><td>69</td><td>jtag_audio_bbpll_ndiv_frac_7</td><td></td></tr>
<tr><td>70</td><td>jtag_audio_bbpll_ndiv_frac_8</td><td></td></tr>
<tr><td>71</td><td>jtag_audio_bbpll_ndiv_frac_9</td><td></td></tr>
<tr><td>72</td><td>jtag_audio_bbpll_ndiv_frac_10</td><td></td></tr>
<tr><td>73</td><td>jtag_audio_bbpll_ndiv_frac_11</td><td></td></tr>
<tr><td>74</td><td>jtag_audio_bbpll_ndiv_frac_12</td><td></td></tr>
<tr><td>75</td><td>jtag_audio_bbpll_ndiv_frac_13</td><td></td></tr>
<tr><td>76</td><td>jtag_audio_bbpll_ndiv_frac_14</td><td></td></tr>
<tr><td>77</td><td>jtag_audio_bbpll_ndiv_frac_15</td><td></td></tr>
<tr><td>78</td><td>jtag_audio_bbpll_ndiv_frac_16</td><td></td></tr>
<tr><td>79</td><td>jtag_audio_bbpll_ndiv_frac_17</td><td></td></tr>
<tr><td>80</td><td>jtag_audio_bbpll_ndiv_frac_18</td><td></td></tr>
<tr><td>81</td><td>jtag_audio_bbpll_ndiv_frac_19</td><td></td></tr>
<tr><td>82</td><td>jtag_audio_bbpll_pll_ctrl_0</td><td></td></tr>
<tr><td>83</td><td>jtag_audio_bbpll_pll_ctrl_1</td><td></td></tr>
<tr><td>84</td><td>jtag_audio_bbpll_pll_ctrl_2</td><td></td></tr>
<tr><td>85</td><td>jtag_audio_bbpll_pll_ctrl_3</td><td></td></tr>
<tr><td>86</td><td>jtag_audio_bbpll_pll_ctrl_4</td><td></td></tr>
<tr><td>87</td><td>jtag_audio_bbpll_pll_ctrl_5</td><td></td></tr>
<tr><td>88</td><td>jtag_audio_bbpll_pll_ctrl_6</td><td></td></tr>
<tr><td>89</td><td>jtag_audio_bbpll_pll_ctrl_7</td><td></td></tr>
<tr><td>90</td><td>jtag_audio_bbpll_pll_ctrl_8</td><td></td></tr>
<tr><td>91</td><td>jtag_audio_bbpll_pll_ctrl_9</td><td></td></tr>
<tr><td>92</td><td>jtag_audio_bbpll_pll_ctrl_10</td><td></td></tr>
<tr><td>93</td><td>jtag_audio_bbpll_pll_ctrl_11</td><td></td></tr>
<tr><td>94</td><td>jtag_audio_bbpll_pll_ctrl_12</td><td></td></tr>
<tr><td>95</td><td>jtag_audio_bbpll_pll_ctrl_13</td><td></td></tr>
<tr><td>96</td><td>jtag_audio_bbpll_pll_ctrl_14</td><td></td></tr>
<tr><td>97</td><td>jtag_audio_bbpll_pll_ctrl_15</td><td></td></tr>
<tr><td>98</td><td>jtag_audio_bbpll_pll_ctrl_16</td><td></td></tr>
<tr><td>99</td><td>jtag_audio_bbpll_pll_ctrl_17</td><td></td></tr>
<tr><td>100</td><td>jtag_audio_bbpll_pll_ctrl_18</td><td></td></tr>
<tr><td>101</td><td>jtag_audio_bbpll_pll_ctrl_19</td><td></td></tr>
<tr><td>102</td><td>jtag_audio_bbpll_pll_ctrl_20</td><td></td></tr>
<tr><td>103</td><td>jtag_audio_bbpll_pll_ctrl_21</td><td></td></tr>
<tr><td>104</td><td>jtag_audio_bbpll_pll_ctrl_22</td><td></td></tr>
<tr><td>105</td><td>jtag_audio_bbpll_pll_ctrl_23</td><td></td></tr>
<tr><td>106</td><td>jtag_audio_bbpll_pll_ctrl_24</td><td></td></tr>
<tr><td>107</td><td>jtag_audio_bbpll_pll_ctrl_25</td><td></td></tr>
<tr><td>108</td><td>jtag_audio_bbpll_pll_ctrl_26</td><td></td></tr>
<tr><td>109</td><td>jtag_audio_bbpll_pll_ctrl_27</td><td></td></tr>
<tr><td>110</td><td>jtag_audio_bbpll_pll_ctrl_28</td><td></td></tr>
<tr><td>111</td><td>jtag_audio_bbpll_pll_ctrl_29</td><td></td></tr>
<tr><td>112</td><td>jtag_audio_bbpll_pll_ctrl_30</td><td></td></tr>
<tr><td>113</td><td>jtag_audio_bbpll_pll_ctrl_31</td><td></td></tr>
<tr><td>114</td><td>jtag_audio_bbpll_pll_ctrl_32</td><td></td></tr>
<tr><td>115</td><td>jtag_audio_bbpll_pll_ctrl_33</td><td></td></tr>
<tr><td>116</td><td>jtag_audio_bbpll_pll_ctrl_34</td><td></td></tr>
<tr><td>117</td><td>jtag_audio_bbpll_pll_ctrl_35</td><td></td></tr>
<tr><td>118</td><td>jtag_audio_bbpll_pll_ctrl_36</td><td></td></tr>
<tr><td>119</td><td>jtag_audio_bbpll_pll_ctrl_37</td><td></td></tr>
<tr><td>120</td><td>jtag_audio_bbpll_pll_ctrl_38</td><td></td></tr>
<tr><td>121</td><td>jtag_audio_bbpll_pll_ctrl_39</td><td></td></tr>
<tr><td>122</td><td>jtag_audio_bbpll_pll_ctrl_40</td><td></td></tr>
<tr><td>123</td><td>jtag_audio_bbpll_pll_ctrl_41</td><td></td></tr>
<tr><td>124</td><td>jtag_audio_bbpll_pll_ctrl_42</td><td></td></tr>
<tr><td>125</td><td>jtag_audio_bbpll_pll_ctrl_43</td><td></td></tr>
<tr><td>126</td><td>jtag_audio_bbpll_pll_ctrl_44</td><td></td></tr>
<tr><td>127</td><td>jtag_audio_bbpll_pll_ctrl_45</td><td></td></tr>
</table>
<h2>JTAG User Register 1</h2>
    Write address: 0xff13ff3a;  Read Address 0xff1bff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>jtag_audio_bbpll_pll_ctrl_46</td><td></td></tr>
<tr><td>1</td><td>jtag_audio_bbpll_pll_ctrl_47</td><td></td></tr>
<tr><td>2</td><td>jtag_audio_bbpll_pll_ctrl_48</td><td></td></tr>
<tr><td>3</td><td>jtag_audio_bbpll_pll_ctrl_49</td><td></td></tr>
<tr><td>4</td><td>jtag_audio_bbpll_pll_ctrl_50</td><td></td></tr>
<tr><td>5</td><td>jtag_audio_bbpll_pll_ctrl_51</td><td></td></tr>
<tr><td>6</td><td>jtag_audio_bbpll_pll_ctrl_52</td><td></td></tr>
<tr><td>7</td><td>jtag_audio_bbpll_pll_ctrl_53</td><td></td></tr>
<tr><td>8</td><td>jtag_audio_bbpll_pll_ctrl_54</td><td></td></tr>
<tr><td>9</td><td>jtag_audio_bbpll_ndiv_int_0</td><td></td></tr>
<tr><td>10</td><td>jtag_audio_bbpll_ndiv_int_1</td><td></td></tr>
<tr><td>11</td><td>jtag_audio_bbpll_ndiv_int_2</td><td></td></tr>
<tr><td>12</td><td>jtag_audio_bbpll_ndiv_int_3</td><td></td></tr>
<tr><td>13</td><td>jtag_audio_bbpll_ndiv_int_4</td><td></td></tr>
<tr><td>14</td><td>jtag_audio_bbpll_ndiv_int_5</td><td></td></tr>
<tr><td>15</td><td>jtag_audio_bbpll_ndiv_int_6</td><td></td></tr>
<tr><td>16</td><td>jtag_audio_bbpll_ndiv_int_7</td><td></td></tr>
<tr><td>17</td><td>jtag_audio_bbpll_ndiv_int_8</td><td></td></tr>
<tr><td>18</td><td>jtag_audio_bbpll_ndiv_int_9</td><td></td></tr>
<tr><td>19</td><td>jtag_audio_bbpll_ka_0</td><td></td></tr>
<tr><td>20</td><td>jtag_audio_bbpll_ka_1</td><td></td></tr>
<tr><td>21</td><td>jtag_audio_bbpll_ka_2</td><td></td></tr>
<tr><td>22</td><td>jtag_audio_bbpll_ki_0</td><td></td></tr>
<tr><td>23</td><td>jtag_audio_bbpll_ki_1</td><td></td></tr>
<tr><td>24</td><td>jtag_audio_bbpll_ki_2</td><td></td></tr>
<tr><td>25</td><td>jtag_audio_bbpll_kp_0</td><td></td></tr>
<tr><td>26</td><td>jtag_audio_bbpll_kp_1</td><td></td></tr>
<tr><td>27</td><td>jtag_audio_bbpll_kp_2</td><td></td></tr>
<tr><td>28</td><td>jtag_audio_bbpll_kp_3</td><td></td></tr>
<tr><td>29</td><td>jtag_audio_bbpll_pdiv_0</td><td></td></tr>
<tr><td>30</td><td>jtag_audio_bbpll_pdiv_1</td><td></td></tr>
<tr><td>31</td><td>jtag_audio_bbpll_pdiv_2</td><td></td></tr>
<tr><td>32</td><td>jtag_audio_bbpll_pdiv_3</td><td></td></tr>
<tr><td>33</td><td>jtag_audio_bbpll_test_mode</td><td></td></tr>
<tr><td>34</td><td>jtag_audio_bbpll_scan_mode</td><td></td></tr>
<tr><td>35</td><td>jtag_audio_bbpll_control_ovr</td><td></td></tr>
<tr><td>36</td><td>jtag_audio_bbpll_bypass</td><td></td></tr>
<tr><td>37</td><td>jtag_audio_bbpll_bypass_div2</td><td></td></tr>
<tr><td>38</td><td>jtag_audio_bbpll_test</td><td></td></tr>
<tr><td>39</td><td>jtag_audio_bbpll_rst</td><td></td></tr>
<tr><td>40</td><td>jtag_audio_bbpll_areset</td><td></td></tr>
<tr><td>41</td><td>jtag_audio_bbpll_pwrdown</td><td></td></tr>
<tr><td>42</td><td>jtag_audio_bbpll_pwrok</td><td></td></tr>
<tr><td>43</td><td>jtag_audio_bbpll_oloop_en</td><td></td></tr>
<tr><td>44</td><td>jtag_audio_bbpll_pic_ovr_en</td><td></td></tr>
<tr><td>45</td><td>jtag_audio_bbpll_pic_ovr_val</td><td></td></tr>
<tr><td>46</td><td>jtag_audio_resetb_ovr_val</td><td></td></tr>
<tr><td>47</td><td>jtag_audio_resetb_ovr_en</td><td></td></tr>
<tr><td>48</td><td>jtag_btfm_clb_out_138</td><td></td></tr>
<tr><td>49</td><td>jtag_btfm_clb_out_139</td><td></td></tr>
<tr><td>50</td><td>jtag_btfm_clb_out_140</td><td></td></tr>
<tr><td>51</td><td>jtag_btfm_clb_out_141</td><td></td></tr>
<tr><td>52</td><td>jtag_btfm_test_mode_udr_0</td><td></td></tr>
<tr><td>53</td><td>jtag_btfm_test_mode_udr_1</td><td></td></tr>
<tr><td>54</td><td>jtag_btfm_test_mode_udr_2</td><td></td></tr>
<tr><td>55</td><td>jtag_btfm_test_mode_udr_3</td><td></td></tr>
<tr><td>56</td><td>jtag_btfm_test_mode_udr_4</td><td></td></tr>
<tr><td>57</td><td>jtag_btfm_test_mode_udr_5</td><td></td></tr>
<tr><td>58</td><td>jtag_btfm_test_mode_udr_6</td><td></td></tr>
<tr><td>59</td><td>jtag_btfm_test_mode_udr_7</td><td></td></tr>
<tr><td>60</td><td>jtag_btfm_test_mode_udr_8</td><td></td></tr>
<tr><td>61</td><td>jtag_btfm_test_mode_udr_9</td><td></td></tr>
<tr><td>62</td><td>jtag_btfm_test_mode_udr_10</td><td></td></tr>
<tr><td>63</td><td>jtag_btfm_test_mode_udr_11</td><td></td></tr>
<tr><td>64</td><td>jtag_btfm_test_mode_udr_12</td><td></td></tr>
<tr><td>65</td><td>jtag_btfm_test_mode_udr_13</td><td></td></tr>
<tr><td>66</td><td>jtag_btfm_test_mode_udr_14</td><td></td></tr>
<tr><td>67</td><td>jtag_btfm_test_mode_udr_15</td><td></td></tr>
<tr><td>68</td><td>jtag_not_btfm_test_mode_udr_16</td><td></td></tr>
<tr><td>69</td><td>jtag_not_btfm_test_mode_udr_17</td><td></td></tr>
<tr><td>70</td><td>jtag_not_btfm_test_mode_udr_18</td><td></td></tr>
<tr><td>71</td><td>jtag_not_btfm_test_mode_udr_19</td><td></td></tr>
<tr><td>72</td><td>jtag_not_btfm_test_mode_udr_20</td><td></td></tr>
<tr><td>73</td><td>jtag_not_btfm_test_mode_udr_21</td><td></td></tr>
<tr><td>74</td><td>jtag_btfm_test_mode_udr_22</td><td></td></tr>
<tr><td>75</td><td>jtag_btfm_test_mode_udr_23</td><td></td></tr>
<tr><td>76</td><td>jtag_btfm_test_mode_udr_24</td><td></td></tr>
<tr><td>77</td><td>jtag_btfm_test_mode_udr_25</td><td></td></tr>
<tr><td>78</td><td>jtag_btfm_test_mode_udr_26</td><td></td></tr>
<tr><td>79</td><td>jtag_btfm_test_mode_udr_27</td><td></td></tr>
<tr><td>80</td><td>jtag_btfm_test_mode_udr_28</td><td></td></tr>
<tr><td>81</td><td>jtag_btfm_test_mode_udr_29</td><td></td></tr>
<tr><td>82</td><td>jtag_btfm_test_mode_udr_30</td><td></td></tr>
<tr><td>83</td><td>jtag_btfm_test_mode_udr_31</td><td></td></tr>
<tr><td>84</td><td>jtag_btfm_test_mode_udr_32</td><td></td></tr>
<tr><td>85</td><td>jtag_btfm_test_mode_udr_33</td><td></td></tr>
<tr><td>86</td><td>jtag_btfm_test_mode_udr_34</td><td></td></tr>
<tr><td>87</td><td>jtag_btfm_test_mode_udr_35</td><td></td></tr>
<tr><td>88</td><td>jtag_btfm_test_mode_udr_36</td><td></td></tr>
<tr><td>89</td><td>jtag_btfm_test_mode_udr_37</td><td></td></tr>
<tr><td>90</td><td>jtag_btfm_test_mode_udr_38</td><td></td></tr>
<tr><td>91</td><td>jtag_btfm_test_mode_udr_39</td><td></td></tr>
<tr><td>92</td><td>jtag_btfm_test_mode_udr_40</td><td></td></tr>
<tr><td>93</td><td>jtag_btfm_test_mode_udr_41</td><td></td></tr>
<tr><td>94</td><td>jtag_btfm_test_mode_udr_42</td><td></td></tr>
<tr><td>95</td><td>jtag_btfm_test_mode_udr_43</td><td></td></tr>
<tr><td>96</td><td>jtag_btfm_test_mode_udr_44</td><td></td></tr>
<tr><td>97</td><td>jtag_btfm_test_mode_udr_45</td><td></td></tr>
<tr><td>98</td><td>jtag_btfm_test_mode_udr_46</td><td></td></tr>
<tr><td>99</td><td>jtag_btfm_test_mode_udr_47</td><td></td></tr>
<tr><td>100</td><td>jtag_btfm_test_mode_udr_48</td><td></td></tr>
<tr><td>101</td><td>jtag_btfm_test_mode_udr_49</td><td></td></tr>
<tr><td>102</td><td>jtag_btfm_test_mode_udr_50</td><td></td></tr>
<tr><td>103</td><td>jtag_btfm_test_mode_udr_51</td><td></td></tr>
<tr><td>104</td><td>jtag_btfm_test_mode_udr_52</td><td></td></tr>
<tr><td>105</td><td>jtag_btfm_test_mode_udr_53</td><td></td></tr>
<tr><td>106</td><td>jtag_btfm_test_mode_udr_54</td><td></td></tr>
<tr><td>107</td><td>jtag_btfm_test_mode_udr_55</td><td></td></tr>
<tr><td>108</td><td>jtag_btfm_test_mode_udr_56</td><td></td></tr>
<tr><td>109</td><td>jtag_btfm_test_mode_udr_57</td><td></td></tr>
<tr><td>110</td><td>jtag_btfm_test_mode_udr_58</td><td></td></tr>
<tr><td>111</td><td>jtag_btfm_test_mode_udr_59</td><td></td></tr>
<tr><td>112</td><td>jtag_btfm_test_mode_udr_60</td><td></td></tr>
<tr><td>113</td><td>jtag_btfm_test_mode_udr_61</td><td></td></tr>
<tr><td>114</td><td>jtag_btfm_test_mode_udr_62</td><td></td></tr>
<tr><td>115</td><td>jtag_btfm_test_mode_udr_63</td><td></td></tr>
<tr><td>116</td><td>jtag_bt_resetb_ovr_en</td><td></td></tr>
<tr><td>117</td><td>jtag_bt_resetb_posttrim_ovr_val</td><td></td></tr>
<tr><td>118</td><td>jtag_bt_resetb_ovr_val</td><td></td></tr>
<tr><td>119</td><td>jtag_btcx_prisel_ovr_en</td><td></td></tr>
<tr><td>120</td><td>jtag_btcx_prisel_ovr_val</td><td></td></tr>
<tr><td>121</td><td>jtag_btfm_din_TM2_core</td><td></td></tr>
<tr><td>122</td><td>jtag_btfm_en_WLAN_SRAM_disable</td><td></td></tr>
<tr><td>123</td><td>jtag_btfm_testmode_power_on</td><td></td></tr>
<tr><td>124</td><td>jtag_forceScanModeOn</td><td></td></tr>
<tr><td>125</td><td>jtag_btfm_forceTestModeOn</td><td></td></tr>
<tr><td>126</td><td>jtag_btfm_bist_clk_on</td><td></td></tr>
<tr><td>127</td><td>jtag_btfm_forceResetOff</td><td></td></tr>
</table>
<h2>JTAG User Register 2</h2>
    Write address: 0xff23ff3a;  Read Address 0xff2bff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>jtag_btfm_sys_clk_sel</td><td></td></tr>
<tr><td>1</td><td>jtag_btfm_hclk_clk_sel</td><td></td></tr>
<tr><td>2</td><td>jtag_btfm_btrf_sys_clk_sel</td><td></td></tr>
<tr><td>3</td><td>jtag_btfm_fmrf_sys_clk_sel</td><td></td></tr>
<tr><td>4</td><td>jtag_mbist_clk_ovr</td><td></td></tr>
<tr><td>5</td><td>jtag_mbist_clk_ovr_val_0</td><td></td></tr>
<tr><td>6</td><td>jtag_mbist_clk_ovr_val_1</td><td></td></tr>
<tr><td>7</td><td>jtag_jt_oeb_ctl</td><td></td></tr>
<tr><td>8</td><td>jtag_sram_pda_ctl_0</td><td></td></tr>
<tr><td>9</td><td>jtag_sram_pda_ctl_1</td><td></td></tr>
<tr><td>10</td><td>jtag_sram_pda_ctl_2</td><td></td></tr>
<tr><td>11</td><td>jtag_sram_pda_ctl_3</td><td></td></tr>
<tr><td>12</td><td>jtag_sram_stby_ctl_0</td><td></td></tr>
<tr><td>13</td><td>jtag_sram_stby_ctl_1</td><td></td></tr>
<tr><td>14</td><td>jtag_btfm_rom_tm_0</td><td></td></tr>
<tr><td>15</td><td>jtag_btfm_rom_tm_1</td><td></td></tr>
<tr><td>16</td><td>jtag_btfm_rom_tm_2</td><td></td></tr>
<tr><td>17</td><td>jtag_btfm_rom_tm_3</td><td></td></tr>
<tr><td>18</td><td>jtag_btfm_rom_tm_4</td><td></td></tr>
<tr><td>19</td><td>jtag_btfm_rom_tm_5</td><td></td></tr>
<tr><td>20</td><td>jtag_srf_tm_0</td><td></td></tr>
<tr><td>21</td><td>jtag_srf_tm_1</td><td></td></tr>
<tr><td>22</td><td>jtag_srf_tm_2</td><td></td></tr>
<tr><td>23</td><td>jtag_srf_tm_3</td><td></td></tr>
<tr><td>24</td><td>jtag_srf_tm_4</td><td></td></tr>
<tr><td>25</td><td>jtag_srf_tm_5</td><td></td></tr>
<tr><td>26</td><td>jtag_srf_tm_6</td><td></td></tr>
<tr><td>27</td><td>jtag_srf_tm_7</td><td></td></tr>
<tr><td>28</td><td>jtag_srf_tm_8</td><td></td></tr>
<tr><td>29</td><td>jtag_srf_tm_9</td><td></td></tr>
<tr><td>30</td><td>jtag_srf_tm_10</td><td></td></tr>
<tr><td>31</td><td>jtag_srf_tm_11</td><td></td></tr>
<tr><td>32</td><td>jtag_btfm_ForceOvstOn</td><td></td></tr>
<tr><td>33</td><td>jtag_btfm_ForceOvst_sel</td><td></td></tr>
<tr><td>34</td><td>jtag_btfm_ram_tm_0</td><td></td></tr>
<tr><td>35</td><td>jtag_btfm_ram_tm_1</td><td></td></tr>
<tr><td>36</td><td>jtag_btfm_ram_tm_2</td><td></td></tr>
<tr><td>37</td><td>jtag_btfm_ram_tm_3</td><td></td></tr>
<tr><td>38</td><td>jtag_btfm_ram_tm_4</td><td></td></tr>
<tr><td>39</td><td>jtag_btfm_ram_tm_5</td><td></td></tr>
<tr><td>40</td><td>jtag_btfm_ram_tm_6</td><td></td></tr>
<tr><td>41</td><td>jtag_btfm_ram_tm_7</td><td></td></tr>
<tr><td>42</td><td>jtag_btfm_ram_tm_8</td><td></td></tr>
<tr><td>43</td><td>jtag_btfm_ram_tm_9</td><td></td></tr>
<tr><td>44</td><td>jtag_btfm_ram_tm_10</td><td></td></tr>
<tr><td>45</td><td>jtag_btfm_ram_tm_11</td><td></td></tr>
<tr><td>46</td><td>jtag_btfm_ram_tm_12</td><td></td></tr>
<tr><td>47</td><td>jtag_btfm_ram_tm_13</td><td></td></tr>
<tr><td>48</td><td>jtag_btfm_ram_tm_14</td><td></td></tr>
<tr><td>49</td><td>jtag_btfm_ram_tm_15</td><td></td></tr>
<tr><td>50</td><td>jtag_btfm_ram_tm_16</td><td></td></tr>
<tr><td>51</td><td>jtag_test_pad_hys</td><td></td></tr>
<tr><td>52</td><td>test_mode_jtag_fll_0</td><td></td></tr>
<tr><td>53</td><td>test_mode_jtag_fll_1</td><td></td></tr>
<tr><td>54</td><td>test_mode_jtag_fll_2</td><td></td></tr>
<tr><td>55</td><td>test_mode_jtag_fll_3</td><td></td></tr>
<tr><td>56</td><td>test_mode_jtag_fll_4</td><td></td></tr>
<tr><td>57</td><td>test_mode_jtag_fll_5</td><td></td></tr>
<tr><td>58</td><td>test_mode_jtag_fll_6</td><td></td></tr>
<tr><td>59</td><td>test_mode_jtag_fll_7</td><td></td></tr>
<tr><td>60</td><td>test_mode_jtag_fll_8</td><td></td></tr>
<tr><td>61</td><td>test_mode_jtag_fll_9</td><td></td></tr>
<tr><td>62</td><td>test_mode_jtag_fll_10</td><td></td></tr>
<tr><td>63</td><td>test_mode_jtag_fll_11</td><td></td></tr>
<tr><td>64</td><td>test_mode_jtag_fll_12</td><td></td></tr>
<tr><td>65</td><td>test_mode_jtag_fll_13</td><td></td></tr>
<tr><td>66</td><td>test_mode_jtag_fll_14</td><td></td></tr>
<tr><td>67</td><td>test_mode_jtag_fll_15</td><td></td></tr>
<tr><td>68</td><td>test_mode_jtag_fll_16</td><td></td></tr>
<tr><td>69</td><td>test_mode_jtag_fll_17</td><td></td></tr>
<tr><td>70</td><td>test_mode_jtag_fll_18</td><td></td></tr>
<tr><td>71</td><td>test_mode_jtag_fll_19</td><td></td></tr>
<tr><td>72</td><td>test_mode_jtag_fll_20</td><td></td></tr>
<tr><td>73</td><td>test_mode_jtag_fll_21</td><td></td></tr>
<tr><td>74</td><td>test_mode_jtag_fll_22</td><td></td></tr>
<tr><td>75</td><td>test_mode_jtag_fll_23</td><td></td></tr>
<tr><td>76</td><td>test_mode_jtag_fll_24</td><td></td></tr>
<tr><td>77</td><td>test_mode_jtag_fll_25</td><td></td></tr>
<tr><td>78</td><td>test_mode_jtag_fll_26</td><td></td></tr>
<tr><td>79</td><td>test_mode_jtag_fll_27</td><td></td></tr>
<tr><td>80</td><td>test_mode_jtag_fll_28</td><td></td></tr>
<tr><td>81</td><td>test_mode_jtag_fll_29</td><td></td></tr>
<tr><td>82</td><td>test_mode_jtag_fll_30</td><td></td></tr>
<tr><td>83</td><td>test_mode_jtag_fll_31</td><td></td></tr>
<tr><td>84</td><td>test_mode_jtag_fll_32</td><td></td></tr>
<tr><td>85</td><td>test_mode_jtag_fll_33</td><td></td></tr>
<tr><td>86</td><td>test_mode_jtag_fll_34</td><td></td></tr>
<tr><td>87</td><td>test_mode_jtag_fll_35</td><td></td></tr>
<tr><td>88</td><td>test_mode_jtag_fll_36</td><td></td></tr>
<tr><td>89</td><td>test_mode_jtag_fll_37</td><td></td></tr>
<tr><td>90</td><td>test_mode_jtag_fll_38</td><td></td></tr>
<tr><td>91</td><td>test_mode_jtag_fll_39</td><td></td></tr>
<tr><td>92</td><td>test_mode_jtag_fll_40</td><td></td></tr>
<tr><td>93</td><td>test_mode_jtag_fll_41</td><td></td></tr>
<tr><td>94</td><td>test_mode_jtag_fll_42</td><td></td></tr>
<tr><td>95</td><td>test_mode_jtag_fll_43</td><td></td></tr>
<tr><td>96</td><td>test_mode_jtag_fll_44</td><td></td></tr>
<tr><td>97</td><td>test_mode_jtag_fll_45</td><td></td></tr>
<tr><td>98</td><td>test_mode_jtag_fll_46</td><td></td></tr>
<tr><td>99</td><td>test_mode_jtag_fll_47</td><td></td></tr>
<tr><td>100</td><td>j_user_dr_bit_0</td><td></td></tr>
<tr><td>101</td><td>j_user_dr_bit_1</td><td></td></tr>
<tr><td>102</td><td>j_user_dr_bit_2</td><td></td></tr>
<tr><td>103</td><td>j_user_dr_bit_3</td><td></td></tr>
<tr><td>104</td><td>j_user_dr_bit_4</td><td></td></tr>
<tr><td>105</td><td>j_user_dr_bit_5</td><td></td></tr>
<tr><td>106</td><td>jtag_bt_LV_WRSTN_ovr</td><td></td></tr>
<tr><td>107</td><td>jtag_bt_burnin_enable</td><td></td></tr>
<tr><td>108</td><td>sensorhub_jtag_sram_ww</td><td></td></tr>
<tr><td>109</td><td>sensorhub_jtag_scan_mode</td><td></td></tr>
<tr><td>110</td><td>sensorhub_jtag_ForceMemStby</td><td></td></tr>
<tr><td>111</td><td>sensorhub_jtag_ForceMemBypass</td><td></td></tr>
<tr><td>112</td><td>sensorhub_jtag_ForceResetOff</td><td></td></tr>
<tr><td>113</td><td>sensorhub_jtag_ForceOvstOn</td><td></td></tr>
<tr><td>114</td><td>sensorhub_jtag_ForceAllClksOn</td><td></td></tr>
<tr><td>115</td><td>sensorhub_jtag_forcememstby_ovr_en</td><td></td></tr>
<tr><td>116</td><td>sensorhub_jtag_force_pda_ovr_val</td><td></td></tr>
<tr><td>117</td><td>sensorhub_jtag_lpl_ram_ret_0</td><td></td></tr>
<tr><td>118</td><td>sensorhub_jtag_lpl_ram_ret_1</td><td></td></tr>
<tr><td>119</td><td>sensorhub_jtag_lpl_ram_ret_2</td><td></td></tr>
<tr><td>120</td><td>sensorhub_jtag_lpl_ram_ret_3</td><td></td></tr>
<tr><td>121</td><td>sensorhub_jtag_lpl_ram_ret_4</td><td></td></tr>
<tr><td>122</td><td>sensorhub_jtag_lpl_ram_ret_5</td><td></td></tr>
<tr><td>123</td><td>sensorhub_jtag_lpl_ram_ret_6</td><td></td></tr>
<tr><td>124</td><td>sensorhub_jtag_lpl_ram_ret_7</td><td></td></tr>
<tr><td>125</td><td>sensorhub_jtag_ForceOvstDinVal</td><td></td></tr>
<tr><td>126</td><td>audiocntlr_jtag_scan_mode</td><td></td></tr>
<tr><td>127</td><td>audiocntlr_jtag_forcememstby_ovr_en</td><td></td></tr>
</table>
<h2>JTAG User Register 3</h2>
    Write address: 0xff33ff3a;  Read Address 0xff3bff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>audiocntlr_jtag_ForceMemBypass</td><td></td></tr>
<tr><td>1</td><td>audiocntlr_jtag_ForceAllClksOn</td><td></td></tr>
<tr><td>2</td><td>audiocntlr_jtag_ForceOvstOn</td><td></td></tr>
<tr><td>3</td><td>audiocntlr_jtag_ForceResetOff</td><td></td></tr>
<tr><td>4</td><td>audiocntlr_jtag_ForceMemStby</td><td></td></tr>
<tr><td>5</td><td>audiocntlr_jtag_ForceOvstDinVal</td><td></td></tr>
<tr><td>6</td><td>jtag_edt_bypass</td><td></td></tr>
<tr><td>7</td><td>jtag_edt_configuration</td><td></td></tr>
<tr><td>8</td><td>jtag_edt_single_chain</td><td></td></tr>
<tr><td>9</td><td>jtag_edt_low_power_shift_en</td><td></td></tr>
<tr><td>10</td><td>jtag_config_bypass_0</td><td></td></tr>
<tr><td>11</td><td>jtag_config_bypass_1</td><td></td></tr>
<tr><td>12</td><td>jtag_config_bypass_2</td><td></td></tr>
<tr><td>13</td><td>jtag_config_bypass_3</td><td></td></tr>
<tr><td>14</td><td>jtag_config_bypass_4</td><td></td></tr>
<tr><td>15</td><td>jtag_config_bypass_5</td><td></td></tr>
<tr><td>16</td><td>jtag_config_bypass_6</td><td></td></tr>
<tr><td>17</td><td>jtag_config_bypass_7</td><td></td></tr>
<tr><td>18</td><td>jtag_config_bypass_8</td><td></td></tr>
<tr><td>19</td><td>jtag_config_bypass_9</td><td></td></tr>
<tr><td>20</td><td>jtag_config_bypass_10</td><td></td></tr>
<tr><td>21</td><td>jtag_config_bypass_11</td><td></td></tr>
<tr><td>22</td><td>jtag_config_bypass_12</td><td></td></tr>
<tr><td>23</td><td>jtag_config_bypass_13</td><td></td></tr>
<tr><td>24</td><td>jtag_config_bypass_14</td><td></td></tr>
<tr><td>25</td><td>jtag_config_bypass_15</td><td></td></tr>
<tr><td>26</td><td>jtag_config_bypass_16</td><td></td></tr>
<tr><td>27</td><td>jtag_config_bypass_17</td><td></td></tr>
<tr><td>28</td><td>jtag_config_bypass_18</td><td></td></tr>
<tr><td>29</td><td>jtag_config_bypass_19</td><td></td></tr>
<tr><td>30</td><td>jtag_config_bypass_20</td><td></td></tr>
<tr><td>31</td><td>jtag_config_bypass_21</td><td></td></tr>
<tr><td>32</td><td>jtag_config_bypass_22</td><td></td></tr>
<tr><td>33</td><td>jtag_config_bypass_23</td><td></td></tr>
<tr><td>34</td><td>jtag_config_bypass_24</td><td></td></tr>
<tr><td>35</td><td>jtag_config_bypass_25</td><td></td></tr>
<tr><td>36</td><td>jtag_config_bypass_26</td><td></td></tr>
<tr><td>37</td><td>jtag_config_bypass_27</td><td></td></tr>
<tr><td>38</td><td>jtag_config_bypass_28</td><td></td></tr>
<tr><td>39</td><td>jtag_config_bypass_29</td><td></td></tr>
<tr><td>40</td><td>jtag_config_bypass_30</td><td></td></tr>
<tr><td>41</td><td>jtag_config_bypass_31</td><td></td></tr>
<tr><td>42</td><td>jtag_config_bypass_32</td><td></td></tr>
<tr><td>43</td><td>jtag_config_bypass_33</td><td></td></tr>
<tr><td>44</td><td>jtag_config_bypass_34</td><td></td></tr>
<tr><td>45</td><td>jtag_config_bypass_35</td><td></td></tr>
<tr><td>46</td><td>jtag_config_bypass_36</td><td></td></tr>
<tr><td>47</td><td>jtag_config_bypass_37</td><td></td></tr>
<tr><td>48</td><td>jtag_config_bypass_38</td><td></td></tr>
<tr><td>49</td><td>jtag_config_bypass_39</td><td></td></tr>
<tr><td>50</td><td>jtag_config_bypass_40</td><td></td></tr>
<tr><td>51</td><td>jtag_cap_cycle_config_0</td><td></td></tr>
<tr><td>52</td><td>jtag_cap_cycle_config_1</td><td></td></tr>
<tr><td>53</td><td>jtag_stcc_cap_cycle_config_0</td><td></td></tr>
<tr><td>54</td><td>jtag_stcc_cap_cycle_config_1</td><td></td></tr>
<tr><td>55</td><td>jtag_stcc_cap_cycle_config_2</td><td></td></tr>
<tr><td>56</td><td>jtag_fast_capture_mode_0</td><td></td></tr>
<tr><td>57</td><td>jtag_fast_capture_mode_1</td><td></td></tr>
<tr><td>58</td><td>jtag_fast_capture_mode_2</td><td></td></tr>
<tr><td>59</td><td>jtag_fast_capture_mode_3</td><td></td></tr>
<tr><td>60</td><td>jtag_fast_capture_mode_4</td><td></td></tr>
<tr><td>61</td><td>jtag_fast_capture_mode_5</td><td></td></tr>
<tr><td>62</td><td>jtag_fast_capture_mode_6</td><td></td></tr>
<tr><td>63</td><td>jtag_fast_capture_mode_7</td><td></td></tr>
<tr><td>64</td><td>jtag_fast_capture_mode_8</td><td></td></tr>
<tr><td>65</td><td>jtag_fast_capture_mode_9</td><td></td></tr>
<tr><td>66</td><td>jtag_fast_capture_mode_10</td><td></td></tr>
<tr><td>67</td><td>jtag_fast_capture_mode_11</td><td></td></tr>
<tr><td>68</td><td>jtag_fast_capture_mode_12</td><td></td></tr>
<tr><td>69</td><td>jtag_fast_capture_mode_13</td><td></td></tr>
<tr><td>70</td><td>jtag_fast_capture_mode_14</td><td></td></tr>
<tr><td>71</td><td>jtag_fast_capture_mode_15</td><td></td></tr>
<tr><td>72</td><td>jtag_fast_capture_mode_16</td><td></td></tr>
<tr><td>73</td><td>jtag_fast_capture_mode_17</td><td></td></tr>
<tr><td>74</td><td>jtag_fast_capture_mode_18</td><td></td></tr>
<tr><td>75</td><td>jtag_fast_capture_mode_19</td><td></td></tr>
<tr><td>76</td><td>jtag_fast_capture_mode_20</td><td></td></tr>
<tr><td>77</td><td>jtag_fast_capture_mode_21</td><td></td></tr>
<tr><td>78</td><td>jtag_fast_capture_mode_22</td><td></td></tr>
<tr><td>79</td><td>jtag_fast_capture_mode_23</td><td></td></tr>
<tr><td>80</td><td>jtag_fast_capture_mode_24</td><td></td></tr>
<tr><td>81</td><td>jtag_fast_capture_mode_25</td><td></td></tr>
<tr><td>82</td><td>jtag_fast_capture_mode_26</td><td></td></tr>
<tr><td>83</td><td>jtag_fast_capture_mode_27</td><td></td></tr>
<tr><td>84</td><td>jtag_fast_capture_mode_28</td><td></td></tr>
<tr><td>85</td><td>jtag_fast_capture_mode_29</td><td></td></tr>
<tr><td>86</td><td>jtag_fast_capture_mode_30</td><td></td></tr>
<tr><td>87</td><td>jtag_fast_capture_mode_31</td><td></td></tr>
<tr><td>88</td><td>jtag_fast_capture_mode_32</td><td></td></tr>
<tr><td>89</td><td>jtag_fast_capture_mode_33</td><td></td></tr>
<tr><td>90</td><td>jtag_fast_capture_mode_34</td><td></td></tr>
<tr><td>91</td><td>otp_dft_tp_en</td><td></td></tr>
<tr><td>92</td><td>jtag_sr_atpg_mode</td><td></td></tr>
<tr><td>93</td><td>jtag_pmutrim_en_ovr_en</td><td></td></tr>
<tr><td>94</td><td>jtag_pmutrim_en_ovr</td><td></td></tr>
<tr><td>95</td><td>jtag_pmutrim_mux_ovr</td><td></td></tr>
<tr><td>96</td><td>jtag_csr_ctrl_ovr_en</td><td></td></tr>
<tr><td>97</td><td>jtag_csr_cntl_disable</td><td></td></tr>
<tr><td>98</td><td>jtag_asr_ctrl_ovr_en</td><td></td></tr>
<tr><td>99</td><td>jtag_asr_cntl_disable</td><td></td></tr>
<tr><td>100</td><td>jtag_i_ldo_cntl_0</td><td></td></tr>
<tr><td>101</td><td>jtag_i_ldo_cntl_1</td><td></td></tr>
<tr><td>102</td><td>jtag_i_ldo_cntl_2</td><td></td></tr>
<tr><td>103</td><td>jtag_i_ldo_cntl_3</td><td></td></tr>
<tr><td>104</td><td>jtag_i_ldo_cntl_4</td><td></td></tr>
<tr><td>105</td><td>jtag_i_ldo_cntl_5</td><td></td></tr>
<tr><td>106</td><td>jtag_i_ldo_cntl_6</td><td></td></tr>
<tr><td>107</td><td>jtag_i_ldo_cntl_7</td><td></td></tr>
<tr><td>108</td><td>jtag_i_ldo_cntl_8</td><td></td></tr>
<tr><td>109</td><td>jtag_i_ldo_cntl_9</td><td></td></tr>
<tr><td>110</td><td>jtag_i_ldo_cntl_10</td><td></td></tr>
<tr><td>111</td><td>jtag_i_ldo_cntl_11</td><td></td></tr>
<tr><td>112</td><td>jtag_i_ldo_cntl_12</td><td></td></tr>
<tr><td>113</td><td>jtag_i_ldo_cntl_13</td><td></td></tr>
<tr><td>114</td><td>jtag_i_ldo_cntl_14</td><td></td></tr>
<tr><td>115</td><td>jtag_i_ldo_cntl_15</td><td></td></tr>
<tr><td>116</td><td>jtag_i_ldo_cntl_16</td><td></td></tr>
<tr><td>117</td><td>jtag_i_ldo_cntl_17</td><td></td></tr>
<tr><td>118</td><td>jtag_i_ldo_cntl_18</td><td></td></tr>
<tr><td>119</td><td>jtag_i_ldo_cntl_19</td><td></td></tr>
<tr><td>120</td><td>jtag_i_ldo_cntl_20</td><td></td></tr>
<tr><td>121</td><td>jtag_i_ldo_cntl_21</td><td></td></tr>
<tr><td>122</td><td>jtag_i_ldo_cntl_22</td><td></td></tr>
<tr><td>123</td><td>jtag_i_ldo_cntl_23</td><td></td></tr>
<tr><td>124</td><td>jtag_i_ldo_cntl_24</td><td></td></tr>
<tr><td>125</td><td>jtag_i_ldo_cntl_25</td><td></td></tr>
<tr><td>126</td><td>jtag_i_ldo_cntl_26</td><td></td></tr>
<tr><td>127</td><td>jtag_i_ldo_cntl_27</td><td></td></tr>
</table>
<h2>JTAG User Register 4</h2>
    Write address: 0xff43ff3a;  Read Address 0xff4bff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>jtag_i_ldo_cntl_28</td><td></td></tr>
<tr><td>1</td><td>jtag_i_ldo_cntl_29</td><td></td></tr>
<tr><td>2</td><td>jtag_i_ldo_cntl_30</td><td></td></tr>
<tr><td>3</td><td>jtag_i_ldo_cntl_31</td><td></td></tr>
<tr><td>4</td><td>jtag_i_ldo_cntl_32</td><td></td></tr>
<tr><td>5</td><td>jtag_i_ldo_cntl_33</td><td></td></tr>
<tr><td>6</td><td>jtag_i_ldo_cntl_34</td><td></td></tr>
<tr><td>7</td><td>jtag_i_ldo_cntl_35</td><td></td></tr>
<tr><td>8</td><td>jtag_i_ldo_cntl_36</td><td></td></tr>
<tr><td>9</td><td>jtag_i_ldo_cntl_37</td><td></td></tr>
<tr><td>10</td><td>jtag_i_ldo_cntl_38</td><td></td></tr>
<tr><td>11</td><td>jtag_i_ldo_cntl_39</td><td></td></tr>
<tr><td>12</td><td>jtag_i_ldo_cntl_40</td><td></td></tr>
<tr><td>13</td><td>jtag_i_ldo_cntl_41</td><td></td></tr>
<tr><td>14</td><td>jtag_i_ldo_cntl_42</td><td></td></tr>
<tr><td>15</td><td>jtag_i_ldo_cntl_43</td><td></td></tr>
<tr><td>16</td><td>jtag_i_ldo_cntl_44</td><td></td></tr>
<tr><td>17</td><td>jtag_i_ldo_cntl_45</td><td></td></tr>
<tr><td>18</td><td>jtag_i_ldo_cntl_46</td><td></td></tr>
<tr><td>19</td><td>jtag_i_ldo_cntl_47</td><td></td></tr>
<tr><td>20</td><td>jtag_i_ldo_cntl_48</td><td></td></tr>
<tr><td>21</td><td>jtag_i_ldo_cntl_49</td><td></td></tr>
<tr><td>22</td><td>jtag_i_ldo_cntl_50</td><td></td></tr>
<tr><td>23</td><td>jtag_i_ldo_cntl_51</td><td></td></tr>
<tr><td>24</td><td>jtag_i_ldo_cntl_52</td><td></td></tr>
<tr><td>25</td><td>jtag_i_ldo_cntl_53</td><td></td></tr>
<tr><td>26</td><td>jtag_i_ldo_cntl_54</td><td></td></tr>
<tr><td>27</td><td>jtag_i_ldo_cntl_55</td><td></td></tr>
<tr><td>28</td><td>jtag_i_ldo_cntl_56</td><td></td></tr>
<tr><td>29</td><td>jtag_i_ldo_cntl_57</td><td></td></tr>
<tr><td>30</td><td>jtag_i_ldo_cntl_58</td><td></td></tr>
<tr><td>31</td><td>jtag_i_ldo_cntl_59</td><td></td></tr>
<tr><td>32</td><td>jtag_i_ldo_cntl_60</td><td></td></tr>
<tr><td>33</td><td>jtag_i_ldo_cntl_61</td><td></td></tr>
<tr><td>34</td><td>jtag_i_ldo_cntl_62</td><td></td></tr>
<tr><td>35</td><td>jtag_i_ldo_cntl_63</td><td></td></tr>
<tr><td>36</td><td>jtag_i_ldo_cntl_64</td><td></td></tr>
<tr><td>37</td><td>jtag_i_ldo_cntl_65</td><td></td></tr>
<tr><td>38</td><td>jtag_i_ldo_cntl_66</td><td></td></tr>
<tr><td>39</td><td>jtag_i_ldo_cntl_67</td><td></td></tr>
<tr><td>40</td><td>jtag_i_ldo_cntl_68</td><td></td></tr>
<tr><td>41</td><td>jtag_i_ldo_cntl_69</td><td></td></tr>
<tr><td>42</td><td>jtag_i_ldo_cntl_70</td><td></td></tr>
<tr><td>43</td><td>jtag_i_ldo_cntl_71</td><td></td></tr>
<tr><td>44</td><td>jtag_i_ldo_cntl_72</td><td></td></tr>
<tr><td>45</td><td>jtag_i_ldo_cntl_73</td><td></td></tr>
<tr><td>46</td><td>jtag_i_ldo_cntl_74</td><td></td></tr>
<tr><td>47</td><td>jtag_i_ldo_cntl_75</td><td></td></tr>
<tr><td>48</td><td>jtag_i_ldo_cntl_76</td><td></td></tr>
<tr><td>49</td><td>jtag_i_ldo_cntl_77</td><td></td></tr>
<tr><td>50</td><td>jtag_i_ldo_cntl_78</td><td></td></tr>
<tr><td>51</td><td>jtag_i_ldo_cntl_79</td><td></td></tr>
<tr><td>52</td><td>jtag_i_ldo_cntl_80</td><td></td></tr>
<tr><td>53</td><td>jtag_i_ldo_cntl_81</td><td></td></tr>
<tr><td>54</td><td>jtag_i_ldo_cntl_82</td><td></td></tr>
<tr><td>55</td><td>jtag_i_ldo_cntl_83</td><td></td></tr>
<tr><td>56</td><td>jtag_i_ldo_cntl_84</td><td></td></tr>
<tr><td>57</td><td>jtag_i_ldo_cntl_85</td><td></td></tr>
<tr><td>58</td><td>jtag_i_ldo_cntl_86</td><td></td></tr>
<tr><td>59</td><td>jtag_i_ldo_cntl_87</td><td></td></tr>
<tr><td>60</td><td>jtag_i_ldo_cntl_88</td><td></td></tr>
<tr><td>61</td><td>jtag_i_ldo_cntl_89</td><td></td></tr>
<tr><td>62</td><td>jtag_i_ldo_cntl_90</td><td></td></tr>
<tr><td>63</td><td>jtag_i_ldo_cntl_91</td><td></td></tr>
<tr><td>64</td><td>jtag_i_ldo_cntl_92</td><td></td></tr>
<tr><td>65</td><td>jtag_i_ldo_cntl_93</td><td></td></tr>
<tr><td>66</td><td>jtag_i_ldo_cntl_94</td><td></td></tr>
<tr><td>67</td><td>jtag_i_ldo_cntl_95</td><td></td></tr>
<tr><td>68</td><td>jtag_i_csr_cntl_0</td><td></td></tr>
<tr><td>69</td><td>jtag_i_csr_cntl_1</td><td></td></tr>
<tr><td>70</td><td>jtag_i_csr_cntl_2</td><td></td></tr>
<tr><td>71</td><td>jtag_i_csr_cntl_3</td><td></td></tr>
<tr><td>72</td><td>jtag_i_csr_cntl_4</td><td></td></tr>
<tr><td>73</td><td>jtag_i_csr_cntl_5</td><td></td></tr>
<tr><td>74</td><td>jtag_i_csr_cntl_6</td><td></td></tr>
<tr><td>75</td><td>jtag_i_csr_cntl_7</td><td></td></tr>
<tr><td>76</td><td>jtag_i_csr_cntl_8</td><td></td></tr>
<tr><td>77</td><td>jtag_i_csr_cntl_9</td><td></td></tr>
<tr><td>78</td><td>jtag_i_csr_cntl_10</td><td></td></tr>
<tr><td>79</td><td>jtag_i_csr_cntl_11</td><td></td></tr>
<tr><td>80</td><td>jtag_i_csr_cntl_12</td><td></td></tr>
<tr><td>81</td><td>jtag_i_csr_cntl_13</td><td></td></tr>
<tr><td>82</td><td>jtag_i_csr_cntl_14</td><td></td></tr>
<tr><td>83</td><td>jtag_i_csr_cntl_15</td><td></td></tr>
<tr><td>84</td><td>jtag_i_csr_cntl_16</td><td></td></tr>
<tr><td>85</td><td>jtag_i_csr_cntl_17</td><td></td></tr>
<tr><td>86</td><td>jtag_i_csr_cntl_18</td><td></td></tr>
<tr><td>87</td><td>jtag_i_csr_cntl_19</td><td></td></tr>
<tr><td>88</td><td>jtag_i_csr_cntl_20</td><td></td></tr>
<tr><td>89</td><td>jtag_i_csr_cntl_21</td><td></td></tr>
<tr><td>90</td><td>jtag_i_csr_cntl_22</td><td></td></tr>
<tr><td>91</td><td>jtag_i_csr_cntl_23</td><td></td></tr>
<tr><td>92</td><td>jtag_i_csr_cntl_24</td><td></td></tr>
<tr><td>93</td><td>jtag_i_csr_cntl_25</td><td></td></tr>
<tr><td>94</td><td>jtag_i_csr_cntl_26</td><td></td></tr>
<tr><td>95</td><td>jtag_i_csr_cntl_27</td><td></td></tr>
<tr><td>96</td><td>jtag_i_csr_cntl_28</td><td></td></tr>
<tr><td>97</td><td>jtag_i_csr_cntl_29</td><td></td></tr>
<tr><td>98</td><td>jtag_i_csr_cntl_30</td><td></td></tr>
<tr><td>99</td><td>jtag_i_csr_cntl_31</td><td></td></tr>
<tr><td>100</td><td>jtag_i_csr_cntl_32</td><td></td></tr>
<tr><td>101</td><td>jtag_i_csr_cntl_33</td><td></td></tr>
<tr><td>102</td><td>jtag_i_csr_cntl_34</td><td></td></tr>
<tr><td>103</td><td>jtag_i_csr_cntl_35</td><td></td></tr>
<tr><td>104</td><td>jtag_i_csr_cntl_36</td><td></td></tr>
<tr><td>105</td><td>jtag_i_csr_cntl_37</td><td></td></tr>
<tr><td>106</td><td>jtag_i_csr_cntl_38</td><td></td></tr>
<tr><td>107</td><td>jtag_i_csr_cntl_39</td><td></td></tr>
<tr><td>108</td><td>jtag_i_csr_cntl_40</td><td></td></tr>
<tr><td>109</td><td>jtag_i_csr_cntl_41</td><td></td></tr>
<tr><td>110</td><td>jtag_i_csr_cntl_42</td><td></td></tr>
<tr><td>111</td><td>jtag_i_csr_cntl_43</td><td></td></tr>
<tr><td>112</td><td>jtag_i_csr_cntl_44</td><td></td></tr>
<tr><td>113</td><td>jtag_i_csr_cntl_45</td><td></td></tr>
<tr><td>114</td><td>jtag_i_csr_cntl_46</td><td></td></tr>
<tr><td>115</td><td>jtag_i_csr_cntl_47</td><td></td></tr>
<tr><td>116</td><td>jtag_i_csr_cntl_48</td><td></td></tr>
<tr><td>117</td><td>jtag_i_csr_cntl_49</td><td></td></tr>
<tr><td>118</td><td>jtag_i_csr_cntl_50</td><td></td></tr>
<tr><td>119</td><td>jtag_i_csr_cntl_51</td><td></td></tr>
<tr><td>120</td><td>jtag_i_csr_cntl_52</td><td></td></tr>
<tr><td>121</td><td>jtag_i_csr_cntl_53</td><td></td></tr>
<tr><td>122</td><td>jtag_i_csr_cntl_54</td><td></td></tr>
<tr><td>123</td><td>jtag_i_csr_cntl_55</td><td></td></tr>
<tr><td>124</td><td>jtag_i_csr_cntl_56</td><td></td></tr>
<tr><td>125</td><td>jtag_i_csr_cntl_57</td><td></td></tr>
<tr><td>126</td><td>jtag_i_csr_cntl_58</td><td></td></tr>
<tr><td>127</td><td>jtag_i_csr_cntl_59</td><td></td></tr>
</table>
<h2>JTAG User Register 5</h2>
    Write address: 0xff53ff3a;  Read Address 0xff5bff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>jtag_i_csr_cntl_60</td><td></td></tr>
<tr><td>1</td><td>jtag_i_csr_cntl_61</td><td></td></tr>
<tr><td>2</td><td>jtag_i_csr_cntl_62</td><td></td></tr>
<tr><td>3</td><td>jtag_i_csr_cntl_63</td><td></td></tr>
<tr><td>4</td><td>jtag_i_csr_cntl_64</td><td></td></tr>
<tr><td>5</td><td>jtag_i_csr_cntl_65</td><td></td></tr>
<tr><td>6</td><td>jtag_i_csr_cntl_66</td><td></td></tr>
<tr><td>7</td><td>jtag_i_csr_cntl_67</td><td></td></tr>
<tr><td>8</td><td>jtag_i_csr_cntl_68</td><td></td></tr>
<tr><td>9</td><td>jtag_i_csr_cntl_69</td><td></td></tr>
<tr><td>10</td><td>jtag_i_csr_cntl_70</td><td></td></tr>
<tr><td>11</td><td>jtag_i_csr_cntl_71</td><td></td></tr>
<tr><td>12</td><td>jtag_i_csr_cntl_72</td><td></td></tr>
<tr><td>13</td><td>jtag_i_csr_cntl_73</td><td></td></tr>
<tr><td>14</td><td>jtag_i_csr_cntl_74</td><td></td></tr>
<tr><td>15</td><td>jtag_i_csr_cntl_75</td><td></td></tr>
<tr><td>16</td><td>jtag_i_csr_cntl_76</td><td></td></tr>
<tr><td>17</td><td>jtag_i_csr_cntl_77</td><td></td></tr>
<tr><td>18</td><td>jtag_i_csr_cntl_78</td><td></td></tr>
<tr><td>19</td><td>jtag_i_csr_cntl_79</td><td></td></tr>
<tr><td>20</td><td>jtag_i_csr_cntl_80</td><td></td></tr>
<tr><td>21</td><td>jtag_i_csr_cntl_81</td><td></td></tr>
<tr><td>22</td><td>jtag_i_csr_cntl_82</td><td></td></tr>
<tr><td>23</td><td>jtag_i_csr_cntl_83</td><td></td></tr>
<tr><td>24</td><td>jtag_i_csr_cntl_84</td><td></td></tr>
<tr><td>25</td><td>jtag_i_csr_cntl_85</td><td></td></tr>
<tr><td>26</td><td>jtag_i_csr_cntl_86</td><td></td></tr>
<tr><td>27</td><td>jtag_i_csr_cntl_87</td><td></td></tr>
<tr><td>28</td><td>jtag_i_csr_cntl_88</td><td></td></tr>
<tr><td>29</td><td>jtag_i_csr_cntl_89</td><td></td></tr>
<tr><td>30</td><td>jtag_i_csr_cntl_90</td><td></td></tr>
<tr><td>31</td><td>jtag_i_csr_cntl_91</td><td></td></tr>
<tr><td>32</td><td>jtag_i_csr_cntl_92</td><td></td></tr>
<tr><td>33</td><td>jtag_i_csr_cntl_93</td><td></td></tr>
<tr><td>34</td><td>jtag_i_csr_cntl_94</td><td></td></tr>
<tr><td>35</td><td>jtag_i_csr_cntl_95</td><td></td></tr>
<tr><td>36</td><td>jtag_i_csr_cntl_96</td><td></td></tr>
<tr><td>37</td><td>jtag_i_csr_cntl_97</td><td></td></tr>
<tr><td>38</td><td>jtag_i_csr_cntl_98</td><td></td></tr>
<tr><td>39</td><td>jtag_i_csr_cntl_99</td><td></td></tr>
<tr><td>40</td><td>jtag_i_csr_cntl_100</td><td></td></tr>
<tr><td>41</td><td>jtag_i_csr_cntl_101</td><td></td></tr>
<tr><td>42</td><td>jtag_i_csr_cntl_102</td><td></td></tr>
<tr><td>43</td><td>jtag_i_csr_cntl_103</td><td></td></tr>
<tr><td>44</td><td>jtag_i_csr_cntl_104</td><td></td></tr>
<tr><td>45</td><td>jtag_i_csr_cntl_105</td><td></td></tr>
<tr><td>46</td><td>jtag_i_csr_cntl_106</td><td></td></tr>
<tr><td>47</td><td>jtag_i_csr_cntl_107</td><td></td></tr>
<tr><td>48</td><td>jtag_i_csr_cntl_108</td><td></td></tr>
<tr><td>49</td><td>jtag_i_csr_cntl_109</td><td></td></tr>
<tr><td>50</td><td>jtag_i_csr_cntl_110</td><td></td></tr>
<tr><td>51</td><td>jtag_i_csr_cntl_111</td><td></td></tr>
<tr><td>52</td><td>jtag_i_csr_cntl_112</td><td></td></tr>
<tr><td>53</td><td>jtag_i_csr_cntl_113</td><td></td></tr>
<tr><td>54</td><td>jtag_i_csr_cntl_114</td><td></td></tr>
<tr><td>55</td><td>jtag_i_csr_cntl_115</td><td></td></tr>
<tr><td>56</td><td>jtag_i_csr_cntl_116</td><td></td></tr>
<tr><td>57</td><td>jtag_i_csr_cntl_117</td><td></td></tr>
<tr><td>58</td><td>jtag_i_csr_cntl_118</td><td></td></tr>
<tr><td>59</td><td>jtag_i_csr_cntl_119</td><td></td></tr>
<tr><td>60</td><td>jtag_i_csr_cntl_120</td><td></td></tr>
<tr><td>61</td><td>jtag_i_csr_cntl_121</td><td></td></tr>
<tr><td>62</td><td>jtag_i_csr_cntl_122</td><td></td></tr>
<tr><td>63</td><td>jtag_i_csr_cntl_123</td><td></td></tr>
<tr><td>64</td><td>jtag_i_csr_cntl_124</td><td></td></tr>
<tr><td>65</td><td>jtag_i_csr_cntl_125</td><td></td></tr>
<tr><td>66</td><td>jtag_i_csr_cntl_126</td><td></td></tr>
<tr><td>67</td><td>jtag_i_csr_cntl_127</td><td></td></tr>
<tr><td>68</td><td>jtag_i_asr_cntl_0</td><td></td></tr>
<tr><td>69</td><td>jtag_i_asr_cntl_1</td><td></td></tr>
<tr><td>70</td><td>jtag_i_asr_cntl_2</td><td></td></tr>
<tr><td>71</td><td>jtag_i_asr_cntl_3</td><td></td></tr>
<tr><td>72</td><td>jtag_i_asr_cntl_4</td><td></td></tr>
<tr><td>73</td><td>jtag_i_asr_cntl_5</td><td></td></tr>
<tr><td>74</td><td>jtag_i_asr_cntl_6</td><td></td></tr>
<tr><td>75</td><td>jtag_i_asr_cntl_7</td><td></td></tr>
<tr><td>76</td><td>jtag_i_asr_cntl_8</td><td></td></tr>
<tr><td>77</td><td>jtag_i_asr_cntl_9</td><td></td></tr>
<tr><td>78</td><td>jtag_i_asr_cntl_10</td><td></td></tr>
<tr><td>79</td><td>jtag_i_asr_cntl_11</td><td></td></tr>
<tr><td>80</td><td>jtag_i_asr_cntl_12</td><td></td></tr>
<tr><td>81</td><td>jtag_i_asr_cntl_13</td><td></td></tr>
<tr><td>82</td><td>jtag_i_asr_cntl_14</td><td></td></tr>
<tr><td>83</td><td>jtag_i_asr_cntl_15</td><td></td></tr>
<tr><td>84</td><td>jtag_i_asr_cntl_16</td><td></td></tr>
<tr><td>85</td><td>jtag_i_asr_cntl_17</td><td></td></tr>
<tr><td>86</td><td>jtag_i_asr_cntl_18</td><td></td></tr>
<tr><td>87</td><td>jtag_i_asr_cntl_19</td><td></td></tr>
<tr><td>88</td><td>jtag_i_asr_cntl_20</td><td></td></tr>
<tr><td>89</td><td>jtag_i_asr_cntl_21</td><td></td></tr>
<tr><td>90</td><td>jtag_i_asr_cntl_22</td><td></td></tr>
<tr><td>91</td><td>jtag_i_asr_cntl_23</td><td></td></tr>
<tr><td>92</td><td>jtag_i_asr_cntl_24</td><td></td></tr>
<tr><td>93</td><td>jtag_i_asr_cntl_25</td><td></td></tr>
<tr><td>94</td><td>jtag_i_asr_cntl_26</td><td></td></tr>
<tr><td>95</td><td>jtag_i_asr_cntl_27</td><td></td></tr>
<tr><td>96</td><td>jtag_i_asr_cntl_28</td><td></td></tr>
<tr><td>97</td><td>jtag_i_asr_cntl_29</td><td></td></tr>
<tr><td>98</td><td>jtag_i_asr_cntl_30</td><td></td></tr>
<tr><td>99</td><td>jtag_i_asr_cntl_31</td><td></td></tr>
<tr><td>100</td><td>jtag_i_asr_cntl_32</td><td></td></tr>
<tr><td>101</td><td>jtag_i_asr_cntl_33</td><td></td></tr>
<tr><td>102</td><td>jtag_i_asr_cntl_34</td><td></td></tr>
<tr><td>103</td><td>jtag_i_asr_cntl_35</td><td></td></tr>
<tr><td>104</td><td>jtag_i_asr_cntl_36</td><td></td></tr>
<tr><td>105</td><td>jtag_i_asr_cntl_37</td><td></td></tr>
<tr><td>106</td><td>jtag_i_asr_cntl_38</td><td></td></tr>
<tr><td>107</td><td>jtag_i_asr_cntl_39</td><td></td></tr>
<tr><td>108</td><td>jtag_i_asr_cntl_40</td><td></td></tr>
<tr><td>109</td><td>jtag_i_asr_cntl_41</td><td></td></tr>
<tr><td>110</td><td>jtag_i_asr_cntl_42</td><td></td></tr>
<tr><td>111</td><td>jtag_i_asr_cntl_43</td><td></td></tr>
<tr><td>112</td><td>jtag_i_asr_cntl_44</td><td></td></tr>
<tr><td>113</td><td>jtag_i_asr_cntl_45</td><td></td></tr>
<tr><td>114</td><td>jtag_i_asr_cntl_46</td><td></td></tr>
<tr><td>115</td><td>jtag_i_asr_cntl_47</td><td></td></tr>
<tr><td>116</td><td>jtag_i_asr_cntl_48</td><td></td></tr>
<tr><td>117</td><td>jtag_i_asr_cntl_49</td><td></td></tr>
<tr><td>118</td><td>jtag_i_asr_cntl_50</td><td></td></tr>
<tr><td>119</td><td>jtag_i_asr_cntl_51</td><td></td></tr>
<tr><td>120</td><td>jtag_i_asr_cntl_52</td><td></td></tr>
<tr><td>121</td><td>jtag_i_asr_cntl_53</td><td></td></tr>
<tr><td>122</td><td>jtag_i_asr_cntl_54</td><td></td></tr>
<tr><td>123</td><td>jtag_i_asr_cntl_55</td><td></td></tr>
<tr><td>124</td><td>jtag_i_asr_cntl_56</td><td></td></tr>
<tr><td>125</td><td>jtag_i_asr_cntl_57</td><td></td></tr>
<tr><td>126</td><td>jtag_i_asr_cntl_58</td><td></td></tr>
<tr><td>127</td><td>jtag_i_asr_cntl_59</td><td></td></tr>
</table>
<h2>JTAG User Register 6</h2>
    Write address: 0xff63ff3a;  Read Address 0xff6bff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>jtag_i_asr_cntl_60</td><td></td></tr>
<tr><td>1</td><td>jtag_i_asr_cntl_61</td><td></td></tr>
<tr><td>2</td><td>jtag_i_asr_cntl_62</td><td></td></tr>
<tr><td>3</td><td>jtag_i_asr_cntl_63</td><td></td></tr>
<tr><td>4</td><td>jtag_i_asr_cntl_64</td><td></td></tr>
<tr><td>5</td><td>jtag_i_asr_cntl_65</td><td></td></tr>
<tr><td>6</td><td>jtag_i_asr_cntl_66</td><td></td></tr>
<tr><td>7</td><td>jtag_i_asr_cntl_67</td><td></td></tr>
<tr><td>8</td><td>jtag_i_asr_cntl_68</td><td></td></tr>
<tr><td>9</td><td>jtag_i_asr_cntl_69</td><td></td></tr>
<tr><td>10</td><td>jtag_i_asr_cntl_70</td><td></td></tr>
<tr><td>11</td><td>jtag_i_asr_cntl_71</td><td></td></tr>
<tr><td>12</td><td>jtag_i_asr_cntl_72</td><td></td></tr>
<tr><td>13</td><td>jtag_i_asr_cntl_73</td><td></td></tr>
<tr><td>14</td><td>jtag_i_asr_cntl_74</td><td></td></tr>
<tr><td>15</td><td>jtag_i_asr_cntl_75</td><td></td></tr>
<tr><td>16</td><td>jtag_i_asr_cntl_76</td><td></td></tr>
<tr><td>17</td><td>jtag_i_asr_cntl_77</td><td></td></tr>
<tr><td>18</td><td>jtag_i_asr_cntl_78</td><td></td></tr>
<tr><td>19</td><td>jtag_i_asr_cntl_79</td><td></td></tr>
<tr><td>20</td><td>jtag_i_asr_cntl_80</td><td></td></tr>
<tr><td>21</td><td>jtag_i_asr_cntl_81</td><td></td></tr>
<tr><td>22</td><td>jtag_i_asr_cntl_82</td><td></td></tr>
<tr><td>23</td><td>jtag_i_asr_cntl_83</td><td></td></tr>
<tr><td>24</td><td>jtag_i_asr_cntl_84</td><td></td></tr>
<tr><td>25</td><td>jtag_i_asr_cntl_85</td><td></td></tr>
<tr><td>26</td><td>jtag_i_asr_cntl_86</td><td></td></tr>
<tr><td>27</td><td>jtag_i_asr_cntl_87</td><td></td></tr>
<tr><td>28</td><td>jtag_i_asr_cntl_88</td><td></td></tr>
<tr><td>29</td><td>jtag_i_asr_cntl_89</td><td></td></tr>
<tr><td>30</td><td>jtag_i_asr_cntl_90</td><td></td></tr>
<tr><td>31</td><td>jtag_i_asr_cntl_91</td><td></td></tr>
<tr><td>32</td><td>jtag_i_asr_cntl_92</td><td></td></tr>
<tr><td>33</td><td>jtag_i_asr_cntl_93</td><td></td></tr>
<tr><td>34</td><td>jtag_i_asr_cntl_94</td><td></td></tr>
<tr><td>35</td><td>jtag_i_asr_cntl_95</td><td></td></tr>
<tr><td>36</td><td>jtag_i_asr_cntl_96</td><td></td></tr>
<tr><td>37</td><td>jtag_i_asr_cntl_97</td><td></td></tr>
<tr><td>38</td><td>jtag_i_asr_cntl_98</td><td></td></tr>
<tr><td>39</td><td>jtag_i_asr_cntl_99</td><td></td></tr>
<tr><td>40</td><td>jtag_i_asr_cntl_100</td><td></td></tr>
<tr><td>41</td><td>jtag_i_asr_cntl_101</td><td></td></tr>
<tr><td>42</td><td>jtag_i_asr_cntl_102</td><td></td></tr>
<tr><td>43</td><td>jtag_i_asr_cntl_103</td><td></td></tr>
<tr><td>44</td><td>jtag_i_asr_cntl_104</td><td></td></tr>
<tr><td>45</td><td>jtag_i_asr_cntl_105</td><td></td></tr>
<tr><td>46</td><td>jtag_i_asr_cntl_106</td><td></td></tr>
<tr><td>47</td><td>jtag_i_asr_cntl_107</td><td></td></tr>
<tr><td>48</td><td>jtag_i_asr_cntl_108</td><td></td></tr>
<tr><td>49</td><td>jtag_i_asr_cntl_109</td><td></td></tr>
<tr><td>50</td><td>jtag_i_asr_cntl_110</td><td></td></tr>
<tr><td>51</td><td>jtag_i_asr_cntl_111</td><td></td></tr>
<tr><td>52</td><td>jtag_i_asr_cntl_112</td><td></td></tr>
<tr><td>53</td><td>jtag_i_asr_cntl_113</td><td></td></tr>
<tr><td>54</td><td>jtag_i_asr_cntl_114</td><td></td></tr>
<tr><td>55</td><td>jtag_i_asr_cntl_115</td><td></td></tr>
<tr><td>56</td><td>jtag_i_asr_cntl_116</td><td></td></tr>
<tr><td>57</td><td>jtag_i_asr_cntl_117</td><td></td></tr>
<tr><td>58</td><td>jtag_i_asr_cntl_118</td><td></td></tr>
<tr><td>59</td><td>jtag_i_asr_cntl_119</td><td></td></tr>
<tr><td>60</td><td>jtag_i_asr_cntl_120</td><td></td></tr>
<tr><td>61</td><td>jtag_i_asr_cntl_121</td><td></td></tr>
<tr><td>62</td><td>jtag_i_asr_cntl_122</td><td></td></tr>
<tr><td>63</td><td>jtag_i_asr_cntl_123</td><td></td></tr>
<tr><td>64</td><td>jtag_i_asr_cntl_124</td><td></td></tr>
<tr><td>65</td><td>jtag_i_asr_cntl_125</td><td></td></tr>
<tr><td>66</td><td>jtag_i_asr_cntl_126</td><td></td></tr>
<tr><td>67</td><td>jtag_i_asr_cntl_127</td><td></td></tr>
<tr><td>68</td><td>jtag_i_csr_cntl_en</td><td></td></tr>
<tr><td>69</td><td>jtag_i_ldo_cntl_en</td><td></td></tr>
<tr><td>70</td><td>jtag_i_pmu_clk16M</td><td></td></tr>
<tr><td>71</td><td>jtag_i_pmu_latch_en</td><td></td></tr>
<tr><td>72</td><td>jtag_i_pmu_sleep</td><td></td></tr>
<tr><td>73</td><td>jtag_i_pmu_trim_en</td><td></td></tr>
<tr><td>74</td><td>jtag_scan_mode</td><td></td></tr>
<tr><td>75</td><td>jtag_scan_mode_rdig</td><td></td></tr>
<tr><td>76</td><td>jtag_ForceAllClksOn</td><td></td></tr>
<tr><td>77</td><td>jtag_ForceOvstOn</td><td></td></tr>
<tr><td>78</td><td>jtag_forcememstby_ovr_en_dr</td><td></td></tr>
<tr><td>79</td><td>jtag_force_pad_test_mode</td><td></td></tr>
<tr><td>80</td><td>jtag_force_radio_reset</td><td></td></tr>
<tr><td>81</td><td>jtag_misc0_test</td><td></td></tr>
<tr><td>82</td><td>jtag_misc1_test</td><td></td></tr>
<tr><td>83</td><td>jtag_misc2_test</td><td></td></tr>
<tr><td>84</td><td>jtag_CoreForceNoNegFF</td><td></td></tr>
<tr><td>85</td><td>jtag_ForceMemStby_0</td><td></td></tr>
<tr><td>86</td><td>jtag_ForceMemStby_1</td><td></td></tr>
<tr><td>87</td><td>jtag_memfusedisb</td><td></td></tr>
<tr><td>88</td><td>jtag_memfusefreeze</td><td></td></tr>
<tr><td>89</td><td>jtag_otp_pwrsw_pu_ovr_en</td><td></td></tr>
<tr><td>90</td><td>jtag_otp_pwrsw_pu_ovr</td><td></td></tr>
<tr><td>91</td><td>jtag_otp_pwr_rdy</td><td></td></tr>
<tr><td>92</td><td>jtag_otp_scan_isolation</td><td></td></tr>
<tr><td>93</td><td>jtag_otp_out_ovr_en</td><td></td></tr>
<tr><td>94</td><td>jtag_test_pad_inputdisable</td><td></td></tr>
<tr><td>95</td><td>jtag_test_pad_sel_0</td><td></td></tr>
<tr><td>96</td><td>jtag_test_pad_sel_1</td><td></td></tr>
<tr><td>97</td><td>jtag_not_test_pad_sel_2</td><td></td></tr>
<tr><td>98</td><td>jtag_test_pad_slew</td><td></td></tr>
<tr><td>99</td><td>jtag_test_pad_pdn</td><td></td></tr>
<tr><td>100</td><td>jtag_test_pad_pup</td><td></td></tr>
<tr><td>101</td><td>jtag_scan_reset</td><td></td></tr>
<tr><td>102</td><td>jtag_otp_dft_icg_te_enable_val</td><td></td></tr>
<tr><td>103</td><td>jtag_dcm_clk_obs_enable</td><td></td></tr>
<tr><td>104</td><td>jtag_bypass_rst_dvdr_in</td><td></td></tr>
<tr><td>105</td><td>jtag_force_reset_clk_enable_rx</td><td></td></tr>
<tr><td>106</td><td>jtag_clb_bypass</td><td></td></tr>
<tr><td>107</td><td>jtag_force_shift_clk</td><td></td></tr>
<tr><td>108</td><td>jtag_hys_en_gpio_en</td><td></td></tr>
<tr><td>109</td><td>jtag_hys_en_gpio_val</td><td></td></tr>
<tr><td>110</td><td>jtag_hys_en_sdio_clk_en</td><td></td></tr>
<tr><td>111</td><td>jtag_hys_en_sdio_clk_val</td><td></td></tr>
<tr><td>112</td><td>jtag_forcenonegff</td><td></td></tr>
<tr><td>113</td><td>jtag_sr_control_0</td><td></td></tr>
<tr><td>114</td><td>jtag_sr_control_1</td><td></td></tr>
<tr><td>115</td><td>jtag_sr_control_2</td><td></td></tr>
<tr><td>116</td><td>jtag_sr_control_3</td><td></td></tr>
<tr><td>117</td><td>jtag_sr_control_4</td><td></td></tr>
<tr><td>118</td><td>jtag_sr_control_5</td><td></td></tr>
<tr><td>119</td><td>jtag_sr_control_6</td><td></td></tr>
<tr><td>120</td><td>jtag_sr_control_7</td><td></td></tr>
<tr><td>121</td><td>jtag_sr_control_8</td><td></td></tr>
<tr><td>122</td><td>jtag_sr_control_9</td><td></td></tr>
<tr><td>123</td><td>jtag_sr_control_10</td><td></td></tr>
<tr><td>124</td><td>jtag_sr_control_11</td><td></td></tr>
<tr><td>125</td><td>jtag_sr_overide_disable</td><td></td></tr>
<tr><td>126</td><td>jtag_isolate_sr_fetch</td><td></td></tr>
<tr><td>127</td><td>usb20d_jtag_ForceMemBypass</td><td></td></tr>
</table>
<h2>JTAG User Register 7</h2>
    Write address: 0xff73ff3a;  Read Address 0xff7bff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>usb20d_jtag_ForceAllClksOn</td><td></td></tr>
<tr><td>1</td><td>usb20d_jtag_ForceNoNegFF</td><td></td></tr>
<tr><td>2</td><td>usb20d_jtag_ForceResetOff</td><td></td></tr>
<tr><td>3</td><td>usb20d_jtag_ForceOvstOn</td><td></td></tr>
<tr><td>4</td><td>usb20d_jtag_sram_ww</td><td></td></tr>
<tr><td>5</td><td>usb20d_jtag_ForceOvstDinVal</td><td></td></tr>
<tr><td>6</td><td>usb20d_jtag_ForceMemStby_ovr_en</td><td></td></tr>
<tr><td>7</td><td>usb20d_jtag_ForceMemStby</td><td></td></tr>
<tr><td>8</td><td>usb20d_jtag_phyclk60_sel</td><td></td></tr>
<tr><td>9</td><td>jtag_usbphyclk60selovrd</td><td></td></tr>
<tr><td>10</td><td>xthifi3_jtag_ForceAllClksOn</td><td></td></tr>
<tr><td>11</td><td>xthifi3_jtag_ForceMemBypass</td><td></td></tr>
<tr><td>12</td><td>xthifi3_jtag_ForceMemStby_0</td><td></td></tr>
<tr><td>13</td><td>xthifi3_jtag_ForceMemStby_1</td><td></td></tr>
<tr><td>14</td><td>xthifi3_jtag_ForceMemStby_rom</td><td></td></tr>
<tr><td>15</td><td>xthifi3_jtag_ForceOvstOn</td><td></td></tr>
<tr><td>16</td><td>xthifi3_jtag_ForceResetOff</td><td></td></tr>
<tr><td>17</td><td>xthifi3_jtag_force_pda_ovr_en</td><td></td></tr>
<tr><td>18</td><td>xthifi3_jtag_force_pda_ovr_val</td><td></td></tr>
<tr><td>19</td><td>xthifi3_jtag_forcememstby_ovr_en</td><td></td></tr>
<tr><td>20</td><td>xthifi3_jtag_rom_tm_0</td><td></td></tr>
<tr><td>21</td><td>xthifi3_jtag_rom_tm_1</td><td></td></tr>
<tr><td>22</td><td>xthifi3_jtag_rom_tm_2</td><td></td></tr>
<tr><td>23</td><td>xthifi3_jtag_rom_tm_3</td><td></td></tr>
<tr><td>24</td><td>xthifi3_jtag_rom_tm_4</td><td></td></tr>
<tr><td>25</td><td>xthifi3_jtag_rom_tm_5</td><td></td></tr>
<tr><td>26</td><td>xthifi3_jtag_scan_mode</td><td></td></tr>
<tr><td>27</td><td>xthifi3_jtag_sram_ww</td><td></td></tr>
<tr><td>28</td><td>jtag_bg_pu_ovr_en</td><td></td></tr>
<tr><td>29</td><td>jtag_bg_pu_ovr_ctl</td><td></td></tr>
<tr><td>30</td><td>jtag_bg_pulse_ovr_ctl</td><td></td></tr>
<tr><td>31</td><td>jtag_bg_ctrl_ovr_en</td><td></td></tr>
<tr><td>32</td><td>jtag_lna2g_lna1_pu_disable</td><td></td></tr>
<tr><td>33</td><td>jtag_trsw2g_pu_ovr</td><td></td></tr>
<tr><td>34</td><td>jtag_trsw2g_pu_ovr_val</td><td></td></tr>
<tr><td>35</td><td>jtag_trsw2g_trsw_source_bis_ovr</td><td></td></tr>
<tr><td>36</td><td>jtag_trsw2g_trsw_source_bis_ovr_val_0</td><td></td></tr>
<tr><td>37</td><td>jtag_trsw2g_trsw_source_bis_ovr_val_1</td><td></td></tr>
<tr><td>38</td><td>jtag_trsw2g_trsw_source_bis_ovr_val_2</td><td></td></tr>
<tr><td>39</td><td>jtag_trsw2g_trsw_source_bis_ovr_val_3</td><td></td></tr>
<tr><td>40</td><td>jtag_trsw2g_trsw_sub_bis_ovr</td><td></td></tr>
<tr><td>41</td><td>jtag_trsw2g_trsw_sub_bis_ovr_val_0</td><td></td></tr>
<tr><td>42</td><td>jtag_trsw2g_trsw_sub_bis_ovr_val_1</td><td></td></tr>
<tr><td>43</td><td>jtag_trsw2g_trsw_sub_bis_ovr_val_2</td><td></td></tr>
<tr><td>44</td><td>jtag_trsw2g_trsw_sub_bis_ovr_val_3</td><td></td></tr>
<tr><td>45</td><td>jtag_swreg_disable_cbuck_pok_ovr</td><td></td></tr>
<tr><td>46</td><td>jtag_swreg_disable_cbuck_pok_ovr_val</td><td></td></tr>
<tr><td>47</td><td>jtag_swreg_disable_abuck_pok_ovr</td><td></td></tr>
<tr><td>48</td><td>jtag_swreg_disable_abuck_pok_ovr_val</td><td></td></tr>
<tr><td>49</td><td>jtag_rcal_pu_disable</td><td></td></tr>
<tr><td>50</td><td>jtag_ReadOverrides_ovr</td><td></td></tr>
<tr><td>51</td><td>jtag_ReadOverrides_val</td><td></td></tr>
<tr><td>52</td><td>jtag_afeldo_pu</td><td></td></tr>
<tr><td>53</td><td>jtag_bg_pu_V2I</td><td></td></tr>
<tr><td>54</td><td>jtag_bg_pu_V2I_ovr_ctl</td><td></td></tr>
<tr><td>55</td><td>jtag_bg_wlpmu_en_i_ovr</td><td></td></tr>
<tr><td>56</td><td>jtag_bg_wlpmu_pu_bg_ref</td><td></td></tr>
<tr><td>57</td><td>jtag_bg_wlpmu_pu_cbuck_ref</td><td></td></tr>
<tr><td>58</td><td>jtag_bg_wlpmu_vref_sel</td><td></td></tr>
<tr><td>59</td><td>jtag_ldo1p8_pu_over_en</td><td></td></tr>
<tr><td>60</td><td>jtag_ldo1p8_pu_ovr</td><td></td></tr>
<tr><td>61</td><td>jtag_ldo1p8_pu_ovr_ctl</td><td></td></tr>
<tr><td>62</td><td>jtag_bt_rx2g_btgm_ncas_0</td><td></td></tr>
<tr><td>63</td><td>jtag_bt_rx2g_btgm_ncas_1</td><td></td></tr>
<tr><td>64</td><td>jtag_bt_rx2g_btgm_ncas_2</td><td></td></tr>
<tr><td>65</td><td>jtag_bt_rx2g_btgm_ncas_3</td><td></td></tr>
<tr><td>66</td><td>jtag_bt_rx2g_btgm_pcas_0</td><td></td></tr>
<tr><td>67</td><td>jtag_bt_rx2g_btgm_pcas_1</td><td></td></tr>
<tr><td>68</td><td>jtag_bt_rx2g_btgm_pcas_2</td><td></td></tr>
<tr><td>69</td><td>jtag_bt_rx2g_btgm_pcas_3</td><td></td></tr>
<tr><td>70</td><td>jtag_bt_rx2g_btgm_pu</td><td></td></tr>
<tr><td>71</td><td>jtag_bt_rx2g_btgm_sel</td><td></td></tr>
<tr><td>72</td><td>jtag_bt2wl_pwrup_disable</td><td></td></tr>
<tr><td>73</td><td>jtag_ldo_ctrl_ovr_en</td><td></td></tr>
<tr><td>74</td><td>jtag_ldo_cntl_disable</td><td></td></tr>
<tr><td>75</td><td>jtag_i_retldo_bypass</td><td></td></tr>
<tr><td>76</td><td>jtag_cldo_ovadj_ovr_0</td><td></td></tr>
<tr><td>77</td><td>jtag_cldo_ovadj_ovr_1</td><td></td></tr>
<tr><td>78</td><td>jtag_cldo_ovadj_ovr_2</td><td></td></tr>
<tr><td>79</td><td>jtag_ldo1p8_en</td><td></td></tr>
<tr><td>80</td><td>jtag_ldo1p8_val</td><td></td></tr>
<tr><td>81</td><td>jtag_bg_rcal_trim_0</td><td></td></tr>
<tr><td>82</td><td>jtag_bg_rcal_trim_1</td><td></td></tr>
<tr><td>83</td><td>jtag_bg_rcal_trim_2</td><td></td></tr>
<tr><td>84</td><td>jtag_bg_rcal_trim_3</td><td></td></tr>
<tr><td>85</td><td>jtag_bg_rcal_trim_4</td><td></td></tr>
<tr><td>86</td><td>jtag_bg_rcal_trim_5</td><td></td></tr>
<tr><td>87</td><td>jtag_i_LDO1p8_0p9refadj_1p1_0</td><td></td></tr>
<tr><td>88</td><td>jtag_i_LDO1p8_0p9refadj_1p1_1</td><td></td></tr>
<tr><td>89</td><td>jtag_i_LDO1p8_0p9refadj_1p1_2</td><td></td></tr>
<tr><td>90</td><td>jtag_ldo1p8_refadj_cbuck_ovr_0</td><td></td></tr>
<tr><td>91</td><td>jtag_ldo1p8_refadj_cbuck_ovr_1</td><td></td></tr>
<tr><td>92</td><td>jtag_ldo1p8_refadj_cbuck_ovr_2</td><td></td></tr>
<tr><td>93</td><td>jtag_vref_adj_cbuck_0</td><td></td></tr>
<tr><td>94</td><td>jtag_vref_adj_cbuck_1</td><td></td></tr>
<tr><td>95</td><td>jtag_vref_adj_cbuck_2</td><td></td></tr>
<tr><td>96</td><td>jtag_bg_BT_only_ovr_ctl</td><td></td></tr>
<tr><td>97</td><td>jtag_bg_BT_only_ovr_val</td><td></td></tr>
<tr><td>98</td><td>jtag_vref_select_ovr_ctl</td><td></td></tr>
<tr><td>99</td><td>jtag_vref_select_ovr_val</td><td></td></tr>
<tr><td>100</td><td>jtag_force_test_clk_out</td><td></td></tr>
<tr><td>101</td><td>jtag_override_for_pu_0</td><td></td></tr>
<tr><td>102</td><td>jtag_override_for_pu_1</td><td></td></tr>
<tr><td>103</td><td>jtag_override_for_pu_2</td><td></td></tr>
<tr><td>104</td><td>jtag_override_for_pu_3</td><td></td></tr>
<tr><td>105</td><td>jtag_override_for_pu_4</td><td></td></tr>
<tr><td>106</td><td>jtag_override_for_pu_5</td><td></td></tr>
<tr><td>107</td><td>jtag_override_for_pu_6</td><td></td></tr>
<tr><td>108</td><td>jtag_override_for_pu_7</td><td></td></tr>
<tr><td>109</td><td>jtag_override_for_pu_8</td><td></td></tr>
<tr><td>110</td><td>jtag_override_for_pu_9</td><td></td></tr>
<tr><td>111</td><td>jtag_val_for_pu_0</td><td></td></tr>
<tr><td>112</td><td>jtag_val_for_pu_1</td><td></td></tr>
<tr><td>113</td><td>jtag_val_for_pu_2</td><td></td></tr>
<tr><td>114</td><td>jtag_val_for_pu_3</td><td></td></tr>
<tr><td>115</td><td>jtag_val_for_pu_4</td><td></td></tr>
<tr><td>116</td><td>jtag_val_for_pu_5</td><td></td></tr>
<tr><td>117</td><td>jtag_val_for_pu_6</td><td></td></tr>
<tr><td>118</td><td>jtag_val_for_pu_7</td><td></td></tr>
<tr><td>119</td><td>jtag_val_for_pu_8</td><td></td></tr>
<tr><td>120</td><td>jtag_val_for_pu_9</td><td></td></tr>
<tr><td>121</td><td>jtag_val_for_pu_10</td><td></td></tr>
<tr><td>122</td><td>jtag_val_for_pu_11</td><td></td></tr>
<tr><td>123</td><td>jtag_val_for_pu_12</td><td></td></tr>
<tr><td>124</td><td>jtag_val_for_pu_13</td><td></td></tr>
<tr><td>125</td><td>jtag_val_for_pu_14</td><td></td></tr>
<tr><td>126</td><td>jtag_val_for_pu_15</td><td></td></tr>
<tr><td>127</td><td>jtag_val_for_pu_16</td><td></td></tr>
</table>
<h2>JTAG User Register 8</h2>
    Write address: 0xff83ff3a;  Read Address 0xff8bff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>jtag_val_for_pu_17</td><td></td></tr>
<tr><td>1</td><td>jtag_val_for_pu_18</td><td></td></tr>
<tr><td>2</td><td>jtag_val_for_pu_19</td><td></td></tr>
<tr><td>3</td><td>jtag_val_for_pu_20</td><td></td></tr>
<tr><td>4</td><td>jtag_val_for_pu_21</td><td></td></tr>
<tr><td>5</td><td>jtag_val_for_pu_22</td><td></td></tr>
<tr><td>6</td><td>jtag_val_for_pu_23</td><td></td></tr>
<tr><td>7</td><td>jtag_val_for_pu_24</td><td></td></tr>
<tr><td>8</td><td>jtag_val_for_pu_25</td><td></td></tr>
<tr><td>9</td><td>jtag_val_for_pu_26</td><td></td></tr>
<tr><td>10</td><td>jtag_val_for_pu_27</td><td></td></tr>
<tr><td>11</td><td>jtag_val_for_pu_28</td><td></td></tr>
<tr><td>12</td><td>jtag_val_for_pu_29</td><td></td></tr>
<tr><td>13</td><td>jtag_ldo1p5_pu</td><td></td></tr>
<tr><td>14</td><td>jtag_ldo1p65_pu</td><td></td></tr>
<tr><td>15</td><td>jtag_ldo1p65_refadj_cbuck_0</td><td></td></tr>
<tr><td>16</td><td>jtag_ldo1p65_refadj_cbuck_1</td><td></td></tr>
<tr><td>17</td><td>jtag_ldo1p65_refadj_cbuck_2</td><td></td></tr>
<tr><td>18</td><td>jtag_logen5g_en</td><td></td></tr>
<tr><td>19</td><td>jtag_logen5g_mimobuf_en</td><td></td></tr>
<tr><td>20</td><td>jtag_logenldo_pu</td><td></td></tr>
<tr><td>21</td><td>jtag_rf_logen5g_ovr</td><td></td></tr>
<tr><td>22</td><td>jtag_rx2g_ldo_ctrl_ovr</td><td></td></tr>
<tr><td>23</td><td>jtag_rx2g_ldo_pu</td><td></td></tr>
<tr><td>24</td><td>jtag_txldo_pu</td><td></td></tr>
<tr><td>25</td><td>jtag_minipmu_en</td><td></td></tr>
<tr><td>26</td><td>jtag_wlpmu_adcldo_bypass_ovr</td><td></td></tr>
<tr><td>27</td><td>jtag_wlpmu_afeldo_adj_ovr_0</td><td></td></tr>
<tr><td>28</td><td>jtag_wlpmu_afeldo_adj_ovr_1</td><td></td></tr>
<tr><td>29</td><td>jtag_wlpmu_afeldo_adj_ovr_2</td><td></td></tr>
<tr><td>30</td><td>jtag_wlpmu_TXldo_adj_0</td><td></td></tr>
<tr><td>31</td><td>jtag_wlpmu_TXldo_adj_1</td><td></td></tr>
<tr><td>32</td><td>jtag_wlpmu_TXldo_adj_2</td><td></td></tr>
<tr><td>33</td><td>jtag_wlpmu_TXldo_bypass</td><td></td></tr>
<tr><td>34</td><td>jtag_wlpmu_ldo1p65_adj_0</td><td></td></tr>
<tr><td>35</td><td>jtag_wlpmu_ldo1p65_adj_1</td><td></td></tr>
<tr><td>36</td><td>jtag_wlpmu_ldo1p65_adj_2</td><td></td></tr>
<tr><td>37</td><td>jtag_wlpmu_ldo1p65_adj_3</td><td></td></tr>
<tr><td>38</td><td>jtag_wlpmu_main_pu</td><td></td></tr>
<tr><td>39</td><td>jtag_wlpmu_ctrl_ovr_en</td><td></td></tr>
<tr><td>40</td><td>jtag_wlpmu_disable</td><td></td></tr>
<tr><td>41</td><td>jtag_wlpmu_vrefadj_cbuck_ovr_0</td><td></td></tr>
<tr><td>42</td><td>jtag_wlpmu_vrefadj_cbuck_ovr_1</td><td></td></tr>
<tr><td>43</td><td>jtag_wlpmu_vrefadj_cbuck_ovr_2</td><td></td></tr>
<tr><td>44</td><td>jtag_bg_wlpmu_vrefadj_cbuck_ovr_0</td><td></td></tr>
<tr><td>45</td><td>jtag_bg_wlpmu_vrefadj_cbuck_ovr_1</td><td></td></tr>
<tr><td>46</td><td>jtag_bg_wlpmu_vrefadj_cbuck_ovr_2</td><td></td></tr>
<tr><td>47</td><td>jtag_bg_wlpmu_vrefadj_cbuck_ovr_3</td><td></td></tr>
<tr><td>48</td><td>jtag_wlpmu_cal_seldiv_0</td><td></td></tr>
<tr><td>49</td><td>jtag_wlpmu_cal_seldiv_1</td><td></td></tr>
<tr><td>50</td><td>jtag_wlpmu_cal_seldiv_2</td><td></td></tr>
<tr><td>51</td><td>jtag_wlpmu_ADCldo_adj_0</td><td></td></tr>
<tr><td>52</td><td>jtag_wlpmu_ADCldo_adj_1</td><td></td></tr>
<tr><td>53</td><td>jtag_wlpmu_ADCldo_adj_2</td><td></td></tr>
<tr><td>54</td><td>jtag_wlpmu_LOGENldo_adj_0</td><td></td></tr>
<tr><td>55</td><td>jtag_wlpmu_LOGENldo_adj_1</td><td></td></tr>
<tr><td>56</td><td>jtag_wlpmu_LOGENldo_adj_2</td><td></td></tr>
<tr><td>57</td><td>jtag_wlpmu_LOGENldo_bypass</td><td></td></tr>
<tr><td>58</td><td>jtag_test_ilp_bypass</td><td></td></tr>
<tr><td>59</td><td>jtag_forcememPM_ovr</td><td></td></tr>
<tr><td>60</td><td>jtag_forcememPM_0</td><td></td></tr>
<tr><td>61</td><td>jtag_forcememPM_1</td><td></td></tr>
<tr><td>62</td><td>jtag_bt_chip_mux_en_val</td><td></td></tr>
<tr><td>63</td><td>jtag_gci2bt_ovr_en</td><td></td></tr>
<tr><td>64</td><td>jtag_wl2bt_select_uart</td><td></td></tr>
<tr><td>65</td><td>jtag_spm_test_mode</td><td></td></tr>
<tr><td>66</td><td>jtag_spmro_debug</td><td></td></tr>
<tr><td>67</td><td>jtag_spmro_tm_0</td><td></td></tr>
<tr><td>68</td><td>jtag_spmro_tm_1</td><td></td></tr>
<tr><td>69</td><td>jtag_spmro_sel_0</td><td></td></tr>
<tr><td>70</td><td>jtag_spmro_sel_1</td><td></td></tr>
<tr><td>71</td><td>jtag_spmro_sel_2</td><td></td></tr>
<tr><td>72</td><td>jtag_spmro_sel_3</td><td></td></tr>
<tr><td>73</td><td>jtag_spmro_sel_4</td><td></td></tr>
<tr><td>74</td><td>jtag_spmro_sel_5</td><td></td></tr>
<tr><td>75</td><td>jtag_spmro_en</td><td></td></tr>
<tr><td>76</td><td>jtag_spmro_oen</td><td></td></tr>
<tr><td>77</td><td>jtag_btspm_ro_ctrl_0</td><td></td></tr>
<tr><td>78</td><td>jtag_btspm_ro_ctrl_1</td><td></td></tr>
<tr><td>79</td><td>jtag_btspm_ro_ctrl_2</td><td></td></tr>
<tr><td>80</td><td>jtag_btspm_ro_ctrl_3</td><td></td></tr>
<tr><td>81</td><td>jtag_btspm_ro_ctrl_4</td><td></td></tr>
<tr><td>82</td><td>jtag_btspm_ro_ctrl_5</td><td></td></tr>
<tr><td>83</td><td>jtag_btspm_ro_ctrl_6</td><td></td></tr>
<tr><td>84</td><td>jtag_btspm_ro_ctrl_7</td><td></td></tr>
<tr><td>85</td><td>jtag_btspm_ro_ctrl_8</td><td></td></tr>
<tr><td>86</td><td>jtag_btspm_ro_ctrl_9</td><td></td></tr>
<tr><td>87</td><td>jtag_btspm_ro_ctrl_10</td><td></td></tr>
<tr><td>88</td><td>jtag_btspm_ro_ctrl_11</td><td></td></tr>
<tr><td>89</td><td>jtag_btspm_ro_ctrl_12</td><td></td></tr>
<tr><td>90</td><td>jtag_btspm_ro_ctrl_13</td><td></td></tr>
<tr><td>91</td><td>jtag_adc_test_mode</td><td></td></tr>
<tr><td>92</td><td>jtag_adc_test_chsel</td><td></td></tr>
<tr><td>93</td><td>jtag_adc_test_cmp_bwctl</td><td></td></tr>
<tr><td>94</td><td>jtag_adc_test_cmp_iqctl</td><td></td></tr>
<tr><td>95</td><td>jtag_adc_test_inmode_0</td><td></td></tr>
<tr><td>96</td><td>jtag_adc_test_inmode_1</td><td></td></tr>
<tr><td>97</td><td>jtag_adc_test_inmode_2</td><td></td></tr>
<tr><td>98</td><td>jtag_adc_test_lpf_bwctl_0</td><td></td></tr>
<tr><td>99</td><td>jtag_adc_test_lpf_bwctl_1</td><td></td></tr>
<tr><td>100</td><td>jtag_adc_test_lpf_byp</td><td></td></tr>
<tr><td>101</td><td>jtag_adc_test_pd_adc</td><td></td></tr>
<tr><td>102</td><td>jtag_adc_test_pd_ref</td><td></td></tr>
<tr><td>103</td><td>jtag_adc_test_refch_sel</td><td></td></tr>
<tr><td>104</td><td>jtag_adc_test_refext_en</td><td></td></tr>
<tr><td>105</td><td>jtag_adc_test_resetb</td><td></td></tr>
<tr><td>106</td><td>jtag_adc_test_spare_0</td><td></td></tr>
<tr><td>107</td><td>jtag_adc_test_spare_1</td><td></td></tr>
<tr><td>108</td><td>jtag_adc_test_spare_2</td><td></td></tr>
<tr><td>109</td><td>jtag_adc_test_spare_3</td><td></td></tr>
<tr><td>110</td><td>jtag_adc_test_spare_4</td><td></td></tr>
<tr><td>111</td><td>jtag_adc_test_spare_5</td><td></td></tr>
<tr><td>112</td><td>jtag_adc_test_spare_6</td><td></td></tr>
<tr><td>113</td><td>jtag_adc_test_spare_7</td><td></td></tr>
<tr><td>114</td><td>jtag_adc_test_vcm_iqctl</td><td></td></tr>
<tr><td>115</td><td>jtag_adc_test_vcmctl_0</td><td></td></tr>
<tr><td>116</td><td>jtag_adc_test_vcmctl_1</td><td></td></tr>
<tr><td>117</td><td>jtag_adc_test_vref_hz</td><td></td></tr>
<tr><td>118</td><td>jtag_adc_test_vref_iqctl</td><td></td></tr>
<tr><td>119</td><td>jtag_adc_test_vrefctl_0</td><td></td></tr>
<tr><td>120</td><td>jtag_adc_test_vrefctl_1</td><td></td></tr>
<tr><td>121</td><td>jtag_adc_test_wcal_0</td><td></td></tr>
<tr><td>122</td><td>jtag_adc_test_wcal_1</td><td></td></tr>
<tr><td>123</td><td>jtag_adc_test_wcal_2</td><td></td></tr>
<tr><td>124</td><td>jtag_adc_test_wcal_3</td><td></td></tr>
<tr><td>125</td><td>jtag_adc_test_wcal_4</td><td></td></tr>
<tr><td>126</td><td>jtag_adc_test_wcal_5</td><td></td></tr>
<tr><td>127</td><td>jtag_adc_test_wcal_6</td><td></td></tr>
</table>
<h2>JTAG User Register 9 (No TRST)</h2>
    Write address: 0xff93ff3a;  Read Address 0xff9bff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>jtag_ForceResetOff</td><td></td></tr>
<tr><td>1</td><td>jtag_force_functional_mode</td><td></td></tr>
<tr><td>2</td><td>jtag_ForceLatchTrans</td><td></td></tr>
<tr><td>3</td><td>jtag_arm_tap_sel</td><td></td></tr>
<tr><td>4</td><td>jtag_arm_tap_force_disable</td><td></td></tr>
<tr><td>5</td><td>jtag_arm_tap_sel_mux_ovrd</td><td></td></tr>
<tr><td>6</td><td>jtag_tap_sel_0</td><td></td></tr>
<tr><td>7</td><td>jtag_tap_sel_1</td><td></td></tr>
<tr><td>8</td><td>jtag_DapTestModeOn</td><td></td></tr>
<tr><td>9</td><td>jtag_ForceTestModeOn</td><td></td></tr>
<tr><td>10</td><td>jtag_wl_resetb_ovr_en</td><td></td></tr>
<tr><td>11</td><td>jtag_wl_resetb_posttrim_ovr_val</td><td></td></tr>
<tr><td>12</td><td>jtag_wl_resetb_ovr_val</td><td></td></tr>
<tr><td>13</td><td>jtag_din_ext_por_l_ovr</td><td></td></tr>
<tr><td>14</td><td>jtag_wl2bt_pwrup_disable</td><td></td></tr>
<tr><td>15</td><td>jtag_bypass_LV_WRSTN_por</td><td></td></tr>
<tr><td>16</td><td>jtag_BypassPorDelay</td><td></td></tr>
<tr><td>17</td><td>jtag_wpt_resetb_ovr_en</td><td></td></tr>
<tr><td>18</td><td>jtag_wpt_resetb_ovr_val</td><td></td></tr>
<tr><td>19</td><td>jtag_strap_ovrd</td><td></td></tr>
<tr><td>20</td><td>jtag_strap_ovrd_jtag_mode_0</td><td></td></tr>
<tr><td>21</td><td>jtag_strap_ovrd_jtag_mode_1</td><td></td></tr>
<tr><td>22</td><td>jtag_strap_ovrd_host_iface</td><td></td></tr>
<tr><td>23</td><td>jtag_strap_ovrd_trim_en</td><td></td></tr>
<tr><td>24</td><td>jtag_strap_ovrd_rsrc_init_mode_0</td><td></td></tr>
<tr><td>25</td><td>jtag_strap_ovrd_rsrc_init_mode_1</td><td></td></tr>
<tr><td>26</td><td>jtag_dapclk_int_bypass</td><td></td></tr>
<tr><td>27</td><td>jtag_dapclk_int_sel</td><td></td></tr>
<tr><td>28</td><td>jtag_force_int_lpo_sel</td><td></td></tr>
<tr><td>29</td><td>jtag_force_ext_lpo_sel</td><td></td></tr>
<tr><td>30</td><td>jtag_extlpo_ovr_en</td><td></td></tr>
<tr><td>31</td><td>jtag_extlpo_ana_ovr_pu</td><td></td></tr>
<tr><td>32</td><td>jtag_extlpo_dig_ovr_pu</td><td></td></tr>
<tr><td>33</td><td>jtag_extlpo_ctrl_ovr_0</td><td></td></tr>
<tr><td>34</td><td>jtag_extlpo_ctrl_ovr_1</td><td></td></tr>
<tr><td>35</td><td>jtag_extlpo_ctrl_ovr_2</td><td></td></tr>
<tr><td>36</td><td>jtag_extlpo_dig_buf_ds_ovr_0</td><td></td></tr>
<tr><td>37</td><td>jtag_extlpo_dig_buf_ds_ovr_1</td><td></td></tr>
<tr><td>38</td><td>jtag_extlpo_dig_buf_ds_ovr_2</td><td></td></tr>
<tr><td>39</td><td>jtag_extlpo_muxsel_ovr</td><td></td></tr>
<tr><td>40</td><td>jtag_hys_en_trst_l</td><td></td></tr>
<tr><td>41</td><td>jtag_hys_en_tck</td><td></td></tr>
<tr><td>42</td><td>jtag_periph_atpg_mode</td><td></td></tr>
<tr><td>43</td><td>jtag_ForceResetOff_lhl</td><td></td></tr>
<tr><td>44</td><td>jtag_lhl_scan_mode</td><td></td></tr>
<tr><td>45</td><td>jtag_lhl_scan_mode_ovr</td><td></td></tr>
<tr><td>46</td><td>jtag_lhl_slb_en_ovr</td><td></td></tr>
<tr><td>47</td><td>jtag_core_pic_bypass</td><td></td></tr>
<tr><td>48</td><td>jtag_core_pic_bypass_en</td><td></td></tr>
<tr><td>49</td><td>jtag_core_sr_pic_bypass_en</td><td></td></tr>
<tr><td>50</td><td>jtag_core_sbc_in_sr_pic_bypass</td><td></td></tr>
<tr><td>51</td><td>jtag_core_sbc_out_sr_pic_bypass</td><td></td></tr>
<tr><td>52</td><td>jtag_core_sbc_out_func_pic_bypass</td><td></td></tr>
<tr><td>53</td><td>jtag_core_sbc_in_func_pic_bypass</td><td></td></tr>
<tr><td>54</td><td>jtag_core_phy_in_sr_pic_bypass</td><td></td></tr>
<tr><td>55</td><td>jtag_core_phy_out_sr_pic_bypass</td><td></td></tr>
<tr><td>56</td><td>jtag_core_phy_out_func_pic_bypass</td><td></td></tr>
<tr><td>57</td><td>jtag_core_phy_in_func_pic_bypass</td><td></td></tr>
<tr><td>58</td><td>jtag_radio_pic_ovr_en</td><td></td></tr>
<tr><td>59</td><td>jtag_radio_pic_ovr_val</td><td></td></tr>
<tr><td>60</td><td>jtag_sensorhub_iso_en_ovr</td><td></td></tr>
<tr><td>61</td><td>jtag_dft_sensorhub_iso_en_ovr</td><td></td></tr>
<tr><td>62</td><td>jtag_sensorhub_mem_iso_ovr</td><td></td></tr>
<tr><td>63</td><td>jtag_core_sensorhub_in_pic_bypass</td><td></td></tr>
<tr><td>64</td><td>jtag_core_sensorhub_out_pic_bypass</td><td></td></tr>
<tr><td>65</td><td>jtag_core_sensorhub_sr_out_pic_bypass</td><td></td></tr>
<tr><td>66</td><td>jtag_audiohub_iso_en_ovr</td><td></td></tr>
<tr><td>67</td><td>jtag_dft_audiohub_iso_en_ovr</td><td></td></tr>
<tr><td>68</td><td>jtag_audiohub_mem_iso_ovr</td><td></td></tr>
<tr><td>69</td><td>jtag_core_audiohub_in_pic_bypass</td><td></td></tr>
<tr><td>70</td><td>jtag_core_audiohub_out_pic_bypass</td><td></td></tr>
<tr><td>71</td><td>jtag_core_audiohub_sr_out_pic_bypass</td><td></td></tr>
<tr><td>72</td><td>jtag_usb20d_iso_en_ovr</td><td></td></tr>
<tr><td>73</td><td>jtag_dft_usb20d_iso_en_ovr</td><td></td></tr>
<tr><td>74</td><td>jtag_usb20d_mem_iso_ovr</td><td></td></tr>
<tr><td>75</td><td>jtag_core_usb20d_in_pic_bypass</td><td></td></tr>
<tr><td>76</td><td>jtag_core_usb20d_out_pic_bypass</td><td></td></tr>
<tr><td>77</td><td>jtag_core_usb20d_sr_out_pic_bypass</td><td></td></tr>
<tr><td>78</td><td>jtag_emmch_iso_en_ovr</td><td></td></tr>
<tr><td>79</td><td>jtag_dft_emmch_iso_en_ovr</td><td></td></tr>
<tr><td>80</td><td>jtag_emmch_mem_iso_ovr</td><td></td></tr>
<tr><td>81</td><td>jtag_core_emmch_in_pic_bypass</td><td></td></tr>
<tr><td>82</td><td>jtag_core_emmch_out_pic_bypass</td><td></td></tr>
<tr><td>83</td><td>jtag_core_emmch_sr_out_pic_bypass</td><td></td></tr>
<tr><td>84</td><td>jtag_vddb_mem_on_ovr_val</td><td></td></tr>
<tr><td>85</td><td>jtag_vddret_on_ovr_val</td><td></td></tr>
<tr><td>86</td><td>jtag_vddb_cldo_on_ovr_val</td><td></td></tr>
<tr><td>87</td><td>jtag_sram_powsw_en_ovr_val</td><td></td></tr>
<tr><td>88</td><td>jtag_subcore_powsw_en_ovr_val</td><td></td></tr>
<tr><td>89</td><td>jtag_powsw_enable_ovr</td><td></td></tr>
<tr><td>90</td><td>jtag_phy_powsw_en_ovr_val</td><td></td></tr>
<tr><td>91</td><td>jtag_dig_force_pok_on</td><td></td></tr>
<tr><td>92</td><td>jtag_dig_rps_pok_cell_ovr</td><td></td></tr>
<tr><td>93</td><td>jtag_phy1_force_pok_on</td><td></td></tr>
<tr><td>94</td><td>jtag_phy1_rps_pok_cell_ovr</td><td></td></tr>
<tr><td>95</td><td>jtag_audio_powsw_enable_ovr</td><td></td></tr>
<tr><td>96</td><td>jtag_rps_pok_cell_ovr</td><td></td></tr>
<tr><td>97</td><td>jtag_sensorhub_dps_force_off</td><td></td></tr>
<tr><td>98</td><td>jtag_sensorhub_rps_force_off</td><td></td></tr>
<tr><td>99</td><td>jtag_sensorhub_ret_cbuck2vddb_powsw_en_ovr_val</td><td></td></tr>
<tr><td>100</td><td>jtag_sensorhub_ret_retldo2vddb_powsw_en_ovr_val</td><td></td></tr>
<tr><td>101</td><td>jtag_sensorhub_ret_retldo2vddret_powsw_en_ovr_val</td><td></td></tr>
<tr><td>102</td><td>jtag_sensorhub_force_pok_on</td><td></td></tr>
<tr><td>103</td><td>jtag_sensorhub_dps_pwrokin_en_over_val</td><td></td></tr>
<tr><td>104</td><td>jtag_sensorhub_dps_pwronin_en_over_val</td><td></td></tr>
<tr><td>105</td><td>jtag_sensorhub_rps_powsw_en_ovr_val</td><td></td></tr>
<tr><td>106</td><td>jtag_audiohub_dps_force_off</td><td></td></tr>
<tr><td>107</td><td>jtag_audiohub_rps_force_off</td><td></td></tr>
<tr><td>108</td><td>jtag_audiohub_ret_cbuck2vddb_powsw_en_ovr_val</td><td></td></tr>
<tr><td>109</td><td>jtag_audiohub_ret_retldo2vddb_powsw_en_ovr_val</td><td></td></tr>
<tr><td>110</td><td>jtag_audiohub_ret_retldo2vddret_powsw_en_ovr_val</td><td></td></tr>
<tr><td>111</td><td>jtag_audiohub_force_pok_on</td><td></td></tr>
<tr><td>112</td><td>jtag_audiohub_dps_pwrokin_en_over_val</td><td></td></tr>
<tr><td>113</td><td>jtag_audiohub_dps_pwronin_en_over_val</td><td></td></tr>
<tr><td>114</td><td>jtag_audiohub_rps_powsw_en_ovr_val</td><td></td></tr>
<tr><td>115</td><td>jtag_usb20d_force_pok_on</td><td></td></tr>
<tr><td>116</td><td>jtag_usb20d_dps_pwrokin_en_over_val</td><td></td></tr>
<tr><td>117</td><td>jtag_usb20d_dps_pwronin_en_over_val</td><td></td></tr>
<tr><td>118</td><td>jtag_usb20d_rps_powsw_en_ovr_val</td><td></td></tr>
<tr><td>119</td><td>jtag_usb20d_dps_force_off</td><td></td></tr>
<tr><td>120</td><td>jtag_emmch_dps_force_off</td><td></td></tr>
<tr><td>121</td><td>jtag_emmch_force_pok_on</td><td></td></tr>
<tr><td>122</td><td>jtag_emmch_dps_pwrokin_en_over_val</td><td></td></tr>
<tr><td>123</td><td>jtag_emmch_dps_pwronin_en_over_val</td><td></td></tr>
<tr><td>124</td><td>jtag_emmch_rps_powsw_en_ovr_val</td><td></td></tr>
</table>
<h2>JTAG User Register 10</h2>
    Write address: 0xffa3ff3a;  Read Address 0xffabff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>jtag_adc_test_wcal_7</td><td></td></tr>
<tr><td>1</td><td>jtag_adc_test_wcal_8</td><td></td></tr>
<tr><td>2</td><td>jtag_adc_test_wcal_9</td><td></td></tr>
<tr><td>3</td><td>jtag_adc_test_wcal_10</td><td></td></tr>
<tr><td>4</td><td>jtag_adc_test_wcal_11</td><td></td></tr>
<tr><td>5</td><td>jtag_adc_test_wcal_12</td><td></td></tr>
<tr><td>6</td><td>jtag_adc_test_wcal_13</td><td></td></tr>
<tr><td>7</td><td>emmch_jtag_ForceAllClksOn</td><td></td></tr>
<tr><td>8</td><td>emmch_jtag_ForceMemBypass</td><td></td></tr>
<tr><td>9</td><td>emmch_jtag_ForceOvstOn</td><td></td></tr>
<tr><td>10</td><td>emmch_jtag_ForceResetOff</td><td></td></tr>
<tr><td>11</td><td>emmch_jtag_ForceOvstDinVal</td><td></td></tr>
<tr><td>12</td><td>emmch_jtag_ForceMemStby_ovr_en</td><td></td></tr>
<tr><td>13</td><td>emmch_jtag_ForceMemStby</td><td></td></tr>
<tr><td>14</td><td>emmch_jtag_sram_ww</td><td></td></tr>
<tr><td>15</td><td>emmch_jtag_test_mode</td><td></td></tr>
<tr><td>16</td><td>emmch_jtag_scan_mode</td><td></td></tr>
<tr><td>17</td><td>jtag_input_channel_pipeline_bypass</td><td></td></tr>
<tr><td>18</td><td>jtag_output_channel_pipeline_bypass</td><td></td></tr>
<tr><td>19</td><td>jtag_multi_mode_sel</td><td></td></tr>
<tr><td>20</td><td>jtag_elt_tk_mode1</td><td></td></tr>
<tr><td>21</td><td>jtag_elt_tk_mode2</td><td></td></tr>
<tr><td>22</td><td>jtag_sr_overide_disable_enable_ctrl</td><td></td></tr>
<tr><td>23</td><td>jtag_otp_dft_icg_te_enable_ctrl</td><td></td></tr>
<tr><td>24</td><td>jtag_scan_mode_rdig_enable_ctrl</td><td></td></tr>
<tr><td>25</td><td>jtag_rfpll_pfd_ldo_pu</td><td></td></tr>
<tr><td>26</td><td>jtag_rfpll_spare_0</td><td></td></tr>
<tr><td>27</td><td>jtag_rfpll_spare_1</td><td></td></tr>
<tr><td>28</td><td>jtag_rfpll_spare_2</td><td></td></tr>
<tr><td>29</td><td>jtag_rfpll_spare_3</td><td></td></tr>
<tr><td>30</td><td>jtag_rfpll_spare_4</td><td></td></tr>
<tr><td>31</td><td>jtag_rfpll_spare_5</td><td></td></tr>
<tr><td>32</td><td>jtag_rfpll_spare_6</td><td></td></tr>
<tr><td>33</td><td>jtag_rfpll_spare_7</td><td></td></tr>
<tr><td>34</td><td>jtag_rfpll_spare_8</td><td></td></tr>
<tr><td>35</td><td>jtag_rfpll_spare_9</td><td></td></tr>
<tr><td>36</td><td>jtag_rfpll_spare_10</td><td></td></tr>
<tr><td>37</td><td>jtag_lna2g_lna1_out_short_pu</td><td></td></tr>
<tr><td>38</td><td>jtag_lna2g_lna1_out_short_pu_ovr</td><td></td></tr>
<tr><td>39</td><td>jtag_lna2g_lna1_pu</td><td></td></tr>
<tr><td>40</td><td>jtag_lna2g_lna1_pu_ovr</td><td></td></tr>
<tr><td>41</td><td>jtag_lna2g_lna_low_ct</td><td></td></tr>
<tr><td>42</td><td>jtag_lna2g_lna_low_ct_ovr</td><td></td></tr>
<tr><td>43</td><td>jtag_lna2g_tr_rx_en</td><td></td></tr>
<tr><td>44</td><td>jtag_lna2g_tr_rx_en_ovr</td><td></td></tr>
<tr><td>45</td><td>jtag_rfpll_5g_control_ovr</td><td></td></tr>
<tr><td>46</td><td>jtag_rfpll_5g_en</td><td></td></tr>
<tr><td>47</td><td>jtag_rfpll_5g_main_pu</td><td></td></tr>
<tr><td>48</td><td>jtag_rfpll_5g_rst_n</td><td></td></tr>
<tr><td>49</td><td>jtag_rfpll_control_ovr</td><td></td></tr>
<tr><td>50</td><td>jtag_rfpll_main_pu</td><td></td></tr>
<tr><td>51</td><td>jtag_rfpll_rst_n</td><td></td></tr>
<tr><td>52</td><td>jtag_afediv_adc_en</td><td></td></tr>
<tr><td>53</td><td>jtag_afediv_bias_rst</td><td></td></tr>
<tr><td>54</td><td>jtag_afediv_dac_en</td><td></td></tr>
<tr><td>55</td><td>jtag_afediv_div_adc_0</td><td></td></tr>
<tr><td>56</td><td>jtag_afediv_div_adc_1</td><td></td></tr>
<tr><td>57</td><td>jtag_afediv_div_adc_2</td><td></td></tr>
<tr><td>58</td><td>jtag_afediv_div_adc_3</td><td></td></tr>
<tr><td>59</td><td>jtag_afediv_div_adc_4</td><td></td></tr>
<tr><td>60</td><td>jtag_afediv_div_adc_5</td><td></td></tr>
<tr><td>61</td><td>jtag_afediv_div_dac_0</td><td></td></tr>
<tr><td>62</td><td>jtag_afediv_div_dac_1</td><td></td></tr>
<tr><td>63</td><td>jtag_afediv_div_dac_2</td><td></td></tr>
<tr><td>64</td><td>jtag_afediv_div_dac_3</td><td></td></tr>
<tr><td>65</td><td>jtag_afediv_div_dac_4</td><td></td></tr>
<tr><td>66</td><td>jtag_afediv_div_dac_5</td><td></td></tr>
<tr><td>67</td><td>jtag_afediv_rst_en</td><td></td></tr>
<tr><td>68</td><td>jtag_rx5g_ldo_ctrl_ovr</td><td></td></tr>
<tr><td>69</td><td>jtag_rx5g_ldo_pu</td><td></td></tr>
<tr><td>70</td><td>jtag_rfpll_5g_pfd_ldo_bias_rst</td><td></td></tr>
<tr><td>71</td><td>jtag_rfpll_5g_pfd_ldo_pu</td><td></td></tr>
<tr><td>72</td><td>jtag_rfpll_en</td><td></td></tr>
<tr><td>73</td><td>jtag_rfpll_ovr_0</td><td></td></tr>
<tr><td>74</td><td>jtag_rfpll_ovr_1</td><td></td></tr>
<tr><td>75</td><td>jtag_rfpll_ovr_2</td><td></td></tr>
<tr><td>76</td><td>jtag_rfpll_ovr_3</td><td></td></tr>
<tr><td>77</td><td>jtag_rfpll_ovr_4</td><td></td></tr>
<tr><td>78</td><td>jtag_rfpll_ovr_5</td><td></td></tr>
<tr><td>79</td><td>jtag_rfpll_ovr_6</td><td></td></tr>
<tr><td>80</td><td>jtag_rfpll_ovr_7</td><td></td></tr>
<tr><td>81</td><td>jtag_rfpll_ovr_8</td><td></td></tr>
<tr><td>82</td><td>jtag_rfpll_ovr_9</td><td></td></tr>
<tr><td>83</td><td>jtag_rfpll_ovr_10</td><td></td></tr>
<tr><td>84</td><td>jtag_rfpll_pfd_ldo_bias_rst</td><td></td></tr>
<tr><td>85</td><td>jtag_xtal_doubler_delay_0</td><td></td></tr>
<tr><td>86</td><td>jtag_xtal_doubler_delay_1</td><td></td></tr>
<tr><td>87</td><td>jtag_xtal_doubler_delay_2</td><td></td></tr>
<tr><td>88</td><td>jtag_xtal_out_pu_0</td><td></td></tr>
<tr><td>89</td><td>jtag_xtal_out_pu_1</td><td></td></tr>
<tr><td>90</td><td>jtag_xtal_out_pu_2</td><td></td></tr>
<tr><td>91</td><td>jtag_xtal_out_pu_3</td><td></td></tr>
<tr><td>92</td><td>jtag_xtal_out_pu_4</td><td></td></tr>
<tr><td>93</td><td>jtag_xtal_out_pu_5</td><td></td></tr>
<tr><td>94</td><td>jtag_xtal_out_pu_6</td><td></td></tr>
<tr><td>95</td><td>jtag_xtal_outbufBBstrg_0</td><td></td></tr>
<tr><td>96</td><td>jtag_xtal_outbufBBstrg_1</td><td></td></tr>
<tr><td>97</td><td>jtag_xtal_outbufBBstrg_2</td><td></td></tr>
<tr><td>98</td><td>jtag_xtal_outbufBBstrg_3</td><td></td></tr>
<tr><td>99</td><td>jtag_xtal_outbufBTstrg_0</td><td></td></tr>
<tr><td>100</td><td>jtag_xtal_outbufBTstrg_1</td><td></td></tr>
<tr><td>101</td><td>jtag_xtal_outbufBTstrg_2</td><td></td></tr>
<tr><td>102</td><td>jtag_xtal_outbufBTstrg_3</td><td></td></tr>
<tr><td>103</td><td>jtag_xtal_outbufGCIstrg_0</td><td></td></tr>
<tr><td>104</td><td>jtag_xtal_outbufGCIstrg_1</td><td></td></tr>
<tr><td>105</td><td>jtag_xtal_outbufGCIstrg_2</td><td></td></tr>
<tr><td>106</td><td>jtag_xtal_outbufGCIstrg_3</td><td></td></tr>
<tr><td>107</td><td>jtag_xtal_outbufOFFCHIPstrg_0</td><td></td></tr>
<tr><td>108</td><td>jtag_xtal_outbufOFFCHIPstrg_1</td><td></td></tr>
<tr><td>109</td><td>jtag_xtal_outbufOFFCHIPstrg_2</td><td></td></tr>
<tr><td>110</td><td>jtag_xtal_outbufOFFCHIPstrg_3</td><td></td></tr>
<tr><td>111</td><td>jtag_xtal_outbufPFDstrg_0</td><td></td></tr>
<tr><td>112</td><td>jtag_xtal_outbufPFDstrg_1</td><td></td></tr>
<tr><td>113</td><td>jtag_xtal_outbufPFDstrg_2</td><td></td></tr>
<tr><td>114</td><td>jtag_xtal_outbufPFDstrg_3</td><td></td></tr>
<tr><td>115</td><td>jtag_xtal_outbufRCCALstrg_0</td><td></td></tr>
<tr><td>116</td><td>jtag_xtal_outbufRCCALstrg_1</td><td></td></tr>
<tr><td>117</td><td>jtag_xtal_outbufRCCALstrg_2</td><td></td></tr>
<tr><td>118</td><td>jtag_xtal_outbufRCCALstrg_3</td><td></td></tr>
<tr><td>119</td><td>jtag_xtal_outbufbtfmdigstrg_0</td><td></td></tr>
<tr><td>120</td><td>jtag_xtal_outbufbtfmdigstrg_1</td><td></td></tr>
<tr><td>121</td><td>jtag_xtal_outbufbtfmdigstrg_2</td><td></td></tr>
<tr><td>122</td><td>jtag_xtal_outbufbtfmdigstrg_3</td><td></td></tr>
<tr><td>123</td><td>jtag_xtal_outbufcalstrg_0</td><td></td></tr>
<tr><td>124</td><td>jtag_xtal_outbufcalstrg_1</td><td></td></tr>
<tr><td>125</td><td>jtag_xtal_outbufcalstrg_2</td><td></td></tr>
<tr><td>126</td><td>jtag_xtal_outbufcalstrg_3</td><td></td></tr>
<tr><td>127</td><td>jtag_xtal_outbufserdesstrg_0</td><td></td></tr>
</table>
<h2>JTAG User Register 11</h2>
    Write address: 0xffb3ff3a;  Read Address 0xffbbff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>jtag_xtal_outbufserdesstrg_1</td><td></td></tr>
<tr><td>1</td><td>jtag_xtal_outbufserdesstrg_2</td><td></td></tr>
<tr><td>2</td><td>jtag_xtal_outbufserdesstrg_3</td><td></td></tr>
<tr><td>3</td><td>jtag_xtal_spare_0</td><td></td></tr>
<tr><td>4</td><td>jtag_xtal_spare_1</td><td></td></tr>
<tr><td>5</td><td>jtag_xtal_spare_2</td><td></td></tr>
<tr><td>6</td><td>jtag_xtal_spare_3</td><td></td></tr>
<tr><td>7</td><td>jtag_xtal_spare_4</td><td></td></tr>
<tr><td>8</td><td>jtag_xtal_spare_5</td><td></td></tr>
<tr><td>9</td><td>jtag_xtal_spare_6</td><td></td></tr>
<tr><td>10</td><td>jtag_xtal_spare_7</td><td></td></tr>
<tr><td>11</td><td>jtag_xtal_coresize_nmos_0</td><td></td></tr>
<tr><td>12</td><td>jtag_xtal_coresize_nmos_1</td><td></td></tr>
<tr><td>13</td><td>jtag_xtal_coresize_nmos_2</td><td></td></tr>
<tr><td>14</td><td>jtag_xtal_coresize_nmos_3</td><td></td></tr>
<tr><td>15</td><td>jtag_xtal_coresize_nmos_4</td><td></td></tr>
<tr><td>16</td><td>jtag_xtal_coresize_nmos_5</td><td></td></tr>
<tr><td>17</td><td>jtag_xtal_coresize_pmos_0</td><td></td></tr>
<tr><td>18</td><td>jtag_xtal_coresize_pmos_1</td><td></td></tr>
<tr><td>19</td><td>jtag_xtal_coresize_pmos_2</td><td></td></tr>
<tr><td>20</td><td>jtag_xtal_coresize_pmos_3</td><td></td></tr>
<tr><td>21</td><td>jtag_xtal_coresize_pmos_4</td><td></td></tr>
<tr><td>22</td><td>jtag_xtal_coresize_pmos_5</td><td></td></tr>
<tr><td>23</td><td>jtag_xtal_bias_adj_0</td><td></td></tr>
<tr><td>24</td><td>jtag_xtal_bias_adj_1</td><td></td></tr>
<tr><td>25</td><td>jtag_xtal_bias_adj_2</td><td></td></tr>
<tr><td>26</td><td>jtag_xtal_bias_adj_3</td><td></td></tr>
<tr><td>27</td><td>jtag_xtal_bias_adj_4</td><td></td></tr>
<tr><td>28</td><td>jtag_xtal_bias_adj_5</td><td></td></tr>
<tr><td>29</td><td>jtag_xtal_core_buf_ds_0</td><td></td></tr>
<tr><td>30</td><td>jtag_xtal_core_buf_ds_1</td><td></td></tr>
<tr><td>31</td><td>jtag_xtal_core_buf_ds_2</td><td></td></tr>
<tr><td>32</td><td>jtag_xtal_core_buf_ds_3</td><td></td></tr>
<tr><td>33</td><td>jtag_xtal_outbufwlandigstrg_0</td><td></td></tr>
<tr><td>34</td><td>jtag_xtal_outbufwlandigstrg_1</td><td></td></tr>
<tr><td>35</td><td>jtag_xtal_outbufwlandigstrg_2</td><td></td></tr>
<tr><td>36</td><td>jtag_xtal_outbufwlandigstrg_3</td><td></td></tr>
<tr><td>37</td><td>jtag_xtal_pu_BT</td><td></td></tr>
<tr><td>38</td><td>jtag_xtal_pu_OFFCHIP</td><td></td></tr>
<tr><td>39</td><td>jtag_xtal_pu_bb</td><td></td></tr>
<tr><td>40</td><td>jtag_xtal_pu_caldrv</td><td></td></tr>
<tr><td>41</td><td>jtag_xtal_pu_core</td><td></td></tr>
<tr><td>42</td><td>jtag_xtal_pu_core_buf</td><td></td></tr>
<tr><td>43</td><td>jtag_xtal_pu_pfddrv</td><td></td></tr>
<tr><td>44</td><td>jtag_xtal_pu_serdes</td><td></td></tr>
<tr><td>45</td><td>jtag_xtal_rcal_0</td><td></td></tr>
<tr><td>46</td><td>jtag_xtal_rcal_1</td><td></td></tr>
<tr><td>47</td><td>jtag_xtal_rcal_2</td><td></td></tr>
<tr><td>48</td><td>jtag_xtal_rcal_3</td><td></td></tr>
<tr><td>49</td><td>jtag_xtal_rcal_4</td><td></td></tr>
<tr><td>50</td><td>jtag_xtal_rcal_5</td><td></td></tr>
<tr><td>51</td><td>jtag_xtal_control_ovr</td><td></td></tr>
<tr><td>52</td><td>jtag_xtal_doubler_pu</td><td></td></tr>
<tr><td>53</td><td>jtag_xtal_sel_bias_res_0</td><td></td></tr>
<tr><td>54</td><td>jtag_xtal_sel_bias_res_1</td><td></td></tr>
<tr><td>55</td><td>jtag_xtal_sel_bias_res_2</td><td></td></tr>
<tr><td>56</td><td>jtag_xtal_supply_pu</td><td></td></tr>
<tr><td>57</td><td>jtag_xt_res_bypass_0</td><td></td></tr>
<tr><td>58</td><td>jtag_xt_res_bypass_1</td><td></td></tr>
<tr><td>59</td><td>jtag_xt_res_bypass_2</td><td></td></tr>
<tr><td>60</td><td>jtag_ForceMemPda_ovr_en</td><td></td></tr>
<tr><td>61</td><td>jtag_ForceMemPda_ovr_val</td><td></td></tr>
<tr><td>62</td><td>jtag_PDmemPortB_disable</td><td></td></tr>
<tr><td>63</td><td>jtag_force_pda_ovr_en</td><td></td></tr>
<tr><td>64</td><td>jtag_forcememPM_ovr_en</td><td></td></tr>
<tr><td>65</td><td>jtag_forcememPM_ovr_0</td><td></td></tr>
<tr><td>66</td><td>jtag_forcememPM_ovr_1</td><td></td></tr>
<tr><td>67</td><td>jtag_forcememISO_ovr</td><td></td></tr>
<tr><td>68</td><td>jtag_sram_tm_0</td><td></td></tr>
<tr><td>69</td><td>jtag_sram_tm_1</td><td></td></tr>
<tr><td>70</td><td>jtag_sram_tm_2</td><td></td></tr>
<tr><td>71</td><td>jtag_sram_tm_3</td><td></td></tr>
<tr><td>72</td><td>jtag_sram_tm_4</td><td></td></tr>
<tr><td>73</td><td>jtag_sram_tm_5</td><td></td></tr>
<tr><td>74</td><td>jtag_sram_tm_6</td><td></td></tr>
<tr><td>75</td><td>jtag_sram_tm_7</td><td></td></tr>
<tr><td>76</td><td>jtag_rom_tm_0</td><td></td></tr>
<tr><td>77</td><td>jtag_rom_tm_1</td><td></td></tr>
<tr><td>78</td><td>jtag_rom_tm_2</td><td></td></tr>
<tr><td>79</td><td>jtag_rom_tm_3</td><td></td></tr>
<tr><td>80</td><td>jtag_rom_tm_4</td><td></td></tr>
<tr><td>81</td><td>jtag_rom_tm_5</td><td></td></tr>
<tr><td>82</td><td>jtag_rom_tm_6</td><td></td></tr>
<tr><td>83</td><td>jtag_sram_ww</td><td></td></tr>
<tr><td>84</td><td>jtag_mem_bypass</td><td></td></tr>
<tr><td>85</td><td>jtag_pkill_ovr_en</td><td></td></tr>
<tr><td>86</td><td>jtag_pkill_ovr_val</td><td></td></tr>
<tr><td>87</td><td>jtag_serdes_pipe_PCLK_byp</td><td></td></tr>
<tr><td>88</td><td>jtag_fast_cap_dot11mac_clk</td><td></td></tr>
<tr><td>89</td><td>jtag_fast_cap_avbclk</td><td></td></tr>
<tr><td>90</td><td>jtag_fast_clk_sel_adc_dac_clk</td><td></td></tr>
<tr><td>91</td><td>jtag_fast_cap_mode_adc_clk</td><td></td></tr>
<tr><td>92</td><td>jtag_fast_cap_mode_dac_clk</td><td></td></tr>
<tr><td>93</td><td>jtag_fast_cap_pmu_ht_clk</td><td></td></tr>
<tr><td>94</td><td>jtag_fast_cap_pmu_lq_clk</td><td></td></tr>
<tr><td>95</td><td>jtag_fast_cap_pmu_alp_clk</td><td></td></tr>
<tr><td>96</td><td>jtag_fast_cap_mode_seci_clk</td><td></td></tr>
<tr><td>97</td><td>jtag_fast_cap_sr_clk</td><td></td></tr>
<tr><td>98</td><td>jtag_fast_cap_bt2wlahb_clk</td><td></td></tr>
<tr><td>99</td><td>jtag_fast_cap_bt_smem_clk</td><td></td></tr>
<tr><td>100</td><td>jtag_fast_cap_sdio_clk</td><td></td></tr>
<tr><td>101</td><td>jtag_fast_cap_sdio_aos_clk</td><td></td></tr>
<tr><td>102</td><td>jtag_fast_clk_sel_mac_clk</td><td></td></tr>
<tr><td>103</td><td>jtag_fast_cap_xtal_clk</td><td></td></tr>
<tr><td>104</td><td>jtag_fast_cap_xtal_scan_clk</td><td></td></tr>
<tr><td>105</td><td>jtag_fast_cap_din_armcm3_tck</td><td></td></tr>
<tr><td>106</td><td>jtag_fast_cap_din_cc_tck</td><td></td></tr>
<tr><td>107</td><td>jtag_fast_cap_gci_clk</td><td></td></tr>
<tr><td>108</td><td>jtag_fast_cap_cc_scan_clk</td><td></td></tr>
<tr><td>109</td><td>jtag_fast_cap_core_alp_clk_patch</td><td></td></tr>
<tr><td>110</td><td>jtag_fast_cap_ext_lpo_clk</td><td></td></tr>
<tr><td>111</td><td>jtag_fast_cap_backplane_clk</td><td></td></tr>
<tr><td>112</td><td>jtag_dft_spare_0</td><td></td></tr>
<tr><td>113</td><td>jtag_dft_spare_1</td><td></td></tr>
<tr><td>114</td><td>jtag_dft_spare_2</td><td></td></tr>
<tr><td>115</td><td>jtag_dft_spare_3</td><td></td></tr>
<tr><td>116</td><td>jtag_dft_spare_4</td><td></td></tr>
<tr><td>117</td><td>jtag_dft_spare_5</td><td></td></tr>
<tr><td>118</td><td>jtag_dft_spare_6</td><td></td></tr>
<tr><td>119</td><td>jtag_dft_spare_7</td><td></td></tr>
<tr><td>120</td><td>jtag_pmu_seq_byp_mask_0</td><td></td></tr>
<tr><td>121</td><td>jtag_pmu_seq_byp_mask_1</td><td></td></tr>
<tr><td>122</td><td>jtag_pmu_seq_byp_mask_2</td><td></td></tr>
<tr><td>123</td><td>jtag_pmu_seq_byp_mask_3</td><td></td></tr>
<tr><td>124</td><td>jtag_pmu_seq_byp_mask_4</td><td></td></tr>
<tr><td>125</td><td>jtag_pmu_seq_byp_mask_5</td><td></td></tr>
<tr><td>126</td><td>jtag_pmu_seq_byp_mask_6</td><td></td></tr>
<tr><td>127</td><td>jtag_pmu_seq_byp_mask_7</td><td></td></tr>
</table>
<h2>JTAG User Register 12</h2>
    Write address: 0xffc3ff3a;  Read Address 0xffcbff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>jtag_pmu_seq_byp_mask_8</td><td></td></tr>
<tr><td>1</td><td>jtag_pmu_seq_byp_mask_9</td><td></td></tr>
<tr><td>2</td><td>jtag_pmu_seq_byp_mask_10</td><td></td></tr>
<tr><td>3</td><td>jtag_pmu_seq_byp_mask_11</td><td></td></tr>
<tr><td>4</td><td>jtag_pmu_seq_byp_mask_12</td><td></td></tr>
<tr><td>5</td><td>jtag_pmu_seq_byp_mask_13</td><td></td></tr>
<tr><td>6</td><td>jtag_pmu_seq_byp_mask_14</td><td></td></tr>
<tr><td>7</td><td>jtag_pmu_seq_byp_mask_15</td><td></td></tr>
<tr><td>8</td><td>jtag_pmu_seq_byp_mask_16</td><td></td></tr>
<tr><td>9</td><td>jtag_pmu_seq_byp_mask_17</td><td></td></tr>
<tr><td>10</td><td>jtag_pmu_seq_byp_mask_18</td><td></td></tr>
<tr><td>11</td><td>jtag_pmu_seq_byp_mask_19</td><td></td></tr>
<tr><td>12</td><td>jtag_pmu_seq_byp_mask_20</td><td></td></tr>
<tr><td>13</td><td>jtag_pmu_seq_byp_mask_21</td><td></td></tr>
<tr><td>14</td><td>jtag_pmu_seq_byp_mask_22</td><td></td></tr>
<tr><td>15</td><td>jtag_pmu_seq_byp_mask_23</td><td></td></tr>
<tr><td>16</td><td>jtag_pmu_seq_byp_mask_24</td><td></td></tr>
<tr><td>17</td><td>jtag_pmu_seq_byp_mask_25</td><td></td></tr>
<tr><td>18</td><td>jtag_pmu_seq_byp_mask_26</td><td></td></tr>
<tr><td>19</td><td>jtag_pmu_seq_byp_mask_27</td><td></td></tr>
<tr><td>20</td><td>jtag_pmu_seq_byp_mask_28</td><td></td></tr>
<tr><td>21</td><td>jtag_pmu_seq_byp_mask_29</td><td></td></tr>
<tr><td>22</td><td>jtag_pmu_seq_byp_mask_30</td><td></td></tr>
<tr><td>23</td><td>jtag2lhl_udr_4</td><td></td></tr>
<tr><td>24</td><td>jtag2lhl_udr_3</td><td></td></tr>
<tr><td>25</td><td>jtag2lhl_udr_2</td><td></td></tr>
<tr><td>26</td><td>jtag2lhl_udr_1</td><td></td></tr>
<tr><td>27</td><td>jtag2lhl_udr_0</td><td></td></tr>
<tr><td>28</td><td>jtag_ams_ASR_adj_4</td><td></td></tr>
<tr><td>29</td><td>jtag_ams_ASR_adj_3</td><td></td></tr>
<tr><td>30</td><td>jtag_ams_ASR_adj_2</td><td></td></tr>
<tr><td>31</td><td>jtag_ams_ASR_adj_1</td><td></td></tr>
<tr><td>32</td><td>jtag_ams_ASR_adj_0</td><td></td></tr>
<tr><td>33</td><td>jtag_ams_ASR_adj_ovr_en</td><td></td></tr>
<tr><td>34</td><td>jtag_ams_ASR_Clk4M_dis</td><td></td></tr>
<tr><td>35</td><td>jtag_ams_ASR_Clk4M_dis_ovr_en</td><td></td></tr>
<tr><td>36</td><td>jtag_ams_ASR_Lppfmcomp_en</td><td></td></tr>
<tr><td>37</td><td>jtag_ams_ASR_Lppfmcomp_en_ovr_en</td><td></td></tr>
<tr><td>38</td><td>jtag_ams_ASR_manual_mode</td><td></td></tr>
<tr><td>39</td><td>jtag_ams_ASR_manual_mode_ovr_en</td><td></td></tr>
<tr><td>40</td><td>jtag_ams_ASR_mode_sel</td><td></td></tr>
<tr><td>41</td><td>jtag_ams_ASR_mode_sel_ovr_en</td><td></td></tr>
<tr><td>42</td><td>jtag_ams_ASR_Overi_dis</td><td></td></tr>
<tr><td>43</td><td>jtag_ams_ASR_Overi_dis_ovr_en</td><td></td></tr>
<tr><td>44</td><td>jtag_ams_ASR_trimadj_3</td><td></td></tr>
<tr><td>45</td><td>jtag_ams_ASR_trimadj_2</td><td></td></tr>
<tr><td>46</td><td>jtag_ams_ASR_trimadj_1</td><td></td></tr>
<tr><td>47</td><td>jtag_ams_ASR_trimadj_0</td><td></td></tr>
<tr><td>48</td><td>jtag_ams_ASR_trimadj_ovr_en</td><td></td></tr>
<tr><td>49</td><td>jtag_ams_CSR_adj_4</td><td></td></tr>
<tr><td>50</td><td>jtag_ams_CSR_adj_3</td><td></td></tr>
<tr><td>51</td><td>jtag_ams_CSR_adj_2</td><td></td></tr>
<tr><td>52</td><td>jtag_ams_CSR_adj_1</td><td></td></tr>
<tr><td>53</td><td>jtag_ams_CSR_adj_0</td><td></td></tr>
<tr><td>54</td><td>jtag_ams_CSR_adj_ovr_en</td><td></td></tr>
<tr><td>55</td><td>jtag_ams_CSR_Clk4M_dis</td><td></td></tr>
<tr><td>56</td><td>jtag_ams_CSR_Clk4M_dis_ovr_en</td><td></td></tr>
<tr><td>57</td><td>jtag_ams_CSR_Lppfmcomp_en</td><td></td></tr>
<tr><td>58</td><td>jtag_ams_CSR_Lppfmcomp_en_ovr_en</td><td></td></tr>
<tr><td>59</td><td>jtag_ams_CSR_manual_mode</td><td></td></tr>
<tr><td>60</td><td>jtag_ams_CSR_manual_mode_ovr_en</td><td></td></tr>
<tr><td>61</td><td>jtag_ams_CSR_mode_sel</td><td></td></tr>
<tr><td>62</td><td>jtag_ams_CSR_mode_sel_ovr_en</td><td></td></tr>
<tr><td>63</td><td>jtag_ams_CSR_Overi_dis</td><td></td></tr>
<tr><td>64</td><td>jtag_ams_CSR_Overi_dis_ovr_en</td><td></td></tr>
<tr><td>65</td><td>jtag_ams_CSR_PFM_Pwr_slice_en_2</td><td></td></tr>
<tr><td>66</td><td>jtag_ams_CSR_PFM_Pwr_slice_en_1</td><td></td></tr>
<tr><td>67</td><td>jtag_ams_CSR_PFM_Pwr_slice_en_0</td><td></td></tr>
<tr><td>68</td><td>jtag_ams_CSR_PFM_Pwr_slice_en_ovr_en</td><td></td></tr>
<tr><td>69</td><td>jtag_ams_CSR_trim_adj_3</td><td></td></tr>
<tr><td>70</td><td>jtag_ams_CSR_trim_adj_2</td><td></td></tr>
<tr><td>71</td><td>jtag_ams_CSR_trim_adj_1</td><td></td></tr>
<tr><td>72</td><td>jtag_ams_CSR_trim_adj_0</td><td></td></tr>
<tr><td>73</td><td>jtag_ams_CSR_trim_adj_ovr_en</td><td></td></tr>
<tr><td>74</td><td>jtag_ams_vmux_asr_sel</td><td></td></tr>
<tr><td>75</td><td>jtag_ams_vmux_asr_sel_ovr_en</td><td></td></tr>
<tr><td>76</td><td>jtag_ams_btreg_on_dis</td><td></td></tr>
<tr><td>77</td><td>jtag_ams_btreg_on_dis_ovr_en</td><td></td></tr>
<tr><td>78</td><td>jtag_ams_bypass_scan</td><td></td></tr>
<tr><td>79</td><td>jtag_ams_hpbg_chop_dis</td><td></td></tr>
<tr><td>80</td><td>jtag_ams_hpbg_chop_dis_ovr_en</td><td></td></tr>
<tr><td>81</td><td>jtag_ams_hpbg_pu</td><td></td></tr>
<tr><td>82</td><td>jtag_ams_hpbg_pu_ovr_en</td><td></td></tr>
<tr><td>83</td><td>jtag_ams_lp_mode</td><td></td></tr>
<tr><td>84</td><td>jtag_ams_lp_mode_ovr_en</td><td></td></tr>
<tr><td>85</td><td>jtag_ams_spare1</td><td></td></tr>
<tr><td>86</td><td>jtag_ams_spare1_ovr_en</td><td></td></tr>
<tr><td>87</td><td>jtag_ams_spare2</td><td></td></tr>
<tr><td>88</td><td>jtag_ams_spare2_ovr_en</td><td></td></tr>
<tr><td>89</td><td>jtag_ams_spare3_1</td><td></td></tr>
<tr><td>90</td><td>jtag_ams_spare3_0</td><td></td></tr>
<tr><td>91</td><td>jtag_ams_spare3_ovr_en</td><td></td></tr>
<tr><td>92</td><td>jtag_ams_spare4_3</td><td></td></tr>
<tr><td>93</td><td>jtag_ams_spare4_2</td><td></td></tr>
<tr><td>94</td><td>jtag_ams_spare4_1</td><td></td></tr>
<tr><td>95</td><td>jtag_ams_spare4_0</td><td></td></tr>
<tr><td>96</td><td>jtag_ams_spare4_ovr_en</td><td></td></tr>
<tr><td>97</td><td>jtag_ams_SRBG_ref_sel</td><td></td></tr>
<tr><td>98</td><td>jtag_ams_SRBG_ref_sel_ovr_en</td><td></td></tr>
<tr><td>99</td><td>jtag_ams_top_pwrsw</td><td></td></tr>
<tr><td>100</td><td>jtag_ams_top_pwrsw_ovr_en</td><td></td></tr>
<tr><td>101</td><td>jtag_ams_top_slb</td><td></td></tr>
<tr><td>102</td><td>jtag_ams_top_slb_ovr_en</td><td></td></tr>
<tr><td>103</td><td>jtag_ams_top_sleep</td><td></td></tr>
<tr><td>104</td><td>jtag_ams_top_sleep_ovr_en</td><td></td></tr>
<tr><td>105</td><td>jtag_ams_ulbg_dis</td><td></td></tr>
<tr><td>106</td><td>jtag_ams_ulbg_dis_ovr_en</td><td></td></tr>
<tr><td>107</td><td>jtag_ams_hvldo1p8_dis</td><td></td></tr>
<tr><td>108</td><td>jtag_ams_hvldo1p8_dis_ovr_en</td><td></td></tr>
<tr><td>109</td><td>jtag_ams_Vddc_sw_dis</td><td></td></tr>
<tr><td>110</td><td>jtag_ams_Vddc_sw_dis_ovr_en</td><td></td></tr>
<tr><td>111</td><td>jtag_ams_wl_din_sel_ovr_en</td><td></td></tr>
<tr><td>112</td><td>jtag_ams_wlreg_on_dis</td><td></td></tr>
<tr><td>113</td><td>jtag_ams_wlreg_on_dis_ovr_en</td><td></td></tr>
<tr><td>114</td><td>i_btrf_minipmu_jtag_ovr_en</td><td></td></tr>
<tr><td>115</td><td>i_btrf_minipmu_jtag_ovr_ctrl_0</td><td></td></tr>
<tr><td>116</td><td>i_btrf_minipmu_jtag_ovr_ctrl_1</td><td></td></tr>
<tr><td>117</td><td>i_btrf_minipmu_jtag_ovr_ctrl_2</td><td></td></tr>
<tr><td>118</td><td>i_btrf_minipmu_jtag_ovr_ctrl_3</td><td></td></tr>
<tr><td>119</td><td>i_btrf_minipmu_jtag_ovr_ctrl_4</td><td></td></tr>
<tr><td>120</td><td>i_btrf_minipmu_jtag_ovr_ctrl_5</td><td></td></tr>
<tr><td>121</td><td>i_btrf_minipmu_jtag_ovr_ctrl_6</td><td></td></tr>
<tr><td>122</td><td>i_btrf_minipmu_jtag_ovr_ctrl_7</td><td></td></tr>
<tr><td>123</td><td>i_btrf_minipmu_jtag_ovr_ctrl_8</td><td></td></tr>
<tr><td>124</td><td>i_btrf_minipmu_jtag_ovr_ctrl_9</td><td></td></tr>
<tr><td>125</td><td>i_btrf_minipmu_jtag_ovr_ctrl_10</td><td></td></tr>
<tr><td>126</td><td>i_btrf_minipmu_jtag_ovr_ctrl_11</td><td></td></tr>
<tr><td>127</td><td>i_btrf_minipmu_jtag_ovr_ctrl_12</td><td></td></tr>
</table>
<h2>JTAG User Register 13</h2>
    Write address: 0xffd3ff3a;  Read Address 0xffdbff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>i_btrf_minipmu_jtag_ovr_ctrl_13</td><td></td></tr>
<tr><td>1</td><td>i_btrf_minipmu_jtag_ovr_ctrl_14</td><td></td></tr>
<tr><td>2</td><td>i_btrf_minipmu_jtag_ovr_ctrl_15</td><td></td></tr>
<tr><td>3</td><td>i_btrf_minipmu_jtag_ovr_ctrl_16</td><td></td></tr>
<tr><td>4</td><td>i_btrf_minipmu_jtag_ovr_ctrl_17</td><td></td></tr>
<tr><td>5</td><td>i_btrf_minipmu_jtag_ovr_ctrl_18</td><td></td></tr>
<tr><td>6</td><td>i_btrf_minipmu_jtag_ovr_ctrl_19</td><td></td></tr>
<tr><td>7</td><td>i_btrf_minipmu_jtag_ovr_ctrl_20</td><td></td></tr>
<tr><td>8</td><td>i_btrf_minipmu_jtag_ovr_ctrl_21</td><td></td></tr>
<tr><td>9</td><td>i_btrf_minipmu_jtag_ovr_ctrl_22</td><td></td></tr>
<tr><td>10</td><td>i_btrf_minipmu_jtag_ovr_ctrl_23</td><td></td></tr>
<tr><td>11</td><td>i_btrf_minipmu_jtag_ovr_ctrl_24</td><td></td></tr>
<tr><td>12</td><td>i_btrf_minipmu_jtag_ovr_ctrl_25</td><td></td></tr>
<tr><td>13</td><td>i_btrf_minipmu_jtag_ovr_ctrl_26</td><td></td></tr>
<tr><td>14</td><td>i_btrf_minipmu_jtag_ovr_ctrl_27</td><td></td></tr>
<tr><td>15</td><td>i_btrf_minipmu_jtag_ovr_ctrl_28</td><td></td></tr>
<tr><td>16</td><td>i_btrf_minipmu_jtag_ovr_ctrl_29</td><td></td></tr>
<tr><td>17</td><td>i_btrf_minipmu_jtag_ovr_ctrl_30</td><td></td></tr>
<tr><td>18</td><td>i_btrf_minipmu_jtag_ovr_ctrl_31</td><td></td></tr>
<tr><td>19</td><td>i_btrf_minipmu_jtag_ovr_ctrl_32</td><td></td></tr>
<tr><td>20</td><td>i_btrf_minipmu_jtag_ovr_ctrl_33</td><td></td></tr>
<tr><td>21</td><td>i_btrf_minipmu_jtag_ovr_ctrl_34</td><td></td></tr>
<tr><td>22</td><td>i_btrf_minipmu_jtag_ovr_ctrl_35</td><td></td></tr>
<tr><td>23</td><td>i_btrf_minipmu_jtag_ovr_ctrl_36</td><td></td></tr>
<tr><td>24</td><td>i_btrf_minipmu_jtag_ovr_ctrl_37</td><td></td></tr>
<tr><td>25</td><td>i_btrf_minipmu_jtag_ovr_ctrl_38</td><td></td></tr>
<tr><td>26</td><td>i_btrf_minipmu_jtag_ovr_ctrl_39</td><td></td></tr>
<tr><td>27</td><td>i_btrf_minipmu_jtag_ovr_ctrl_40</td><td></td></tr>
<tr><td>28</td><td>i_btrf_minipmu_jtag_ovr_ctrl_41</td><td></td></tr>
<tr><td>29</td><td>i_btrf_minipmu_jtag_ovr_ctrl_42</td><td></td></tr>
<tr><td>30</td><td>i_btrf_minipmu_jtag_ovr_ctrl_43</td><td></td></tr>
<tr><td>31</td><td>i_btrf_minipmu_jtag_ovr_ctrl_44</td><td></td></tr>
<tr><td>32</td><td>i_btrf_minipmu_jtag_ovr_ctrl_45</td><td></td></tr>
<tr><td>33</td><td>i_btrf_minipmu_jtag_ovr_ctrl_46</td><td></td></tr>
<tr><td>34</td><td>i_btrf_minipmu_jtag_ovr_ctrl_47</td><td></td></tr>
<tr><td>35</td><td>i_btrf_minipmu_jtag_ovr_ctrl_48</td><td></td></tr>
<tr><td>36</td><td>i_btrf_minipmu_jtag_ovr_ctrl_49</td><td></td></tr>
<tr><td>37</td><td>i_btrf_minipmu_jtag_ovr_ctrl_50</td><td></td></tr>
<tr><td>38</td><td>i_btrf_minipmu_jtag_ovr_ctrl_51</td><td></td></tr>
<tr><td>39</td><td>i_btrf_minipmu_jtag_ovr_ctrl_52</td><td></td></tr>
<tr><td>40</td><td>i_btrf_minipmu_jtag_ovr_ctrl_53</td><td></td></tr>
<tr><td>41</td><td>i_btrf_minipmu_jtag_ovr_ctrl_54</td><td></td></tr>
<tr><td>42</td><td>i_btrf_minipmu_jtag_ovr_ctrl_55</td><td></td></tr>
<tr><td>43</td><td>i_btrf_minipmu_jtag_ovr_ctrl_56</td><td></td></tr>
<tr><td>44</td><td>i_btrf_minipmu_jtag_ovr_ctrl_57</td><td></td></tr>
<tr><td>45</td><td>i_btrf_minipmu_jtag_ovr_ctrl_58</td><td></td></tr>
<tr><td>46</td><td>i_btrf_minipmu_jtag_ovr_ctrl_59</td><td></td></tr>
<tr><td>47</td><td>i_btrf_minipmu_jtag_ovr_ctrl_60</td><td></td></tr>
<tr><td>48</td><td>i_btrf_minipmu_jtag_ovr_ctrl_61</td><td></td></tr>
<tr><td>49</td><td>i_btrf_minipmu_jtag_ovr_ctrl_62</td><td></td></tr>
<tr><td>50</td><td>i_btrf_minipmu_jtag_ovr_ctrl_63</td><td></td></tr>
<tr><td>51</td><td>i_btrf_minipmu_jtag_ovr_ctrl_64</td><td></td></tr>
<tr><td>52</td><td>i_btrf_minipmu_jtag_ovr_ctrl_65</td><td></td></tr>
<tr><td>53</td><td>i_btrf_minipmu_jtag_ovr_ctrl_66</td><td></td></tr>
<tr><td>54</td><td>i_btrf_minipmu_jtag_ovr_ctrl_67</td><td></td></tr>
<tr><td>55</td><td>i_btrf_minipmu_jtag_ovr_ctrl_68</td><td></td></tr>
<tr><td>56</td><td>i_btrf_minipmu_jtag_ovr_ctrl_69</td><td></td></tr>
<tr><td>57</td><td>i_btrf_minipmu_jtag_ovr_ctrl_70</td><td></td></tr>
<tr><td>58</td><td>i_btrf_minipmu_jtag_ovr_ctrl_71</td><td></td></tr>
<tr><td>59</td><td>i_btrf_minipmu_jtag_ovr_ctrl_72</td><td></td></tr>
<tr><td>60</td><td>i_btrf_minipmu_jtag_ovr_ctrl_73</td><td></td></tr>
<tr><td>61</td><td>i_btrf_minipmu_jtag_ovr_ctrl_74</td><td></td></tr>
<tr><td>62</td><td>i_btrf_minipmu_jtag_ovr_ctrl_75</td><td></td></tr>
<tr><td>63</td><td>i_btrf_minipmu_jtag_ovr_ctrl_76</td><td></td></tr>
<tr><td>64</td><td>i_btrf_minipmu_jtag_ovr_ctrl_77</td><td></td></tr>
<tr><td>65</td><td>i_btrf_minipmu_jtag_ovr_ctrl_78</td><td></td></tr>
<tr><td>66</td><td>i_btrf_minipmu_jtag_ovr_ctrl_79</td><td></td></tr>
<tr><td>67</td><td>i_btrf_minipmu_jtag_ovr_ctrl_80</td><td></td></tr>
<tr><td>68</td><td>i_btrf_minipmu_jtag_ovr_ctrl_81</td><td></td></tr>
<tr><td>69</td><td>i_btrf_minipmu_jtag_ovr_ctrl_82</td><td></td></tr>
<tr><td>70</td><td>i_btrf_minipmu_jtag_ovr_ctrl_83</td><td></td></tr>
<tr><td>71</td><td>i_btrf_minipmu_jtag_ovr_ctrl_84</td><td></td></tr>
<tr><td>72</td><td>i_btrf_minipmu_jtag_ovr_ctrl_85</td><td></td></tr>
<tr><td>73</td><td>i_btrf_minipmu_jtag_ovr_ctrl_86</td><td></td></tr>
<tr><td>74</td><td>i_btrf_minipmu_jtag_ovr_ctrl_87</td><td></td></tr>
<tr><td>75</td><td>i_btrf_minipmu_jtag_ovr_ctrl_88</td><td></td></tr>
<tr><td>76</td><td>i_btrf_minipmu_jtag_ovr_ctrl_89</td><td></td></tr>
<tr><td>77</td><td>i_btrf_minipmu_jtag_ovr_ctrl_90</td><td></td></tr>
<tr><td>78</td><td>i_btrf_minipmu_jtag_ovr_ctrl_91</td><td></td></tr>
<tr><td>79</td><td>i_btrf_minipmu_jtag_ovr_ctrl_92</td><td></td></tr>
<tr><td>80</td><td>i_btrf_minipmu_jtag_ovr_ctrl_93</td><td></td></tr>
<tr><td>81</td><td>i_btrf_minipmu_jtag_ovr_ctrl_94</td><td></td></tr>
<tr><td>82</td><td>i_btrf_minipmu_jtag_ovr_ctrl_95</td><td></td></tr>
<tr><td>83</td><td>i_btrf_minipmu_jtag_ovr_ctrl_96</td><td></td></tr>
<tr><td>84</td><td>i_btrf_minipmu_jtag_ovr_ctrl_97</td><td></td></tr>
<tr><td>85</td><td>i_btrf_minipmu_jtag_ovr_ctrl_98</td><td></td></tr>
<tr><td>86</td><td>i_btrf_minipmu_jtag_ovr_ctrl_99</td><td></td></tr>
<tr><td>87</td><td>i_btrf_minipmu_jtag_ovr_ctrl_100</td><td></td></tr>
<tr><td>88</td><td>i_btrf_minipmu_jtag_ovr_ctrl_101</td><td></td></tr>
<tr><td>89</td><td>i_btrf_minipmu_jtag_ovr_ctrl_102</td><td></td></tr>
<tr><td>90</td><td>i_btrf_minipmu_jtag_ovr_ctrl_103</td><td></td></tr>
<tr><td>91</td><td>i_btrf_minipmu_jtag_ovr_ctrl_104</td><td></td></tr>
<tr><td>92</td><td>i_btrf_minipmu_jtag_ovr_ctrl_105</td><td></td></tr>
<tr><td>93</td><td>i_btrf_minipmu_jtag_ovr_ctrl_106</td><td></td></tr>
<tr><td>94</td><td>i_btrf_minipmu_jtag_ovr_ctrl_107</td><td></td></tr>
<tr><td>95</td><td>i_btrf_minipmu_jtag_ovr_ctrl_108</td><td></td></tr>
<tr><td>96</td><td>i_btrf_minipmu_jtag_ovr_ctrl_109</td><td></td></tr>
<tr><td>97</td><td>i_btrf_minipmu_jtag_ovr_ctrl_110</td><td></td></tr>
<tr><td>98</td><td>i_btrf_minipmu_jtag_ovr_ctrl_111</td><td></td></tr>
<tr><td>99</td><td>i_btrf_minipmu_jtag_ovr_ctrl_112</td><td></td></tr>
<tr><td>100</td><td>i_btrf_minipmu_jtag_ovr_ctrl_113</td><td></td></tr>
<tr><td>101</td><td>i_btrf_minipmu_jtag_ovr_ctrl_114</td><td></td></tr>
<tr><td>102</td><td>i_btrf_minipmu_jtag_ovr_ctrl_115</td><td></td></tr>
<tr><td>103</td><td>i_btrf_minipmu_jtag_ovr_ctrl_116</td><td></td></tr>
<tr><td>104</td><td>i_btrf_minipmu_jtag_ovr_ctrl_117</td><td></td></tr>
<tr><td>105</td><td>i_btrf_minipmu_jtag_ovr_ctrl_118</td><td></td></tr>
<tr><td>106</td><td>i_btrf_minipmu_jtag_ovr_ctrl_119</td><td></td></tr>
<tr><td>107</td><td>i_btrf_minipmu_jtag_ovr_ctrl_120</td><td></td></tr>
<tr><td>108</td><td>i_btrf_minipmu_jtag_ovr_ctrl_121</td><td></td></tr>
<tr><td>109</td><td>jtag2pwdog_cgfg_0</td><td></td></tr>
<tr><td>110</td><td>jtag2pwdog_cgfg_1</td><td></td></tr>
<tr><td>111</td><td>jtag2pwdog_cgfg_2</td><td></td></tr>
<tr><td>112</td><td>jtag2pwdog_cgfg_3</td><td></td></tr>
<tr><td>113</td><td>jtag2pwdog_cgfg_4</td><td></td></tr>
<tr><td>114</td><td>jtag2pwdog_cgfg_5</td><td></td></tr>
<tr><td>115</td><td>jtag2pwdog_cgfg_6</td><td></td></tr>
<tr><td>116</td><td>jtag2pwdog_cgfg_7</td><td></td></tr>
<tr><td>117</td><td>jtag2pwdog_rsel_0</td><td></td></tr>
<tr><td>118</td><td>jtag2pwdog_rsel_1</td><td></td></tr>
<tr><td>119</td><td>jtag2pwdog_rsel_2</td><td></td></tr>
<tr><td>120</td><td>jtag2pwdog_clearcfg_0</td><td></td></tr>
<tr><td>121</td><td>jtag2pwdog_clearcfg_1</td><td></td></tr>
<tr><td>122</td><td>jtag2pwdog_clearcfg_2</td><td></td></tr>
<tr><td>123</td><td>jtag2pwdog_start_0</td><td></td></tr>
<tr><td>124</td><td>jtag2pwdog_start_1</td><td></td></tr>
<tr><td>125</td><td>jtag2pwdog_start_2</td><td></td></tr>
<tr><td>126</td><td>jtag2pwdog_start_3</td><td></td></tr>
<tr><td>127</td><td>jtag2pwdog_start_4</td><td></td></tr>
</table>
<h2>JTAG User Register 14</h2>
    Write address: 0xffe3ff3a;  Read Address 0xffebff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>jtag2pwdog_start_5</td><td></td></tr>
<tr><td>1</td><td>jtag2pwdog_skip_0</td><td></td></tr>
<tr><td>2</td><td>jtag2pwdog_skip_1</td><td></td></tr>
<tr><td>3</td><td>jtag2pwdog_skip_start_0</td><td></td></tr>
<tr><td>4</td><td>jtag2pwdog_skip_start_1</td><td></td></tr>
<tr><td>5</td><td>jtag2pwdog_status_sel_0</td><td></td></tr>
<tr><td>6</td><td>jtag2pwdog_status_sel_1</td><td></td></tr>
<tr><td>7</td><td>jtag2pwdog_status_sel_2</td><td></td></tr>
<tr><td>8</td><td>jtag2pwdog_status_sel_3</td><td></td></tr>
<tr><td>9</td><td>jtag2pwdog_id_0</td><td></td></tr>
<tr><td>10</td><td>jtag2pwdog_id_1</td><td></td></tr>
<tr><td>11</td><td>jtag2pwdog_id_2</td><td></td></tr>
<tr><td>12</td><td>jtag2pwdog_debug_sel_0</td><td></td></tr>
<tr><td>13</td><td>jtag2pwdog_debug_sel_1</td><td></td></tr>
<tr><td>14</td><td>jtag2pwdog_debug_sel_2</td><td></td></tr>
<tr><td>15</td><td>jtag_pwdog_debug</td><td></td></tr>
<tr><td>16</td><td>jtag2pwdog_en</td><td></td></tr>
<tr><td>17</td><td>jtag2pwdog_run</td><td></td></tr>
<tr><td>18</td><td>jtag2pwdog_cken</td><td></td></tr>
<tr><td>19</td><td>jtag2pwdog_engine_ScanMode</td><td></td></tr>
<tr><td>20</td><td>jtag2pwdog_engine_ScanEnable</td><td></td></tr>
<tr><td>21</td><td>jtag2pwdog_engine_ScanEnable_overwrite</td><td></td></tr>
<tr><td>22</td><td>jtag2pwdog_engine_CountScanMask_0</td><td></td></tr>
<tr><td>23</td><td>jtag2pwdog_engine_CountScanMask_1</td><td></td></tr>
<tr><td>24</td><td>jtag2pwdog_engine_tick_sel</td><td></td></tr>
<tr><td>25</td><td>pwdog2jtag_sum_good_0</td><td></td></tr>
<tr><td>26</td><td>pwdog2jtag_sum_good_1</td><td></td></tr>
<tr><td>27</td><td>pwdog2jtag_sum_good_2</td><td></td></tr>
<tr><td>28</td><td>pwdog2jtag_sum_good_3</td><td></td></tr>
<tr><td>29</td><td>pwdog2jtag_sum_good_4</td><td></td></tr>
<tr><td>30</td><td>pwdog2jtag_sum_good_5</td><td></td></tr>
<tr><td>31</td><td>pwdog2jtag_sum_good_6</td><td></td></tr>
<tr><td>32</td><td>pwdog2jtag_sum_good_7</td><td></td></tr>
<tr><td>33</td><td>pwdog2jtag_sum_good_8</td><td></td></tr>
<tr><td>34</td><td>pwdog2jtag_sum_good_9</td><td></td></tr>
<tr><td>35</td><td>pwdog2jtag_good</td><td></td></tr>
<tr><td>36</td><td>pwdog2jtag_done</td><td></td></tr>
<tr><td>37</td><td>pwdog2jtag_good_was_low</td><td></td></tr>
<tr><td>38</td><td>usb20phy_jtag_test_mode</td><td></td></tr>
<tr><td>39</td><td>usb20phy_scan_en_ovr</td><td></td></tr>
<tr><td>40</td><td>usb20phy_jtag_testclk</td><td></td></tr>
<tr><td>41</td><td>usb20phy_jtag_atereset</td><td></td></tr>
<tr><td>42</td><td>usb20phy_jtag_testdataoutsel</td><td></td></tr>
<tr><td>43</td><td>usb20phy_jtag_testaddr_3</td><td></td></tr>
<tr><td>44</td><td>usb20phy_jtag_testaddr_2</td><td></td></tr>
<tr><td>45</td><td>usb20phy_jtag_testaddr_1</td><td></td></tr>
<tr><td>46</td><td>usb20phy_jtag_testaddr_0</td><td></td></tr>
<tr><td>47</td><td>usb20phy_jtag_testdata_7</td><td></td></tr>
<tr><td>48</td><td>usb20phy_jtag_testdata_6</td><td></td></tr>
<tr><td>49</td><td>usb20phy_jtag_testdata_5</td><td></td></tr>
<tr><td>50</td><td>usb20phy_jtag_testdata_4</td><td></td></tr>
<tr><td>51</td><td>usb20phy_jtag_testdata_3</td><td></td></tr>
<tr><td>52</td><td>usb20phy_jtag_testdata_2</td><td></td></tr>
<tr><td>53</td><td>usb20phy_jtag_testdata_1</td><td></td></tr>
<tr><td>54</td><td>usb20phy_jtag_testdata_0</td><td></td></tr>
<tr><td>55</td><td>usb20phy_jtag_vatestenb_1</td><td></td></tr>
<tr><td>56</td><td>usb20phy_jtag_vatestenb_0</td><td></td></tr>
<tr><td>57</td><td>usb20phy_jtag_siddq</td><td></td></tr>
<tr><td>58</td><td>usb20phy_jtag_loopbackenb</td><td></td></tr>
<tr><td>59</td><td>usb20phy_jtag_testburnin</td><td></td></tr>
<tr><td>60</td><td>usb20phy_jtag_test_override</td><td></td></tr>
<tr><td>61</td><td>usb20phy_jtag_por</td><td></td></tr>
<tr><td>62</td><td>usb20phy_jtag_suspendm</td><td></td></tr>
<tr><td>63</td><td>usb20phy_jtag_termsel</td><td></td></tr>
<tr><td>64</td><td>usb20phy_jtag_dppulldown</td><td></td></tr>
<tr><td>65</td><td>usb20phy_jtag_dmpulldown</td><td></td></tr>
<tr><td>66</td><td>usb20phy_jtag_txvalid</td><td></td></tr>
<tr><td>67</td><td>usb20phy_jtag_opmode_0</td><td></td></tr>
<tr><td>68</td><td>usb20phy_jtag_opmode_1</td><td></td></tr>
<tr><td>69</td><td>usb20phy_jtag_xcvrsel_0</td><td></td></tr>
<tr><td>70</td><td>usb20phy_jtag_xcvrsel_1</td><td></td></tr>
<tr><td>71</td><td>usb20phy_jtag_fsel_0</td><td></td></tr>
<tr><td>72</td><td>usb20phy_jtag_fsel_1</td><td></td></tr>
<tr><td>73</td><td>usb20phy_jtag_fsel_2</td><td></td></tr>
<tr><td>74</td><td>usb20phy_jtag_refclksel_0</td><td></td></tr>
<tr><td>75</td><td>usb20phy_jtag_refclksel_1</td><td></td></tr>
<tr><td>76</td><td>usb20phy_jtag_datain_0</td><td></td></tr>
<tr><td>77</td><td>usb20phy_jtag_datain_1</td><td></td></tr>
<tr><td>78</td><td>usb20phy_jtag_datain_2</td><td></td></tr>
<tr><td>79</td><td>usb20phy_jtag_datain_3</td><td></td></tr>
<tr><td>80</td><td>usb20phy_jtag_datain_4</td><td></td></tr>
<tr><td>81</td><td>usb20phy_jtag_datain_5</td><td></td></tr>
<tr><td>82</td><td>usb20phy_jtag_datain_6</td><td></td></tr>
<tr><td>83</td><td>usb20phy_jtag_datain_7</td><td></td></tr>
<tr><td>84</td><td>usb20phy_jtag_testdataout_0</td><td></td></tr>
<tr><td>85</td><td>usb20phy_jtag_testdataout_1</td><td></td></tr>
<tr><td>86</td><td>usb20phy_jtag_testdataout_2</td><td></td></tr>
<tr><td>87</td><td>usb20phy_jtag_testdataout_3</td><td></td></tr>
<tr><td>88</td><td>jtag_bbpll_ndiv_frac_0</td><td></td></tr>
<tr><td>89</td><td>jtag_bbpll_ndiv_frac_1</td><td></td></tr>
<tr><td>90</td><td>jtag_bbpll_ndiv_frac_2</td><td></td></tr>
<tr><td>91</td><td>jtag_bbpll_ndiv_frac_3</td><td></td></tr>
<tr><td>92</td><td>jtag_bbpll_ndiv_frac_4</td><td></td></tr>
<tr><td>93</td><td>jtag_bbpll_ndiv_frac_5</td><td></td></tr>
<tr><td>94</td><td>jtag_bbpll_ndiv_frac_6</td><td></td></tr>
<tr><td>95</td><td>jtag_bbpll_ndiv_frac_7</td><td></td></tr>
<tr><td>96</td><td>jtag_bbpll_ndiv_frac_8</td><td></td></tr>
<tr><td>97</td><td>jtag_bbpll_ndiv_frac_9</td><td></td></tr>
<tr><td>98</td><td>jtag_bbpll_ndiv_frac_10</td><td></td></tr>
<tr><td>99</td><td>jtag_bbpll_ndiv_frac_11</td><td></td></tr>
<tr><td>100</td><td>jtag_bbpll_ndiv_frac_12</td><td></td></tr>
<tr><td>101</td><td>jtag_bbpll_ndiv_frac_13</td><td></td></tr>
<tr><td>102</td><td>jtag_bbpll_ndiv_frac_14</td><td></td></tr>
<tr><td>103</td><td>jtag_bbpll_ndiv_frac_15</td><td></td></tr>
<tr><td>104</td><td>jtag_bbpll_ndiv_frac_16</td><td></td></tr>
<tr><td>105</td><td>jtag_bbpll_ndiv_frac_17</td><td></td></tr>
<tr><td>106</td><td>jtag_bbpll_ndiv_frac_18</td><td></td></tr>
<tr><td>107</td><td>jtag_bbpll_ndiv_frac_19</td><td></td></tr>
<tr><td>108</td><td>jtag_bbpll_pll_ctrl_0</td><td></td></tr>
<tr><td>109</td><td>jtag_bbpll_pll_ctrl_1</td><td></td></tr>
<tr><td>110</td><td>jtag_bbpll_pll_ctrl_2</td><td></td></tr>
<tr><td>111</td><td>jtag_bbpll_pll_ctrl_3</td><td></td></tr>
<tr><td>112</td><td>jtag_bbpll_pll_ctrl_4</td><td></td></tr>
<tr><td>113</td><td>jtag_bbpll_pll_ctrl_5</td><td></td></tr>
<tr><td>114</td><td>jtag_bbpll_pll_ctrl_6</td><td></td></tr>
<tr><td>115</td><td>jtag_bbpll_pll_ctrl_7</td><td></td></tr>
<tr><td>116</td><td>jtag_bbpll_pll_ctrl_8</td><td></td></tr>
<tr><td>117</td><td>jtag_bbpll_pll_ctrl_9</td><td></td></tr>
<tr><td>118</td><td>jtag_bbpll_pll_ctrl_10</td><td></td></tr>
<tr><td>119</td><td>jtag_bbpll_pll_ctrl_11</td><td></td></tr>
<tr><td>120</td><td>jtag_bbpll_pll_ctrl_12</td><td></td></tr>
<tr><td>121</td><td>jtag_bbpll_pll_ctrl_13</td><td></td></tr>
<tr><td>122</td><td>jtag_bbpll_pll_ctrl_14</td><td></td></tr>
<tr><td>123</td><td>jtag_bbpll_pll_ctrl_15</td><td></td></tr>
<tr><td>124</td><td>jtag_bbpll_pll_ctrl_16</td><td></td></tr>
<tr><td>125</td><td>jtag_bbpll_pll_ctrl_17</td><td></td></tr>
<tr><td>126</td><td>jtag_bbpll_pll_ctrl_18</td><td></td></tr>
<tr><td>127</td><td>jtag_bbpll_pll_ctrl_19</td><td></td></tr>
</table>
<h2>JTAG User Register 15</h2>
    Write address: 0xfff3ff3a;  Read Address 0xfffbff3a
<table BORDER=1 width=400 align=center cellpadding=0>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Documentation</td>
</tr>
<tr><td>0</td><td>jtag_bbpll_pll_ctrl_20</td><td></td></tr>
<tr><td>1</td><td>jtag_bbpll_pll_ctrl_21</td><td></td></tr>
<tr><td>2</td><td>jtag_bbpll_pll_ctrl_22</td><td></td></tr>
<tr><td>3</td><td>jtag_bbpll_pll_ctrl_23</td><td></td></tr>
<tr><td>4</td><td>jtag_bbpll_pll_ctrl_24</td><td></td></tr>
<tr><td>5</td><td>jtag_bbpll_pll_ctrl_25</td><td></td></tr>
<tr><td>6</td><td>jtag_bbpll_pll_ctrl_26</td><td></td></tr>
<tr><td>7</td><td>jtag_bbpll_pll_ctrl_27</td><td></td></tr>
<tr><td>8</td><td>jtag_bbpll_pll_ctrl_28</td><td></td></tr>
<tr><td>9</td><td>jtag_bbpll_pll_ctrl_29</td><td></td></tr>
<tr><td>10</td><td>jtag_bbpll_pll_ctrl_30</td><td></td></tr>
<tr><td>11</td><td>jtag_bbpll_pll_ctrl_31</td><td></td></tr>
<tr><td>12</td><td>jtag_bbpll_pll_ctrl_32</td><td></td></tr>
<tr><td>13</td><td>jtag_bbpll_pll_ctrl_33</td><td></td></tr>
<tr><td>14</td><td>jtag_bbpll_pll_ctrl_34</td><td></td></tr>
<tr><td>15</td><td>jtag_bbpll_pll_ctrl_35</td><td></td></tr>
<tr><td>16</td><td>jtag_bbpll_pll_ctrl_36</td><td></td></tr>
<tr><td>17</td><td>jtag_bbpll_pll_ctrl_37</td><td></td></tr>
<tr><td>18</td><td>jtag_bbpll_pll_ctrl_38</td><td></td></tr>
<tr><td>19</td><td>jtag_bbpll_pll_ctrl_39</td><td></td></tr>
<tr><td>20</td><td>jtag_bbpll_pll_ctrl_40</td><td></td></tr>
<tr><td>21</td><td>jtag_bbpll_pll_ctrl_41</td><td></td></tr>
<tr><td>22</td><td>jtag_bbpll_pll_ctrl_42</td><td></td></tr>
<tr><td>23</td><td>jtag_bbpll_pll_ctrl_43</td><td></td></tr>
<tr><td>24</td><td>jtag_bbpll_pll_ctrl_44</td><td></td></tr>
<tr><td>25</td><td>jtag_bbpll_pll_ctrl_45</td><td></td></tr>
<tr><td>26</td><td>jtag_bbpll_pll_ctrl_46</td><td></td></tr>
<tr><td>27</td><td>jtag_bbpll_pll_ctrl_47</td><td></td></tr>
<tr><td>28</td><td>jtag_bbpll_pll_ctrl_48</td><td></td></tr>
<tr><td>29</td><td>jtag_bbpll_pll_ctrl_49</td><td></td></tr>
<tr><td>30</td><td>jtag_bbpll_pll_ctrl_50</td><td></td></tr>
<tr><td>31</td><td>jtag_bbpll_pll_ctrl_51</td><td></td></tr>
<tr><td>32</td><td>jtag_bbpll_ndiv_int_0</td><td></td></tr>
<tr><td>33</td><td>jtag_bbpll_ndiv_int_1</td><td></td></tr>
<tr><td>34</td><td>jtag_bbpll_ndiv_int_2</td><td></td></tr>
<tr><td>35</td><td>jtag_bbpll_ndiv_int_3</td><td></td></tr>
<tr><td>36</td><td>jtag_bbpll_ndiv_int_4</td><td></td></tr>
<tr><td>37</td><td>jtag_bbpll_ndiv_int_5</td><td></td></tr>
<tr><td>38</td><td>jtag_bbpll_ndiv_int_6</td><td></td></tr>
<tr><td>39</td><td>jtag_bbpll_ndiv_int_7</td><td></td></tr>
<tr><td>40</td><td>jtag_bbpll_ndiv_int_8</td><td></td></tr>
<tr><td>41</td><td>jtag_bbpll_ndiv_int_9</td><td></td></tr>
<tr><td>42</td><td>jtag_bbpll_ka_0</td><td></td></tr>
<tr><td>43</td><td>jtag_bbpll_ka_1</td><td></td></tr>
<tr><td>44</td><td>jtag_bbpll_ka_2</td><td></td></tr>
<tr><td>45</td><td>jtag_bbpll_ki_0</td><td></td></tr>
<tr><td>46</td><td>jtag_bbpll_ki_1</td><td></td></tr>
<tr><td>47</td><td>jtag_bbpll_ki_2</td><td></td></tr>
<tr><td>48</td><td>jtag_bbpll_kp_0</td><td></td></tr>
<tr><td>49</td><td>jtag_bbpll_kp_1</td><td></td></tr>
<tr><td>50</td><td>jtag_bbpll_kp_2</td><td></td></tr>
<tr><td>51</td><td>jtag_bbpll_kp_3</td><td></td></tr>
<tr><td>52</td><td>jtag_bbpll_pdiv_0</td><td></td></tr>
<tr><td>53</td><td>jtag_bbpll_pdiv_1</td><td></td></tr>
<tr><td>54</td><td>jtag_bbpll_pdiv_2</td><td></td></tr>
<tr><td>55</td><td>jtag_bbpll_pdiv_3</td><td></td></tr>
<tr><td>56</td><td>jtag_bbpll_test_mode</td><td></td></tr>
<tr><td>57</td><td>jtag_bbpll_scan_mode</td><td></td></tr>
<tr><td>58</td><td>jtag_bbpll_control_ovr</td><td></td></tr>
<tr><td>59</td><td>jtag_bbpll_bypass</td><td></td></tr>
<tr><td>60</td><td>jtag_bbpll_bypass_div2</td><td></td></tr>
<tr><td>61</td><td>jtag_bbpll_test</td><td></td></tr>
<tr><td>62</td><td>jtag_bbpll_rst</td><td></td></tr>
<tr><td>63</td><td>jtag_bbpll_areset</td><td></td></tr>
<tr><td>64</td><td>jtag_bbpll_pwrdown</td><td></td></tr>
<tr><td>65</td><td>jtag_bbpll_pwrok</td><td></td></tr>
<tr><td>66</td><td>jtag_bbpll_oloop_en</td><td></td></tr>
<tr><td>67</td><td>jtag_bbpll_pic_ovr_en</td><td></td></tr>
<tr><td>68</td><td>jtag_bbpll_pic_ovr_val</td><td></td></tr>
<tr><td>69</td><td>jtag_VDDP_psw_test_en</td><td></td></tr>
<tr><td>70</td><td>jtag_VDDS_psw_test_en</td><td></td></tr>
<tr><td>71</td><td>jtag_dig_rps_pok_current_limit_s01_ovr</td><td></td></tr>
<tr><td>72</td><td>jtag_phy1_rps_pok_current_limit_s01_ovr</td><td></td></tr>
<tr><td>73</td><td>jtag_rps_pok_thres_sel_1</td><td></td></tr>
<tr><td>74</td><td>jtag_rps_pok_thres_sel_0</td><td></td></tr>
<tr><td>75</td><td>jtag_rps_pok_delay_sel_2</td><td></td></tr>
<tr><td>76</td><td>jtag_rps_pok_delay_sel_1</td><td></td></tr>
<tr><td>77</td><td>jtag_rps_pok_delay_sel_0</td><td></td></tr>
<tr><td>78</td><td>jtag_rps_pok_wdt_en</td><td></td></tr>
<tr><td>79</td><td>jtag_pwrsw_rps_test_en</td><td></td></tr>
<tr><td>80</td><td>jtag_pwrsw_rps_test_val</td><td></td></tr>
<tr><td>81</td><td>jtag_rps_pok_current_limit_s01_ovr</td><td></td></tr>
<tr><td>82</td><td>jtag_audio_rps_swok_out_dbg_bus_0</td><td></td></tr>
<tr><td>83</td><td>jtag_audio_rps_swok_out_dbg_bus_1</td><td></td></tr>
<tr><td>84</td><td>jtag_audio_rps_swok_out_dbg_bus_2</td><td></td></tr>
<tr><td>85</td><td>jtag_audio_rps_swok_out_dbg_bus_3</td><td></td></tr>
<tr><td>86</td><td>jtag_audio_rps_swok_out_dbg_bus_4</td><td></td></tr>
<tr><td>87</td><td>jtag_audio_rps_swok_out_dbg_bus_5</td><td></td></tr>
<tr><td>88</td><td>jtag_audio_rps_swok_out_dbg_bus_6</td><td></td></tr>
<tr><td>89</td><td>jtag_audio_rps_swok_out_dbg_bus_7</td><td></td></tr>
<tr><td>90</td><td>jtag_audio_rps_swok_out_dbg_bus_8</td><td></td></tr>
<tr><td>91</td><td>jtag_audio_rps_swok_out_dbg_bus_sel_0</td><td></td></tr>
<tr><td>92</td><td>jtag_audio_rps_swok_out_dbg_bus_sel_1</td><td></td></tr>
<tr><td>93</td><td>jtag_rps_swok_out_dbg_bus_0</td><td></td></tr>
<tr><td>94</td><td>jtag_rps_swok_out_dbg_bus_1</td><td></td></tr>
<tr><td>95</td><td>jtag_rps_swok_out_dbg_bus_2</td><td></td></tr>
<tr><td>96</td><td>jtag_rps_swok_out_dbg_bus_3</td><td></td></tr>
<tr><td>97</td><td>jtag_rps_swok_out_dbg_bus_4</td><td></td></tr>
<tr><td>98</td><td>jtag_rps_swok_out_dbg_bus_5</td><td></td></tr>
<tr><td>99</td><td>jtag_rps_swok_out_dbg_bus_6</td><td></td></tr>
<tr><td>100</td><td>jtag_rps_swok_out_dbg_bus_sel</td><td></td></tr>
<tr><td>101</td><td>jtag_dcm_clk_gating_dis</td><td></td></tr>
<tr><td>102</td><td>jtag_dcm_ext_alp_sel</td><td></td></tr>
<tr><td>103</td><td>jtag_dcm_ext_ilp_sel</td><td></td></tr>
<tr><td>104</td><td>jtag_QSuppressionContrlDis_dig</td><td></td></tr>
<tr><td>105</td><td>jtag_QSuppressionContrlDis_acphy</td><td></td></tr>
<tr><td>106</td><td>jtag_alpclk_bypass</td><td></td></tr>
<tr><td>107</td><td>jtag_ilpclk_bypass</td><td></td></tr>
<tr><td>108</td><td>jtag_alpclk_int_bypass</td><td></td></tr>
<tr><td>109</td><td>jtag_sdio_clk_bypass</td><td></td></tr>
<tr><td>110</td><td>jtag_btclk_bypass</td><td></td></tr>
<tr><td>111</td><td>jtag_slow_adc_clk_sel</td><td></td></tr>
<tr><td>112</td><td>jtag_rfpll_byp_clk_sel</td><td></td></tr>
<tr><td>113</td><td>jtag_adc_dac_test_clk_sel</td><td></td></tr>
<tr><td>114</td><td>jtag_bt_smem_sel_ovr_en</td><td></td></tr>
<tr><td>115</td><td>jtag_bt_smem_sel_ovr_val</td><td></td></tr>
<tr><td>116</td><td>jtag_audiohub_fclk_clk_sel</td><td></td></tr>
<tr><td>117</td><td>jtag_xthifi3_clk_sel</td><td></td></tr>
<tr><td>118</td><td>jtag_mainPMU_calclk_sel_val</td><td></td></tr>
<tr><td>119</td><td>jtag_mainPMU_calclk_sel_ovr</td><td></td></tr>
</table>
</body>
</html>
