Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Jan 30 16:31:04 2020
| Host         : travis-job-02f8cc0f-6a35-4fc3-aa4f-60377aae4a2d running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   256 |
| Unused register locations in slices containing registers |   510 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             260 |          122 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |            1161 |          416 |
| Yes          | No                    | No                     |            1398 |          479 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2367 |          706 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                            Enable Signal                                           |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | soc_spiflash_i_i_1_n_0                                                                             | sys_rst                                                                                       |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                                  | sys_rst                                                                                       |                1 |              1 |
|  sys_clk     |                                                                                                    | soc_netsoc_sdram_tccdcon_ready_i_1_n_0                                                        |                1 |              1 |
|  eth_tx_clk  |                                                                                                    | vns_liteethmacgap_state                                                                       |                1 |              1 |
|  clk200_clk  |                                                                                                    |                                                                                               |                1 |              1 |
|  sys_clk     | soc_netsoc_sdram_tfawcon_ready_reg018_in                                                           | soc_netsoc_sdram_tfawcon_ready_i_1_n_0                                                        |                1 |              1 |
|  eth_tx_clk  |                                                                                                    | soc_reset0                                                                                    |                1 |              2 |
|  eth_rx_clk  |                                                                                                    | soc_reset0                                                                                    |                1 |              2 |
|  clk200_clk  |                                                                                                    | vns_xilinxasyncresetsynchronizerimpl0                                                         |                1 |              2 |
|  sys_clk     |                                                                                                    | vns_xilinxasyncresetsynchronizerimpl0                                                         |                1 |              2 |
|  sys_clk     | VexRiscv/_zz_212_                                                                                  | VexRiscv/IBusCachedPlugin_cache/reset0                                                        |                1 |              3 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_mstatus_MIE_reg_0[0]                                               | VexRiscv/IBusCachedPlugin_cache/reset0                                                        |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                       |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                       |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_spiflash_bitbang_storage_reg[3][0]                             | sys_rst                                                                                       |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                       |                2 |              4 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_wrport_we                                                                  | sys_rst                                                                                       |                1 |              4 |
|  sys_clk     | vns_bankmachine1_next_state                                                                        | sys_rst                                                                                       |                2 |              4 |
|  clk200_clk  | soc_reset_counter[3]_i_1_n_0                                                                       | clk200_rst                                                                                    |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1_/stageA_request_amoCtrl_swap_reg_0                                            | VexRiscv/dataCache_1_/stageA_request_size[0]_i_1_n_0                                          |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                       |                3 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                       |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                       |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                       |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                       |                1 |              4 |
|  sys_clk     | vns_bankmachine7_next_state                                                                        | sys_rst                                                                                       |                1 |              4 |
|  sys_clk     | vns_bankmachine2_next_state                                                                        | sys_rst                                                                                       |                2 |              4 |
|  sys_clk     | vns_multiplexer_next_state                                                                         | sys_rst                                                                                       |                2 |              4 |
|  sys_clk     | vns_bankmachine0_next_state                                                                        | sys_rst                                                                                       |                1 |              4 |
|  sys_clk     | vns_bankmachine3_next_state                                                                        | sys_rst                                                                                       |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_eventmanager_storage_reg[0][0]                                 | sys_rst                                                                                       |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_uart_tx_fifo_produce_reg[3]                             | sys_rst                                                                                       |                1 |              4 |
|  sys_clk     | soc_netsoc_sdram_time1[3]_i_1_n_0                                                                  | sys_rst                                                                                       |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_uart_rx_fifo_rdport_re                                  | sys_rst                                                                                       |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_leds_storage_reg[0][0]                                         | sys_rst                                                                                       |                1 |              4 |
|  sys_clk     | VexRiscv/CsrPlugin_mcause_exceptionCode[3]_i_1_n_0                                                 |                                                                                               |                2 |              4 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/SR[0]                                                         |                2 |              4 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/vns_netsoc_csrbankarray_interface8_bank_bus_dat_r_reg[1][0]   |                2 |              4 |
|  sys_clk     | vns_bankmachine5_next_state                                                                        | sys_rst                                                                                       |                2 |              4 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_syncfifo_re                                                                | sys_rst                                                                                       |                1 |              4 |
|  eth_tx_clk  | vns_liteethmacgap_state                                                                            | p_99_in                                                                                       |                1 |              4 |
|  sys_clk     | vns_bankmachine4_next_state                                                                        | sys_rst                                                                                       |                1 |              4 |
|  eth_rx_clk  | soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0                             | soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0                        |                1 |              4 |
|  sys_clk     | vns_bankmachine6_next_state                                                                        | sys_rst                                                                                       |                2 |              4 |
|  sys_clk     | soc_netsoc_uart_phy_rx_bitcount                                                                    | soc_netsoc_uart_phy_rx_bitcount[3]_i_1_n_0                                                    |                2 |              4 |
|  eth_rx_clk  | soc_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0                             | soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0                        |                1 |              4 |
|  sys_clk     | soc_netsoc_uart_phy_sink_ready1411_out                                                             | soc_netsoc_uart_phy_tx_bitcount[3]_i_1_n_0                                                    |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_a7ddrphy_half_sys8x_taps_storage_reg[0][0]                     | sys_rst                                                                                       |                1 |              5 |
|  sys_clk     | soc_netsoc_sdram_zqcs_executer_counter[4]_i_1_n_0                                                  | sys_rst                                                                                       |                2 |              5 |
|  sys_clk     | soc_netsoc_sdram_time0[4]_i_1_n_0                                                                  | sys_rst                                                                                       |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_uart_tx_fifo_level0_reg[0][0]                           | sys_rst                                                                                       |                2 |              5 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/vns_netsoc_csrbankarray_interface3_bank_bus_dat_r_reg[4]_0[0] |                2 |              5 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_scause_interrupt_reg_0[0]                                          |                                                                                               |                3 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_uart_rx_fifo_level0_reg[0][0]                           | sys_rst                                                                                       |                1 |              5 |
|  sys_clk     | VexRiscv/dataCache_1_/p_2_in27_out                                                                 |                                                                                               |                4 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_storage_reg[0]_rep__0[0]                          | sys_rst                                                                                       |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector0_address_storage_reg[13][1]         | sys_rst                                                                                       |                1 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector1_address_storage_reg[13][1]         | sys_rst                                                                                       |                1 |              6 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_mul_counter_value_reg[5][0]      |                2 |              6 |
|  sys_clk     |                                                                                                    | VexRiscv/dataCache_1_/SR[0]                                                                   |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector0_command_storage_reg[0][0]          | sys_rst                                                                                       |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector2_address_storage_reg[13][1]         | sys_rst                                                                                       |                3 |              6 |
|  sys_clk     | soc_netsoc_sdram_sequencer_counter                                                                 | sys_rst                                                                                       |                1 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector1_command_storage_reg[5][0]          | sys_rst                                                                                       |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector2_command_storage_reg[0][0]          | sys_rst                                                                                       |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector3_command_storage_reg[0][0]          | sys_rst                                                                                       |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector3_address_storage_reg[8][1]          | sys_rst                                                                                       |                1 |              6 |
|  sys_clk     | soc_dna_cnt[6]_i_1_n_0                                                                             | sys_rst                                                                                       |                2 |              7 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_2_n_0                                    | VexRiscv/IBusCachedPlugin_cache/stageB_mmuRsp_physicalAddress_reg[8][0]                       |                2 |              7 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_timer0_load_storage_reg[25][0]                          | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_uart_phy_storage_reg[24][1]                             | sys_rst                                                                                       |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_uart_rx_fifo_rdport_re                                  |                                                                                               |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector1_address_storage_reg[13][0]         | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_12_                                                            | VexRiscv/IBusCachedPlugin_cache/_zz_13_                                                       |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_uart_phy_storage_reg[24][0]                             | sys_rst                                                                                       |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_timer0_load_storage_reg[25][1]                          | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/p_3_out[0]                                                         | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector0_wrdata_storage_reg[31][3]          | sys_rst                                                                                       |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector1_wrdata_storage_reg[31][3]          | sys_rst                                                                                       |                6 |              8 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_syncfifo_re                                                                |                                                                                               |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_uart_phy_storage_reg[24][2]                             | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_timer0_reload_storage_reg[29][3]                        | sys_rst                                                                                       |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_timer0_reload_storage_reg[29][1]                        | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector0_address_storage_reg[13][0]         | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_ctrl_storage_reg[29][3]                                 | sys_rst                                                                                       |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_ctrl_storage_reg[29][1]                                 | sys_rst                                                                                       |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_ctrl_storage_reg[29][0]                                 | sys_rst                                                                                       |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_timer0_reload_storage_reg[29][0]                        | sys_rst                                                                                       |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector0_wrdata_storage_reg[31][1]          | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector0_wrdata_storage_reg[31][2]          | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector1_wrdata_storage_reg[31][2]          | sys_rst                                                                                       |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector1_wrdata_storage_reg[31][0]          | sys_rst                                                                                       |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_timer0_load_storage_reg[25][2]                          | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_timer0_load_storage_reg[25][3]                          | sys_rst                                                                                       |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector1_wrdata_storage_reg[31][1]          | sys_rst                                                                                       |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                               | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_rx_reg                                                                         | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector3_address_storage_reg[8][0]          | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/MmuPlugin_ports_1_cache_3_valid                               |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector0_wrdata_storage_reg[31][0]          | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_tx_reg[7]_i_1_n_0                                                              | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_ctrl_storage_reg[29][2]                                 | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[3]                                                               | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[1]                                                               | sys_rst                                                                                       |                3 |              8 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_decodeRemoved                       |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_cpu_time_cmp_storage_reg[60][7]                         | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/vns_netsoc_csrbankarray_interface10_bank_bus_dat_r_reg[0][0]  |                2 |              8 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/vns_netsoc_csrbankarray_interface2_bank_bus_dat_r_reg[0][0]   |                5 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_spiflash_counter_reg[0][0]                                     | sys_rst                                                                                       |                4 |              8 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/vns_netsoc_csrbankarray_interface11_bank_bus_dat_r_reg[0][0]  |                4 |              8 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/vns_netsoc_csrbankarray_interface6_bank_bus_dat_r_reg[0][0]   |                8 |              8 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/vns_netsoc_csrbankarray_interface7_bank_bus_dat_r_reg[0][0]   |                7 |              8 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/vns_netsoc_csrbankarray_interface4_bank_bus_dat_r_reg[0][0]   |                5 |              8 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/vns_netsoc_csrbankarray_interface9_bank_bus_dat_r_reg[0][0]   |                6 |              8 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/vns_netsoc_csrbankarray_interface1_bank_bus_dat_r_reg[0][0]   |                5 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector3_wrdata_storage_reg[31][3]          | sys_rst                                                                                       |                5 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector2_address_storage_reg[13][0]         | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[2]                                                               | sys_rst                                                                                       |                1 |              8 |
|  sys_clk     | soc_spiflash_i                                                                                     | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_uart_phy_storage_reg[24][3]                             | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_timer0_reload_storage_reg[29][2]                        | sys_rst                                                                                       |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_cpu_time_cmp_storage_reg[60][0]                         | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_cpu_time_cmp_storage_reg[60][3]                         | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_cpu_time_cmp_storage_reg[60][1]                         | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_cpu_time_cmp_storage_reg[60][5]                         | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_cpu_time_cmp_storage_reg[60][4]                         | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_cpu_time_cmp_storage_reg[60][2]                         | sys_rst                                                                                       |                3 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_source_payload_data[7]_i_1_n_0                                                 | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector3_wrdata_storage_reg[31][0]          | sys_rst                                                                                       |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector3_wrdata_storage_reg[31][2]          | sys_rst                                                                                       |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_phaseinjector3_wrdata_storage_reg[31][1]          | sys_rst                                                                                       |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_cpu_time_cmp_storage_reg[60][6]                         | sys_rst                                                                                       |                4 |              8 |
|  sys_clk     | soc_reader_counter_ce                                                                              | soc_reader_counter[10]_i_1_n_0                                                                |                2 |              9 |
|  eth_rx_clk  |                                                                                                    | soc_crc32_checker_syncfifo_produce[2]_i_1_n_0                                                 |                3 |              9 |
|  sys_clk     | soc_counter_ce                                                                                     | sys_rst                                                                                       |                3 |              9 |
|  eth_rx_clk  | soc_rx_converter_converter_source_payload_data[29]_i_1_n_0                                         | eth_rx_rst                                                                                    |                3 |             10 |
|  eth_rx_clk  | soc_rx_converter_converter_source_payload_data[19]_i_1_n_0                                         | eth_rx_rst                                                                                    |                3 |             10 |
|  eth_rx_clk  | soc_rx_converter_converter_source_payload_data[39]_i_1_n_0                                         | eth_rx_rst                                                                                    |                2 |             10 |
|  sys_clk     |                                                                                                    | soc_netsoc_sdram_timer_count1[9]_i_1_n_0                                                      |                3 |             10 |
|  eth_rx_clk  | soc_rx_converter_converter_source_payload_data[9]_i_1_n_0                                          | eth_rx_rst                                                                                    |                2 |             10 |
|  sys_clk     | soc_vccaux_status                                                                                  | sys_rst                                                                                       |                3 |             12 |
|  sys_clk     | soc_vccint_status                                                                                  | sys_rst                                                                                       |                5 |             12 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_medeleg_IAM                                                        | VexRiscv/IBusCachedPlugin_cache/reset0                                                        |                3 |             12 |
|  sys_clk     | soc_temperature_status                                                                             | sys_rst                                                                                       |                3 |             12 |
|  sys_clk     | soc_vccbram_status                                                                                 | sys_rst                                                                                       |                4 |             12 |
|  sys_clk     | soc_netsoc_sdram_bankmachine2_row                                                                  | sys_rst                                                                                       |                2 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine3_row                                                                  | sys_rst                                                                                       |                3 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine1_row                                                                  | sys_rst                                                                                       |                3 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine0_row[13]_i_1_n_0                                                      | sys_rst                                                                                       |                5 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine6_row                                                                  | sys_rst                                                                                       |                3 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine5_row                                                                  | sys_rst                                                                                       |                3 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine4_row                                                                  | sys_rst                                                                                       |                4 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine7_row                                                                  | sys_rst                                                                                       |                3 |             14 |
|  eth_tx_clk  | soc_padding_inserter_counter_ce                                                                    | soc_padding_inserter_counter[14]                                                              |                4 |             15 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_reader_fifo_wrport_we                                          |                                                                                               |                2 |             16 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_uart_tx_fifo_produce_reg[3]                             |                                                                                               |                2 |             16 |
|  eth_rx_clk  | storage_10_reg_0_7_0_5_i_1_n_0                                                                     |                                                                                               |                2 |             16 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_wrport_we                                                                  |                                                                                               |                2 |             16 |
|  sys_clk     | soc_eventsourceprocess1_trigger                                                                    | soc_waittimer1_count[0]_i_1_n_0                                                               |                5 |             20 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/dBusWishbone_DAT_MISO_regNext_reg[0]                               | VexRiscv/IBusCachedPlugin_cache/vns_netsoc_count_reg_0_sn_1                                   |                5 |             20 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_satp_ppn_reg[19][0]                                                |                                                                                               |                6 |             20 |
|  sys_clk     | soc_eventsourceprocess3_trigger                                                                    | soc_waittimer3_count[0]_i_1_n_0                                                               |                5 |             20 |
|  sys_clk     | soc_eventsourceprocess2_trigger                                                                    | soc_waittimer2_count[0]_i_1_n_0                                                               |                5 |             20 |
|  sys_clk     | VexRiscv/dataCache_1_/p_103_in                                                                     |                                                                                               |                8 |             20 |
|  sys_clk     | soc_eventsourceprocess0_trigger                                                                    | soc_waittimer0_count[0]_i_1_n_0                                                               |                5 |             20 |
|  sys_clk     | VexRiscv/MmuPlugin_shared_vpn_0[9]_i_1_n_0                                                         |                                                                                               |                6 |             21 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_2_virtualAddress_0                                   |                                                                                               |                7 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_0_virtualAddress_0_reg[9][0]                         |                                                                                               |                6 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_2_virtualAddress_0                                   | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_2_allowUser_reg                                 |                4 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_1_virtualAddress_0                                   |                                                                                               |                8 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_1_virtualAddress_0                                   | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_1_allowUser_reg                                 |                6 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_3_virtualAddress_0_reg[9][0]                         |                                                                                               |                6 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_1_virtualAddress_0                                   |                                                                                               |                7 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/E[0]                                                                         | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_0_allowUser_reg                                 |                6 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/E[0]                                                                         |                                                                                               |                6 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_2_valid58_out                                        |                                                                                               |                7 |             22 |
|  eth_tx_clk  |                                                                                                    | eth_tx_rst                                                                                    |               10 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_3_virtualAddress_0_reg[9][0]                         |                                                                                               |                6 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_3_virtualAddress_0_reg[9][0]                         | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_3_allowUser_reg                                 |                7 |             22 |
|  sys_clk     | soc_spiflash_sr[31]_i_1_n_0                                                                        | sys_rst                                                                                       |               12 |             22 |
|  eth_rx_clk  |                                                                                                    |                                                                                               |                8 |             22 |
|  sys_clk     | soc_netsoc_sdram_bankmachine2_cmd_buffer_pipe_ce                                                   | sys_rst                                                                                       |                5 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine4_cmd_buffer_pipe_ce                                                   | sys_rst                                                                                       |                5 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine0_cmd_buffer_pipe_ce                                                   | sys_rst                                                                                       |                8 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine6_cmd_buffer_pipe_ce                                                   | sys_rst                                                                                       |                7 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine3_cmd_buffer_pipe_ce                                                   | sys_rst                                                                                       |                7 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce                                                   | sys_rst                                                                                       |                6 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine7_cmd_buffer_pipe_ce                                                   | sys_rst                                                                                       |                9 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine5_cmd_buffer_pipe_ce                                                   | sys_rst                                                                                       |                7 |             23 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_3_virtualAddress_0_reg[9][0]                         | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_3_allowUser_reg                                 |                7 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_0_virtualAddress_0_reg[9][0]                         | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_0_allowUser_reg                                 |                5 |             24 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_a7ddrphy_bitslip15_value_reg[0]_0[0]                           | VexRiscv/IBusCachedPlugin_cache/soc_a7ddrphy_bitslip15_value_reg[0][0]                        |               10 |             24 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_a7ddrphy_bitslip7_value_reg[0]_0[0]                            | VexRiscv/IBusCachedPlugin_cache/soc_a7ddrphy_bitslip7_value_reg[0][0]                         |               12 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_1_virtualAddress_0                                   | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_1_allowUser_reg                                 |                7 |             24 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_nreads                                                                  | soc_netsoc_sdram_bandwidth_nwrites                                                            |                6 |             24 |
|  eth_rx_clk  |                                                                                                    | eth_rx_rst                                                                                    |                9 |             24 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                                      | soc_netsoc_sdram_bandwidth_nwrites                                                            |                6 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_2_valid58_out                                        | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_2_allowUser_reg                                 |                8 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/p_2_in27_out                                                                 | VexRiscv/IBusCachedPlugin_cache/reset0                                                        |                5 |             25 |
|  eth_tx_clk  |                                                                                                    |                                                                                               |               12 |             26 |
|  sys_clk     |                                                                                                    | soc_netsoc_sdram_zqcs_timer_count1[0]_i_1_n_0                                                 |                7 |             27 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_228_1_out                                                      |                                                                                               |                6 |             27 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_mtvec_base_reg[0][0]                                               |                                                                                               |               11 |             30 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_to_writeBack_PC_reg[31][0]                                            |                                                                                               |                9 |             30 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_input_ready                      |                                                                                               |                7 |             30 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]_0                            | VexRiscv/IBusCachedPlugin_cache/reset0                                                        |               13 |             30 |
|  sys_clk     |                                                                                                    | soc_netsoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0                                          |                8 |             31 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]    |                                                                                               |                4 |             32 |
|  eth_rx_clk  | soc_crc32_checker_crc_ce                                                                           | soc_crc32_checker_syncfifo_produce[2]_i_1_n_0                                                 |               12 |             32 |
|  sys_clk     | soc_writer_errors_status_liteethmac_next_value_ce                                                  | sys_rst                                                                                       |                9 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]    |                                                                                               |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]    |                                                                                               |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]    |                                                                                               |                4 |             32 |
|  sys_clk     | VexRiscv/CsrPlugin_mtval                                                                           |                                                                                               |               11 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_207__reg[0][0]                                                           | VexRiscv/IBusCachedPlugin_cache/reset0                                                        |                9 |             32 |
|  eth_tx_clk  | soc_crc32_inserter_ce                                                                              | soc_crc32_inserter_reg[31]_i_1_n_0                                                            |                9 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]    |                                                                                               |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]    |                                                                                               |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]    |                                                                                               |                4 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_mepc_reg[0][0]                                                     |                                                                                               |               19 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_rs1_reg[19][0]                                  |                                                                                               |                8 |             32 |
|  sys_clk     | VexRiscv/memory_MulDivIterativePlugin_accumulator[31]_i_1_n_0                                      | VexRiscv/dataCache_1_/stageA_request_amoCtrl_swap_reg_0                                       |               17 |             32 |
|  sys_clk     | soc_ps_crc_error_o                                                                                 | sys_rst                                                                                       |                8 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr               |                                                                                               |               17 |             32 |
|  sys_clk     | soc_ps_preamble_error_o                                                                            | sys_rst                                                                                       |                8 |             32 |
|  sys_clk     | VexRiscv/memory_MulDivIterativePlugin_div_result[31]_i_1_n_0                                       |                                                                                               |                8 |             32 |
|  sys_clk     |                                                                                                    | soc_netsoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0                                          |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_209__reg[0][0]                                                           | VexRiscv/IBusCachedPlugin_cache/reset0                                                        |               12 |             32 |
|  sys_clk     | soc_netsoc_timer0_update_value_re                                                                  | sys_rst                                                                                       |                7 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_rs2_reg[0][0]                                   |                                                                                               |                8 |             32 |
|  sys_clk     | mem_5_reg_i_26_n_0                                                                                 | soc_writer_counter[0]_i_1_n_0                                                                 |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_stval_reg[0][0]                                                    |                                                                                               |               19 |             32 |
|  sys_clk     | soc_netsoc_ctrl_bus_errors                                                                         | sys_rst                                                                                       |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_sepc_reg[0]_0[0]                                                   |                                                                                               |               14 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_sscratch_reg[0][0]                                                 |                                                                                               |                9 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_mscratch_reg[0][0]                                                 |                                                                                               |               10 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_stvec_mode_reg[0][0]                                               |                                                                                               |               12 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]    |                                                                                               |                4 |             32 |
|  sys_clk     | VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_i_1_n_0                                      | VexRiscv/dataCache_1_/stageA_request_amoCtrl_swap_reg_0                                       |                9 |             33 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_174__reg[0][0]                                                           |                                                                                               |               19 |             37 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_21_0                                                                     | VexRiscv/IBusCachedPlugin_cache/reset0                                                        |               15 |             42 |
|  sys_clk     | soc_writer_fifo_wrport_we__0                                                                       |                                                                                               |                6 |             48 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_period                                                                  | sys_rst                                                                                       |               11 |             48 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_sdram_bandwidth_nwrites_status_reg[0][0]                | sys_rst                                                                                       |                9 |             48 |
|  sys_clk     |                                                                                                    | VexRiscv/IBusCachedPlugin_cache/reset0                                                        |               25 |             50 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_21_0                                                                     |                                                                                               |               23 |             56 |
|  sys_clk     | soc_dna_status                                                                                     | sys_rst                                                                                       |               13 |             57 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_122__reg[2][0]                                                 |                                                                                               |               29 |             68 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_ready                              |                                                                                               |               21 |             68 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/p_140_in                                                           |                                                                                               |               26 |             87 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/soc_netsoc_cpu_time_status_reg[0][0]                               | sys_rst                                                                                       |               25 |            128 |
|  sys_clk     | soc_netsoc_sdram_inti_p0_rddata_valid                                                              | sys_rst                                                                                       |               56 |            128 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_MEMORY_ENABLE_reg[0]                                       |                                                                                               |               42 |            156 |
|  sys_clk     | VexRiscv/dataCache_1_/stageA_request_amoCtrl_swap_reg_0                                            |                                                                                               |               65 |            190 |
|  sys_clk     |                                                                                                    |                                                                                               |              102 |            213 |
|  sys_clk     |                                                                                                    | sys_rst                                                                                       |              283 |            849 |
+--------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     4 |
| 3      |                     1 |
| 4      |                    36 |
| 5      |                     8 |
| 6      |                    12 |
| 7      |                     2 |
| 8      |                    63 |
| 9      |                     3 |
| 10     |                     5 |
| 12     |                     5 |
| 14     |                     8 |
| 15     |                     1 |
| 16+    |                   102 |
+--------+-----------------------+


