{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650318941404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650318941405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 17:55:40 2022 " "Processing started: Mon Apr 18 17:55:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650318941405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650318941405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pdp11d -c top " "Command: quartus_sta pdp11d -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650318941405 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650318941576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650318943897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650318943897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318943946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318943946 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650318945701 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318945702 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650318945757 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650318945757 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650318945757 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650318945757 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318945757 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vt:vt0\|vga:vga0\|vgaclk vt:vt0\|vga:vga0\|vgaclk " "create_clock -period 1.000 -name vt:vt0\|vga:vga0\|vgaclk vt:vt0\|vga:vga0\|vgaclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650318945775 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuclk cpuclk " "create_clock -period 1.000 -name cpuclk cpuclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650318945775 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650318945775 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650318945775 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650318945775 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650318945775 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650318945887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650318945887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650318945887 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650318945887 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1650318945990 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650318947033 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650318947039 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1650318947092 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650318953491 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650318953491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.724 " "Worst-case setup slack is -30.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.724         -104829.659 cpuclk  " "  -30.724         -104829.659 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.893           -1833.166 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -27.893           -1833.166 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.870           -1566.930 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "  -11.870           -1566.930 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.343           -1522.553 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "  -11.343           -1522.553 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.860           -1002.872 vt:vt0\|vga:vga0\|vgaclk  " "  -10.860           -1002.872 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.143           -1486.222 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "  -10.143           -1486.222 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.349            -678.536 clkin  " "   -4.349            -678.536 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318953494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.040 " "Worst-case hold slack is 0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 clkin  " "    0.040               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 cpuclk  " "    0.184               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.252               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.335               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.340               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.351               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.356               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318953953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650318953958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650318953962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -7753.148 cpuclk  " "   -3.166           -7753.148 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -583.781 vt:vt0\|vga:vga0\|vgaclk  " "   -2.636            -583.781 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -310.463 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.636            -310.463 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -305.712 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.636            -305.712 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -303.249 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.636            -303.249 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.857               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.857               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.772               0.000 clkin  " "    8.772               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318953970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318953970 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650318954339 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650318954339 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1650318954347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650318954427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650318967565 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650318969100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650318969100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650318969100 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650318969100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650318970230 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650318971440 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650318971440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.667 " "Worst-case setup slack is -30.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.667         -103480.453 cpuclk  " "  -30.667         -103480.453 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.617           -1822.310 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -27.617           -1822.310 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.325           -1547.197 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "  -12.325           -1547.197 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.541           -1498.788 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "  -11.541           -1498.788 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.728            -982.312 vt:vt0\|vga:vga0\|vgaclk  " "  -10.728            -982.312 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.268           -1470.728 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "  -10.268           -1470.728 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.137            -614.231 clkin  " "   -4.137            -614.231 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318971443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.069 " "Worst-case hold slack is -0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.069 clkin  " "   -0.069              -0.069 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.007               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 cpuclk  " "    0.293               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.350               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.364               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.372               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.374               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318971893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650318971903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650318971907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -7800.222 cpuclk  " "   -3.166           -7800.222 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -579.322 vt:vt0\|vga:vga0\|vgaclk  " "   -2.636            -579.322 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -304.513 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.636            -304.513 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -297.964 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.636            -297.964 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -297.899 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.636            -297.899 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.763               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.713               0.000 clkin  " "    8.713               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318971916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318971916 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650318972323 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650318972323 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1650318972331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650318972794 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650318984103 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650318985406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650318985406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650318985406 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650318985406 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650318986493 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650318986949 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650318986949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.957 " "Worst-case setup slack is -16.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318986952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318986952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.957          -54987.081 cpuclk  " "  -16.957          -54987.081 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318986952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.902            -978.193 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -14.902            -978.193 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318986952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.764            -440.914 vt:vt0\|vga:vga0\|vgaclk  " "   -5.764            -440.914 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318986952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.570            -721.627 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -5.570            -721.627 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318986952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.560            -762.899 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -5.560            -762.899 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318986952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.835            -713.647 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -4.835            -713.647 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318986952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.600            -256.477 clkin  " "   -2.600            -256.477 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318986952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318986952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 clkin  " "    0.081               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.097               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.101               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.113               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.116               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 cpuclk  " "    0.135               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.179               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318987382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650318987399 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650318987403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2427.185 cpuclk  " "   -2.636           -2427.185 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -385.019 vt:vt0\|vga:vga0\|vgaclk  " "   -2.174            -385.019 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -123.184 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.174            -123.184 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -118.319 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.174            -118.319 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -116.834 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.174            -116.834 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.115               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.115               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.714               0.000 clkin  " "    8.714               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318987411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318987411 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650318987782 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650318987782 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1650318987790 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650318988604 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650318988604 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650318988604 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650318988604 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650318989606 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650318990064 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650318990064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.040 " "Worst-case setup slack is -14.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.040          -45599.976 cpuclk  " "  -14.040          -45599.976 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.831            -845.408 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -12.831            -845.408 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.061            -668.922 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -5.061            -668.922 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.028            -637.453 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -5.028            -637.453 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.927            -375.160 vt:vt0\|vga:vga0\|vgaclk  " "   -4.927            -375.160 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.427            -631.619 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -4.427            -631.619 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.058            -205.857 clkin  " "   -2.058            -205.857 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318990067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.019 " "Worst-case hold slack is 0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 clkin  " "    0.019               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.072               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.080               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.088               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.091               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 cpuclk  " "    0.140               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.165               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318990492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650318990500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650318990504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2422.171 cpuclk  " "   -2.636           -2422.171 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -376.434 vt:vt0\|vga:vga0\|vgaclk  " "   -2.174            -376.434 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -115.954 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.174            -115.954 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -114.888 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.174            -114.888 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -114.464 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.174            -114.464 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.111               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.111               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.653               0.000 clkin  " "    8.653               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650318990512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650318990512 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650318990913 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650318990913 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650318993315 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650318993319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5567 " "Peak virtual memory: 5567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650318993667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 17:56:33 2022 " "Processing ended: Mon Apr 18 17:56:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650318993667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650318993667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650318993667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650318993667 ""}
