<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/score/cpu/mips/include/rtems/mips/idtcpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_de9e040fbb31a9f85c4a8e8e0a0eeca8.html">score</a></li><li class="navelem"><a class="el" href="dir_19f76e80a70030fb9c388ff4e4a84222.html">cpu</a></li><li class="navelem"><a class="el" href="dir_ebfef9b6da68f76a39c33b4abdce1a9e.html">mips</a></li><li class="navelem"><a class="el" href="dir_5083c95aeb58c9cf6ae04f60380ccf58.html">include</a></li><li class="navelem"><a class="el" href="dir_18a220d8e44201f75c72b7bf08121829.html">rtems</a></li><li class="navelem"><a class="el" href="dir_c47d0e5c81e5853c116d7649f72bbee3.html">mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">idtcpu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="idtcpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Based upon IDT provided code with the following release:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * This source code has been made available to you by IDT on an AS-IS</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * basis. Anyone receiving this source is licensed under IDT copyrights</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * to use it in any way he or she deems fit, including copying it,</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * modifying it, compiling it, and redistributing it either with or</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * without modifications.  No license under IDT patents or patent</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * applications is to be implied by the copyright license.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * Any user of this software should understand that IDT cannot provide</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * technical support for this software and will not be responsible for</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * any consequences resulting from the use of this software.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * Any person who transfers this source code or any derivative work must</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * include the IDT copyright notice, this paragraph, and the preceeding</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * two paragraphs in the transferred software.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * COPYRIGHT IDT CORPORATION 1996</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LICENSED MATERIAL - PROGRAM PROPERTY OF IDT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef _RTEMS_MIPS_IDTCPU_H</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define _RTEMS_MIPS_IDTCPU_H</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * 950313: Ketan added Register definition for XContext reg.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *               added define for WAIT instruction.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * 950421: Ketan added Register definition for Config reg (R3081)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">** memory configuration and mapping</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define K0BASE  0x80000000</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define K0SIZE  0x20000000</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define K1BASE  0xa0000000</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define K1SIZE  0x20000000</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define K2BASE  0xc0000000</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define K2SIZE  0x20000000</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#if  __mips == 3</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define KSBASE  0xe0000000</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define KSSIZE  0x20000000</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define KUBASE  0</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define KUSIZE  0x80000000</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">** Exception Vectors</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#if  __mips == 1</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define UT_VEC  K0BASE          </span><span class="comment">/* utlbmiss vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define DB_VEC  (K0BASE+0x40)           </span><span class="comment">/* debug vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define E_VEC   (K0BASE+0x80)       </span><span class="comment">/* exception vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#elif  __mips == 32</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define T_VEC   (K0BASE+0x000)      </span><span class="comment">/* tlbmiss vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define X_VEC   (K0BASE+0x080)      </span><span class="comment">/* xtlbmiss vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define C_VEC   (K0BASE+0x100)      </span><span class="comment">/* cache error vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define E_VEC   (K0BASE+0x180)      </span><span class="comment">/* exception vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#elif  __mips == 3</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define T_VEC   (K0BASE+0x000)      </span><span class="comment">/* tlbmiss vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define X_VEC   (K0BASE+0x080)      </span><span class="comment">/* xtlbmiss vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define C_VEC   (K0BASE+0x100)      </span><span class="comment">/* cache error vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define E_VEC   (K0BASE+0x180)      </span><span class="comment">/* exception vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#error &quot;EXCEPTION VECTORS: unknown ISA level&quot;</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define R_VEC   (K1BASE+0x1fc00000) </span><span class="comment">/* reset vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">** Address conversion macros</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#ifdef CLANGUAGE</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define CAST(as) (as)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define CAST(as)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define K0_TO_K1(x) (CAST(unsigned)(x)|0xA0000000)  </span><span class="comment">/* kseg0 to kseg1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define K1_TO_K0(x) (CAST(unsigned)(x)&amp;0x9FFFFFFF)  </span><span class="comment">/* kseg1 to kseg0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define K0_TO_PHYS(x)   (CAST(unsigned)(x)&amp;0x1FFFFFFF)  </span><span class="comment">/* kseg0 to physical */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define K1_TO_PHYS(x)   (CAST(unsigned)(x)&amp;0x1FFFFFFF)  </span><span class="comment">/* kseg1 to physical */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define PHYS_TO_K0(x)   (CAST(unsigned)(x)|0x80000000)  </span><span class="comment">/* physical to kseg0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define PHYS_TO_K1(x)   (CAST(unsigned)(x)|0xA0000000)  </span><span class="comment">/* physical to kseg1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">**  Cache size constants</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define MINCACHE    0x200       </span><span class="comment">/* 512       For 3041. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define MAXCACHE    0x40000     </span><span class="comment">/* 256*1024   256k */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#if  __mips == 32</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* R4000 configuration register definitions */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define CFG_CM      0x80000000  </span><span class="comment">/* Master-Checker mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define CFG_ECMASK  0x70000000  </span><span class="comment">/* System Clock Ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define CFG_ECBY2   0x00000000  </span><span class="comment">/* divide by 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define CFG_ECBY3   0x10000000  </span><span class="comment">/* divide by 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define CFG_ECBY4   0x20000000  </span><span class="comment">/* divide by 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define CFG_EPMASK  0x0f000000  </span><span class="comment">/* Transmit data pattern */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define CFG_EPD     0x00000000  </span><span class="comment">/* D */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define CFG_EPDDX   0x01000000  </span><span class="comment">/* DDX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define CFG_EPDDXX  0x02000000  </span><span class="comment">/* DDXX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define CFG_EPDXDX  0x03000000  </span><span class="comment">/* DXDX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define CFG_EPDDXXX 0x04000000  </span><span class="comment">/* DDXXX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define CFG_EPDDXXXX    0x05000000  </span><span class="comment">/* DDXXXX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define CFG_EPDXXDXX    0x06000000  </span><span class="comment">/* DXXDXX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define CFG_EPDDXXXXX   0x07000000  </span><span class="comment">/* DDXXXXX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define CFG_EPDXXXDXXX  0x08000000  </span><span class="comment">/* DXXXDXXX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define CFG_SBMASK  0x00c00000  </span><span class="comment">/* Secondary cache block size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define CFG_SBSHIFT 22</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define CFG_SB4     0x00000000  </span><span class="comment">/* 4 words */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define CFG_SB8     0x00400000  </span><span class="comment">/* 8 words */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define CFG_SB16    0x00800000  </span><span class="comment">/* 16 words */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define CFG_SB32    0x00c00000  </span><span class="comment">/* 32 words */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define CFG_SS      0x00200000  </span><span class="comment">/* Split secondary cache */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define CFG_SW      0x00100000  </span><span class="comment">/* Secondary cache port width */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define CFG_EWMASK  0x000c0000  </span><span class="comment">/* System port width */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define CFG_EWSHIFT 18</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define CFG_EW64    0x00000000  </span><span class="comment">/* 64 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define CFG_EW32    0x00010000  </span><span class="comment">/* 32 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define CFG_SC      0x00020000  </span><span class="comment">/* Secondary cache absent */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define CFG_SM      0x00010000  </span><span class="comment">/* Dirty Shared mode disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define CFG_BE      0x00008000  </span><span class="comment">/* Big Endian */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define CFG_EM      0x00004000  </span><span class="comment">/* ECC mode enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define CFG_EB      0x00002000  </span><span class="comment">/* Block ordering */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define CFG_ICMASK  0x00000e00  </span><span class="comment">/* Instruction cache size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define CFG_ICSHIFT 9</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define CFG_DCMASK  0x000001c0  </span><span class="comment">/* Data cache size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define CFG_DCSHIFT 6</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define CFG_IB      0x00000020  </span><span class="comment">/* Instruction cache block size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define CFG_DB      0x00000010  </span><span class="comment">/* Data cache block size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define CFG_CU      0x00000008  </span><span class="comment">/* Update on Store Conditional */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define CFG_K0MASK  0x00000007  </span><span class="comment">/* KSEG0 coherency algorithm */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * R4000 primary cache mode</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define CFG_C_UNCACHED      2</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define CFG_C_NONCOHERENT   3</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define CFG_C_COHERENTXCL   4</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define CFG_C_COHERENTXCLW  5</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define CFG_C_COHERENTUPD   6</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> * R4000 cache operations (should be in assembler...?)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define Index_Invalidate_I               0x0         </span><span class="comment">/* 0       0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define Index_Writeback_Inv_D            0x1         </span><span class="comment">/* 0       1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define Index_Invalidate_SI              0x2         </span><span class="comment">/* 0       2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define Index_Writeback_Inv_SD           0x3         </span><span class="comment">/* 0       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define Index_Load_Tag_I                 0x4         </span><span class="comment">/* 1       0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define Index_Load_Tag_D                 0x5         </span><span class="comment">/* 1       1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define Index_Load_Tag_SI                0x6         </span><span class="comment">/* 1       2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define Index_Load_Tag_SD                0x7         </span><span class="comment">/* 1       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define Index_Store_Tag_I                0x8         </span><span class="comment">/* 2       0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define Index_Store_Tag_D                0x9         </span><span class="comment">/* 2       1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define Index_Store_Tag_SI               0xA         </span><span class="comment">/* 2       2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define Index_Store_Tag_SD               0xB         </span><span class="comment">/* 2       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define Create_Dirty_Exc_D               0xD         </span><span class="comment">/* 3       1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define Create_Dirty_Exc_SD              0xF         </span><span class="comment">/* 3       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define Hit_Invalidate_I                 0x10        </span><span class="comment">/* 4       0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define Hit_Invalidate_D                 0x11        </span><span class="comment">/* 4       1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define Hit_Invalidate_SI                0x12        </span><span class="comment">/* 4       2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define Hit_Invalidate_SD                0x13        </span><span class="comment">/* 4       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define Hit_Writeback_Inv_D              0x15        </span><span class="comment">/* 5       1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define Hit_Writeback_Inv_SD             0x17        </span><span class="comment">/* 5       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define Fill_I                           0x14        </span><span class="comment">/* 5       0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define Hit_Writeback_D                  0x19        </span><span class="comment">/* 6       1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define Hit_Writeback_SD                 0x1B        </span><span class="comment">/* 6       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define Hit_Writeback_I                  0x18        </span><span class="comment">/* 6       0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define Hit_Set_Virtual_SI               0x1E        </span><span class="comment">/* 7       2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define Hit_Set_Virtual_SD               0x1F        </span><span class="comment">/* 7       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/* Disabled by chris -- horrible overload of common word.</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">#ifndef WAIT</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">#define WAIT .word 0x42000020</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">#endif</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* Disabled by joel -- horrible overload of common word.</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">#ifndef wait</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">#define wait .word 0x42000020</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">#endif wait</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#if  __mips == 3</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* R4000 configuration register definitions */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define CFG_CM      0x80000000  </span><span class="comment">/* Master-Checker mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define CFG_ECMASK  0x70000000  </span><span class="comment">/* System Clock Ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define CFG_ECBY2   0x00000000  </span><span class="comment">/* divide by 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define CFG_ECBY3   0x10000000  </span><span class="comment">/* divide by 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define CFG_ECBY4   0x20000000  </span><span class="comment">/* divide by 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define CFG_EPMASK  0x0f000000  </span><span class="comment">/* Transmit data pattern */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define CFG_EPD     0x00000000  </span><span class="comment">/* D */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define CFG_EPDDX   0x01000000  </span><span class="comment">/* DDX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define CFG_EPDDXX  0x02000000  </span><span class="comment">/* DDXX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define CFG_EPDXDX  0x03000000  </span><span class="comment">/* DXDX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define CFG_EPDDXXX 0x04000000  </span><span class="comment">/* DDXXX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define CFG_EPDDXXXX    0x05000000  </span><span class="comment">/* DDXXXX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define CFG_EPDXXDXX    0x06000000  </span><span class="comment">/* DXXDXX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define CFG_EPDDXXXXX   0x07000000  </span><span class="comment">/* DDXXXXX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define CFG_EPDXXXDXXX  0x08000000  </span><span class="comment">/* DXXXDXXX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define CFG_SBMASK  0x00c00000  </span><span class="comment">/* Secondary cache block size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define CFG_SBSHIFT 22</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define CFG_SB4     0x00000000  </span><span class="comment">/* 4 words */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define CFG_SB8     0x00400000  </span><span class="comment">/* 8 words */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define CFG_SB16    0x00800000  </span><span class="comment">/* 16 words */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define CFG_SB32    0x00c00000  </span><span class="comment">/* 32 words */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define CFG_SS      0x00200000  </span><span class="comment">/* Split secondary cache */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define CFG_SW      0x00100000  </span><span class="comment">/* Secondary cache port width */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define CFG_EWMASK  0x000c0000  </span><span class="comment">/* System port width */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define CFG_EWSHIFT 18</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define CFG_EW64    0x00000000  </span><span class="comment">/* 64 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define CFG_EW32    0x00010000  </span><span class="comment">/* 32 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define CFG_SC      0x00020000  </span><span class="comment">/* Secondary cache absent */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define CFG_SM      0x00010000  </span><span class="comment">/* Dirty Shared mode disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define CFG_BE      0x00008000  </span><span class="comment">/* Big Endian */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define CFG_EM      0x00004000  </span><span class="comment">/* ECC mode enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define CFG_EB      0x00002000  </span><span class="comment">/* Block ordering */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define CFG_ICMASK  0x00000e00  </span><span class="comment">/* Instruction cache size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define CFG_ICSHIFT 9</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define CFG_DCMASK  0x000001c0  </span><span class="comment">/* Data cache size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define CFG_DCSHIFT 6</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define CFG_IB      0x00000020  </span><span class="comment">/* Instruction cache block size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define CFG_DB      0x00000010  </span><span class="comment">/* Data cache block size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define CFG_CU      0x00000008  </span><span class="comment">/* Update on Store Conditional */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define CFG_K0MASK  0x00000007  </span><span class="comment">/* KSEG0 coherency algorithm */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> * R4000 primary cache mode</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define CFG_C_UNCACHED      2</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define CFG_C_NONCOHERENT   3</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define CFG_C_COHERENTXCL   4</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define CFG_C_COHERENTXCLW  5</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define CFG_C_COHERENTUPD   6</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> * R4000 cache operations (should be in assembler...?)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define Index_Invalidate_I               0x0         </span><span class="comment">/* 0       0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define Index_Writeback_Inv_D            0x1         </span><span class="comment">/* 0       1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define Index_Invalidate_SI              0x2         </span><span class="comment">/* 0       2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define Index_Writeback_Inv_SD           0x3         </span><span class="comment">/* 0       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define Index_Load_Tag_I                 0x4         </span><span class="comment">/* 1       0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define Index_Load_Tag_D                 0x5         </span><span class="comment">/* 1       1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define Index_Load_Tag_SI                0x6         </span><span class="comment">/* 1       2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define Index_Load_Tag_SD                0x7         </span><span class="comment">/* 1       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define Index_Store_Tag_I                0x8         </span><span class="comment">/* 2       0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define Index_Store_Tag_D                0x9         </span><span class="comment">/* 2       1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define Index_Store_Tag_SI               0xA         </span><span class="comment">/* 2       2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define Index_Store_Tag_SD               0xB         </span><span class="comment">/* 2       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define Create_Dirty_Exc_D               0xD         </span><span class="comment">/* 3       1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define Create_Dirty_Exc_SD              0xF         </span><span class="comment">/* 3       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define Hit_Invalidate_I                 0x10        </span><span class="comment">/* 4       0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define Hit_Invalidate_D                 0x11        </span><span class="comment">/* 4       1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define Hit_Invalidate_SI                0x12        </span><span class="comment">/* 4       2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define Hit_Invalidate_SD                0x13        </span><span class="comment">/* 4       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define Hit_Writeback_Inv_D              0x15        </span><span class="comment">/* 5       1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define Hit_Writeback_Inv_SD             0x17        </span><span class="comment">/* 5       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define Fill_I                           0x14        </span><span class="comment">/* 5       0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define Hit_Writeback_D                  0x19        </span><span class="comment">/* 6       1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define Hit_Writeback_SD                 0x1B        </span><span class="comment">/* 6       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define Hit_Writeback_I                  0x18        </span><span class="comment">/* 6       0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define Hit_Set_Virtual_SI               0x1E        </span><span class="comment">/* 7       2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define Hit_Set_Virtual_SD               0x1F        </span><span class="comment">/* 7       3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/* Disabled by chris -- horrible overload of common word.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">#ifndef WAIT</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">#define WAIT .word 0x42000020</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">#endif</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* Disabled by joel -- horrible overload of common word.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">#ifndef wait</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">#define wait .word 0x42000020</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">#endif wait</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">** TLB resource defines</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#if  __mips == 1</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define N_TLB_ENTRIES   64</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define TLB_PGSIZE  0x1000</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define RANDBASE    8</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define TLBLO_PFNMASK   0xfffff000</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define TLBLO_PFNSHIFT  12</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define TLBLO_N     0x800   </span><span class="comment">/* non-cacheable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define TLBLO_D     0x400   </span><span class="comment">/* writeable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define TLBLO_V     0x200   </span><span class="comment">/* valid bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define TLBLO_G     0x100   </span><span class="comment">/* global access bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define TLBHI_VPNMASK   0xfffff000</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define TLBHI_VPNSHIFT  12</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define TLBHI_PIDMASK   0xfc0</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define TLBHI_PIDSHIFT  6</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define TLBHI_NPID  64</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define TLBINX_PROBE    0x80000000</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define TLBINX_INXMASK  0x00003f00</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define TLBINX_INXSHIFT 8</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define TLBRAND_RANDMASK    0x00003f00</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define TLBRAND_RANDSHIFT   8</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define TLBCTXT_BASEMASK    0xffe00000</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define TLBCTXT_BASESHIFT   21</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define TLBCTXT_VPNMASK     0x001ffffc</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define TLBCTXT_VPNSHIFT    2</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#if  __mips == 3</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define N_TLB_ENTRIES   48</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define TLBHI_VPN2MASK  0xffffe000</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define TLBHI_PIDMASK   0x000000ff</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define TLBHI_NPID  256</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define TLBLO_PFNMASK   0x3fffffc0</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define TLBLO_PFNSHIFT  6</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define TLBLO_D     0x00000004  </span><span class="comment">/* writeable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define TLBLO_V     0x00000002  </span><span class="comment">/* valid bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define TLBLO_G     0x00000001  </span><span class="comment">/* global access bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define TLBLO_CMASK 0x00000038  </span><span class="comment">/* cache algorithm mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define TLBLO_CSHIFT    3</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define TLBLO_UNCACHED      (CFG_C_UNCACHED&lt;&lt;TLBLO_CSHIFT)</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define TLBLO_NONCOHERENT   (CFG_C_NONCOHERENT&lt;&lt;TLBLO_CSHIFT)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define TLBLO_COHERENTXCL   (CFG_C_COHERENTXCL&lt;&lt;TLBLO_CSHIFT)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define TLBLO_COHERENTXCLW  (CFG_C_COHERENTXCLW&lt;&lt;TLBLO_CSHIFT)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define TLBLO_COHERENTUPD   (CFG_C_COHERENTUPD&lt;&lt;TLBLO_CSHIFT)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define TLBINX_PROBE    0x80000000</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define TLBINX_INXMASK  0x0000003f</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define TLBRAND_RANDMASK    0x0000003f</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define TLBCTXT_BASEMASK    0xff800000</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define TLBCTXT_BASESHIFT   23</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define TLBCTXT_VPN2MASK    0x007ffff0</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define TLBCTXT_VPN2SHIFT   4</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define TLBPGMASK_MASK      0x01ffe000</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#if  __mips == 32</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define N_TLB_ENTRIES   16</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define TLBHI_VPN2MASK  0xffffe000</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define TLBHI_PIDMASK   0x000000ff</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define TLBHI_NPID  256</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define TLBLO_PFNMASK   0x3fffffc0</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define TLBLO_PFNSHIFT  6</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define TLBLO_D     0x00000004  </span><span class="comment">/* writeable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define TLBLO_V     0x00000002  </span><span class="comment">/* valid bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define TLBLO_G     0x00000001  </span><span class="comment">/* global access bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define TLBLO_CMASK 0x00000038  </span><span class="comment">/* cache algorithm mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define TLBLO_CSHIFT    3</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define TLBLO_UNCACHED      (CFG_C_UNCACHED&lt;&lt;TLBLO_CSHIFT)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define TLBLO_NONCOHERENT   (CFG_C_NONCOHERENT&lt;&lt;TLBLO_CSHIFT)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define TLBLO_COHERENTXCL   (CFG_C_COHERENTXCL&lt;&lt;TLBLO_CSHIFT)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define TLBLO_COHERENTXCLW  (CFG_C_COHERENTXCLW&lt;&lt;TLBLO_CSHIFT)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define TLBLO_COHERENTUPD   (CFG_C_COHERENTUPD&lt;&lt;TLBLO_CSHIFT)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define TLBINX_PROBE    0x80000000</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define TLBINX_INXMASK  0x0000003f</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define TLBRAND_RANDMASK    0x0000003f</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define TLBCTXT_BASEMASK    0xff800000</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define TLBCTXT_BASESHIFT   23</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define TLBCTXT_VPN2MASK    0x007ffff0</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define TLBCTXT_VPN2SHIFT   4</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define TLBPGMASK_MASK      0x01ffe000</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#if  __mips == 1</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">/* definitions for Debug and Cache Invalidate control (DCIC) register bits */</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define DCIC_TR     0x80000000  </span><span class="comment">/* Trap enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define DCIC_UD     0x40000000  </span><span class="comment">/* User debug enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define DCIC_KD     0x20000000  </span><span class="comment">/* Kernel debug enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define DCIC_TE     0x10000000  </span><span class="comment">/* Trace enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define DCIC_DW     0x08000000  </span><span class="comment">/* Enable data breakpoints on write */</span><span class="preprocessor"></span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define DCIC_DR     0x04000000  </span><span class="comment">/* Enable data breakpoints on read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define DCIC_DAE    0x02000000  </span><span class="comment">/* Enable data addresss breakpoints */</span><span class="preprocessor"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define DCIC_PCE    0x01000000  </span><span class="comment">/* Enable instruction breakpoints */</span><span class="preprocessor"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define DCIC_DE     0x00800000  </span><span class="comment">/* Debug enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define DCIC_DL     0x00008000  </span><span class="comment">/* Data cache line invalidate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define DCIC_IL     0x00004000  </span><span class="comment">/* Instruction cache line invalidate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define DCIC_D      0x00002000  </span><span class="comment">/* Data cache invalidate enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define DCIC_I      0x00001000  </span><span class="comment">/* Instr. cache invalidate enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define DCIC_T      0x00000020  </span><span class="comment">/* Trace, set by CPU */</span><span class="preprocessor"></span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define DCIC_W      0x00000010  </span><span class="comment">/* Write reference, set by CPU */</span><span class="preprocessor"></span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define DCIC_R      0x00000008  </span><span class="comment">/* Read reference, set by CPU */</span><span class="preprocessor"></span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define DCIC_DA     0x00000004  </span><span class="comment">/* Data address, set by CPU */</span><span class="preprocessor"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define DCIC_PC     0x00000002  </span><span class="comment">/* Program counter, set by CPU */</span><span class="preprocessor"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define DCIC_DB     0x00000001  </span><span class="comment">/* Debug, set by CPU */</span><span class="preprocessor"></span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define SR_CUMASK   0xf0000000  </span><span class="comment">/* coproc usable bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define SR_CU3      0x80000000  </span><span class="comment">/* Coprocessor 3 usable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define SR_CU2      0x40000000  </span><span class="comment">/* Coprocessor 2 usable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define SR_CU1      0x20000000  </span><span class="comment">/* Coprocessor 1 usable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define SR_CU0      0x10000000  </span><span class="comment">/* Coprocessor 0 usable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define SR_BEV      0x00400000  </span><span class="comment">/* use boot exception vectors */</span><span class="preprocessor"></span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* Cache control bits */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define SR_TS       0x00200000  </span><span class="comment">/* TLB shutdown */</span><span class="preprocessor"></span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define SR_PE       0x00100000  </span><span class="comment">/* cache parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define SR_CM       0x00080000  </span><span class="comment">/* cache miss */</span><span class="preprocessor"></span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define SR_PZ       0x00040000  </span><span class="comment">/* cache parity zero */</span><span class="preprocessor"></span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define SR_SWC      0x00020000  </span><span class="comment">/* swap cache */</span><span class="preprocessor"></span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define SR_ISC      0x00010000  </span><span class="comment">/* Isolate data cache */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">**  status register interrupt masks and bits</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define SR_IMASK    0x0000ff00  </span><span class="comment">/* Interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define SR_IMASK8   0x00000000  </span><span class="comment">/* mask level 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define SR_IMASK7   0x00008000  </span><span class="comment">/* mask level 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define SR_IMASK6   0x0000c000  </span><span class="comment">/* mask level 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define SR_IMASK5   0x0000e000  </span><span class="comment">/* mask level 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define SR_IMASK4   0x0000f000  </span><span class="comment">/* mask level 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define SR_IMASK3   0x0000f800  </span><span class="comment">/* mask level 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define SR_IMASK2   0x0000fc00  </span><span class="comment">/* mask level 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define SR_IMASK1   0x0000fe00  </span><span class="comment">/* mask level 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define SR_IMASK0   0x0000ff00  </span><span class="comment">/* mask level 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define SR_IMASKSHIFT   8</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define SR_IBIT8    0x00008000  </span><span class="comment">/* bit level 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define SR_IBIT7    0x00004000  </span><span class="comment">/* bit level 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define SR_IBIT6    0x00002000  </span><span class="comment">/* bit level 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define SR_IBIT5    0x00001000  </span><span class="comment">/* bit level 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define SR_IBIT4    0x00000800  </span><span class="comment">/* bit level 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define SR_IBIT3    0x00000400  </span><span class="comment">/* bit level 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define SR_IBIT2    0x00000200  </span><span class="comment">/* bit level 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define SR_IBIT1    0x00000100  </span><span class="comment">/* bit level 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define SR_KUO      0x00000020  </span><span class="comment">/* old kernel/user, 0 =&gt; k, 1 =&gt; u */</span><span class="preprocessor"></span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define SR_IEO      0x00000010  </span><span class="comment">/* old interrupt enable, 1 =&gt; enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define SR_KUP      0x00000008  </span><span class="comment">/* prev kernel/user, 0 =&gt; k, 1 =&gt; u */</span><span class="preprocessor"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define SR_IEP      0x00000004  </span><span class="comment">/* prev interrupt enable, 1 =&gt; enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define SR_KUC      0x00000002  </span><span class="comment">/* cur kernel/user, 0 =&gt; k, 1 =&gt; u */</span><span class="preprocessor"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define SR_IEC      0x00000001  </span><span class="comment">/* cur interrupt enable, 1 =&gt; enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#if  __mips == 3</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define SR_CUMASK   0xf0000000  </span><span class="comment">/* coproc usable bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define SR_CU3      0x80000000  </span><span class="comment">/* Coprocessor 3 usable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define SR_CU2      0x40000000  </span><span class="comment">/* Coprocessor 2 usable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define SR_CU1      0x20000000  </span><span class="comment">/* Coprocessor 1 usable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define SR_CU0      0x10000000  </span><span class="comment">/* Coprocessor 0 usable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define SR_RP       0x08000000      </span><span class="comment">/* Reduced power operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define SR_FR       0x04000000  </span><span class="comment">/* Additional floating point registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define SR_RE       0x02000000  </span><span class="comment">/* Reverse endian in user mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define SR_BEV      0x00400000  </span><span class="comment">/* Use boot exception vectors */</span><span class="preprocessor"></span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define SR_TS       0x00200000  </span><span class="comment">/* TLB shutdown */</span><span class="preprocessor"></span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define SR_SR       0x00100000  </span><span class="comment">/* Soft reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define SR_CH       0x00040000  </span><span class="comment">/* Cache hit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define SR_CE       0x00020000  </span><span class="comment">/* Use cache ECC  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define SR_DE       0x00010000  </span><span class="comment">/* Disable cache exceptions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">**  status register interrupt masks and bits</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define SR_IMASK    0x0000ff00  </span><span class="comment">/* Interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define SR_IMASK8   0x00000000  </span><span class="comment">/* mask level 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define SR_IMASK7   0x00008000  </span><span class="comment">/* mask level 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define SR_IMASK6   0x0000c000  </span><span class="comment">/* mask level 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define SR_IMASK5   0x0000e000  </span><span class="comment">/* mask level 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define SR_IMASK4   0x0000f000  </span><span class="comment">/* mask level 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define SR_IMASK3   0x0000f800  </span><span class="comment">/* mask level 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define SR_IMASK2   0x0000fc00  </span><span class="comment">/* mask level 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define SR_IMASK1   0x0000fe00  </span><span class="comment">/* mask level 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define SR_IMASK0   0x0000ff00  </span><span class="comment">/* mask level 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define SR_IMASKSHIFT   8</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define SR_IBIT8    0x00008000  </span><span class="comment">/* bit level 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define SR_IBIT7    0x00004000  </span><span class="comment">/* bit level 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define SR_IBIT6    0x00002000  </span><span class="comment">/* bit level 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define SR_IBIT5    0x00001000  </span><span class="comment">/* bit level 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define SR_IBIT4    0x00000800  </span><span class="comment">/* bit level 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define SR_IBIT3    0x00000400  </span><span class="comment">/* bit level 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define SR_IBIT2    0x00000200  </span><span class="comment">/* bit level 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define SR_IBIT1    0x00000100  </span><span class="comment">/* bit level 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define SR_KSMASK   0x00000018  </span><span class="comment">/* Kernel mode mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define SR_KSUSER   0x00000010  </span><span class="comment">/* User mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define SR_KSSUPER  0x00000008  </span><span class="comment">/* Supervisor mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define SR_KSKERNEL 0x00000000  </span><span class="comment">/* Kernel mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define SR_ERL      0x00000004  </span><span class="comment">/* Error level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define SR_EXL      0x00000002  </span><span class="comment">/* Exception level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define SR_IE       0x00000001  </span><span class="comment">/* Interrupts enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#if  __mips == 32</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define SR_CUMASK   0xf0000000  </span><span class="comment">/* coproc usable bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define SR_CU3      0x80000000  </span><span class="comment">/* Coprocessor 3 usable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define SR_CU2      0x40000000  </span><span class="comment">/* Coprocessor 2 usable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define SR_CU1      0x20000000  </span><span class="comment">/* Coprocessor 1 usable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define SR_CU0      0x10000000  </span><span class="comment">/* Coprocessor 0 usable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define SR_RP       0x08000000      </span><span class="comment">/* Reduced power operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define SR_FR       0x04000000  </span><span class="comment">/* Additional floating point registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define SR_RE       0x02000000  </span><span class="comment">/* Reverse endian in user mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define SR_BEV      0x00400000  </span><span class="comment">/* Use boot exception vectors */</span><span class="preprocessor"></span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define SR_TS       0x00200000  </span><span class="comment">/* TLB shutdown */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define SR_SR       0x00100000  </span><span class="comment">/* Soft reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define SR_CH       0x00040000  </span><span class="comment">/* Cache hit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define SR_CE       0x00020000  </span><span class="comment">/* Use cache ECC  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define SR_DE       0x00010000  </span><span class="comment">/* Disable cache exceptions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">**  status register interrupt masks and bits</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define SR_IMASK    0x0000ff00  </span><span class="comment">/* Interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define SR_IMASK8   0x00000000  </span><span class="comment">/* mask level 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define SR_IMASK7   0x00008000  </span><span class="comment">/* mask level 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define SR_IMASK6   0x0000c000  </span><span class="comment">/* mask level 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define SR_IMASK5   0x0000e000  </span><span class="comment">/* mask level 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define SR_IMASK4   0x0000f000  </span><span class="comment">/* mask level 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define SR_IMASK3   0x0000f800  </span><span class="comment">/* mask level 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define SR_IMASK2   0x0000fc00  </span><span class="comment">/* mask level 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define SR_IMASK1   0x0000fe00  </span><span class="comment">/* mask level 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define SR_IMASK0   0x0000ff00  </span><span class="comment">/* mask level 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define SR_IMASKSHIFT   8</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define SR_IBIT8    0x00008000  </span><span class="comment">/* bit level 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define SR_IBIT7    0x00004000  </span><span class="comment">/* bit level 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define SR_IBIT6    0x00002000  </span><span class="comment">/* bit level 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define SR_IBIT5    0x00001000  </span><span class="comment">/* bit level 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define SR_IBIT4    0x00000800  </span><span class="comment">/* bit level 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define SR_IBIT3    0x00000400  </span><span class="comment">/* bit level 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define SR_IBIT2    0x00000200  </span><span class="comment">/* bit level 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define SR_IBIT1    0x00000100  </span><span class="comment">/* bit level 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define SR_KSMASK   0x00000018  </span><span class="comment">/* Kernel mode mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define SR_KSUSER   0x00000010  </span><span class="comment">/* User mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define SR_KSSUPER  0x00000008  </span><span class="comment">/* Supervisor mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define SR_KSKERNEL 0x00000000  </span><span class="comment">/* Kernel mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define SR_ERL      0x00000004  </span><span class="comment">/* Error level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define SR_EXL      0x00000002  </span><span class="comment">/* Exception level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define SR_IE       0x00000001  </span><span class="comment">/* Interrupts enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"> * Cause Register</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define CAUSE_BD    0x80000000  </span><span class="comment">/* Branch delay slot */</span><span class="preprocessor"></span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define CAUSE_BT    0x40000000  </span><span class="comment">/* Branch Taken */</span><span class="preprocessor"></span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define CAUSE_CEMASK    0x30000000  </span><span class="comment">/* coprocessor error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define CAUSE_CESHIFT   28</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define CAUSE_IPMASK    0x0000FF00  </span><span class="comment">/* Pending interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define CAUSE_IPSHIFT   8</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define CAUSE_EXCMASK   0x0000003C  </span><span class="comment">/* Cause code bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define CAUSE_EXCSHIFT  2</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#ifndef XDS</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">**  Coprocessor 0 registers</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define C0_INX      $0      </span><span class="comment">/* tlb index */</span><span class="preprocessor"></span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define C0_RAND     $1      </span><span class="comment">/* tlb random */</span><span class="preprocessor"></span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#if  __mips == 1</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define C0_TLBLO    $2      </span><span class="comment">/* tlb entry low */</span><span class="preprocessor"></span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#if  __mips == 3</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define C0_TLBLO0   $2      </span><span class="comment">/* tlb entry low 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define C0_TLBLO1   $3      </span><span class="comment">/* tlb entry low 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#if  __mips == 32</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define C0_TLBLO0   $2      </span><span class="comment">/* tlb entry low 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define C0_TLBLO1   $3      </span><span class="comment">/* tlb entry low 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define C0_CTXT     $4      </span><span class="comment">/* tlb context */</span><span class="preprocessor"></span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#if  __mips == 3</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define C0_PAGEMASK $5      </span><span class="comment">/* tlb page mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define C0_WIRED    $6      </span><span class="comment">/* number of wired tlb entries */</span><span class="preprocessor"></span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#if  __mips == 32</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define C0_PAGEMASK $5      </span><span class="comment">/* tlb page mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define C0_WIRED    $6      </span><span class="comment">/* number of wired tlb entries */</span><span class="preprocessor"></span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#if  __mips == 1</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define C0_TAR          $6</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define C0_BADVADDR $8      </span><span class="comment">/* bad virtual address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#if  __mips == 3</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define C0_COUNT    $9      </span><span class="comment">/* cycle count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#if  __mips == 32</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define C0_COUNT    $9      </span><span class="comment">/* cycle count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define C0_TLBHI    $10     </span><span class="comment">/* tlb entry hi */</span><span class="preprocessor"></span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#if  __mips == 3</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define C0_COMPARE  $11     </span><span class="comment">/* cyccle count comparator  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#if  __mips == 32</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define C0_COMPARE  $11     </span><span class="comment">/* cyccle count comparator  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define C0_SR       $12     </span><span class="comment">/* status register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define C0_CAUSE    $13     </span><span class="comment">/* exception cause */</span><span class="preprocessor"></span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define C0_EPC      $14     </span><span class="comment">/* exception pc */</span><span class="preprocessor"></span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define C0_PRID     $15     </span><span class="comment">/* revision identifier */</span><span class="preprocessor"></span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#if  __mips == 1</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define C0_CONFIG   $3     </span><span class="comment">/* configuration register R3081*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#if  __mips == 3</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define C0_CONFIG   $16     </span><span class="comment">/* configuration register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define C0_LLADDR   $17     </span><span class="comment">/* linked load address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define C0_WATCHLO  $18     </span><span class="comment">/* watchpoint trap register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define C0_WATCHHI  $19     </span><span class="comment">/* watchpoint trap register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define C0_XCTXT    $20     </span><span class="comment">/* extended tlb context */</span><span class="preprocessor"></span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define C0_ECC      $26     </span><span class="comment">/* secondary cache ECC control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define C0_CACHEERR $27     </span><span class="comment">/* cache error status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define C0_TAGLO    $28     </span><span class="comment">/* cache tag lo */</span><span class="preprocessor"></span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define C0_TAGHI    $29     </span><span class="comment">/* cache tag hi */</span><span class="preprocessor"></span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define C0_ERRPC    $30     </span><span class="comment">/* cache error pc */</span><span class="preprocessor"></span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#if  __mips == 32</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define C0_CONFIG   $16     </span><span class="comment">/* configuration register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define C0_LLADDR   $17     </span><span class="comment">/* linked load address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define C0_WATCHLO  $18     </span><span class="comment">/* watchpoint trap register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define C0_WATCHHI  $19     </span><span class="comment">/* watchpoint trap register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define C0_XCTXT    $20     </span><span class="comment">/* extended tlb context */</span><span class="preprocessor"></span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define C0_ECC      $26     </span><span class="comment">/* secondary cache ECC control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define C0_CACHEERR $27     </span><span class="comment">/* cache error status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define C0_TAGLO    $28     </span><span class="comment">/* cache tag lo */</span><span class="preprocessor"></span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define C0_TAGHI    $29     </span><span class="comment">/* cache tag hi */</span><span class="preprocessor"></span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define C0_ERRPC    $30     </span><span class="comment">/* cache error pc */</span><span class="preprocessor"></span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define C1_REVISION     $0</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define C1_STATUS       $31</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* XDS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#ifdef R4650</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define IWATCH $18</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define DWATCH $19</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define IBASE  $0</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define IBOUND $1</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define DBASE  $2</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define DBOUND $3</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define CALG    $17</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _RTEMS_MIPS_IDTCPU_H */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
