$date
	Sun Sep 25 22:05:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flop $end
$var wire 1 ! clk $end
$upscope $end
$scope module flop $end
$var wire 4 " d [3:0] $end
$upscope $end
$scope module flop $end
$var reg 4 # q [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz #
bz "
1!
$end
#5000000
b0 "
0!
#10000000
b0 #
1!
#15000000
b1 "
0!
#20000000
b1 #
1!
#25000000
b10 "
0!
#30000000
b10 #
1!
#35000000
b11 "
0!
#40000000
b11 #
1!
#45000000
b100 "
0!
#50000000
b100 #
1!
#55000000
b101 "
0!
#60000000
b101 #
1!
#65000000
b110 "
0!
#70000000
b110 #
1!
#75000000
b111 "
0!
#80000000
b111 #
1!
#85000000
b1000 "
0!
#90000000
b1000 #
1!
#95000000
b1001 "
0!
#100000000
b1001 #
1!
#105000000
b1010 "
0!
#110000000
b1010 #
1!
#115000000
b1011 "
0!
#120000000
b1011 #
1!
#125000000
b1100 "
0!
#130000000
b1100 #
1!
#135000000
b1101 "
0!
#140000000
b1101 #
1!
#145000000
b1110 "
0!
#150000000
b1110 #
1!
#155000000
b1111 "
0!
#160000000
b1111 #
1!
#165000000
0!
#165000001
