

================================================================
== Vivado HLS Report for 'StreamingFCLayer_Batch_3'
================================================================
* Date:           Wed Jul 15 16:51:46 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        project_StreamingFCLayer_Batch_3
* Solution:       sol1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.571|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.29>
ST_2 : Operation 5 [2/2] (6.29ns)   --->   "call fastcc void @Matrix_Vector_Activa(i8* %in0_V_V, i320* %out_V_V, i80* %weights_V_V)" [/tmp/finn_dev_justin/code_gen_ipgen_StreamingFCLayer_Batch_3___npb2_n/top_StreamingFCLayer_Batch_3.cpp:37]   --->   Operation 5 'call' <Predicate = true> <Delay = 6.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.20>
ST_3 : Operation 6 [1/2] (7.20ns)   --->   "call fastcc void @Matrix_Vector_Activa(i8* %in0_V_V, i320* %out_V_V, i80* %weights_V_V)" [/tmp/finn_dev_justin/code_gen_ipgen_StreamingFCLayer_Batch_3___npb2_n/top_StreamingFCLayer_Batch_3.cpp:37]   --->   Operation 6 'call' <Predicate = true> <Delay = 7.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in0_V_V), !map !128"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i80* %weights_V_V), !map !132"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i320* %out_V_V), !map !136"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @StreamingFCLayer_Bat) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/tmp/finn_dev_justin/code_gen_ipgen_StreamingFCLayer_Batch_3___npb2_n/top_StreamingFCLayer_Batch_3.cpp:30]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i320* %out_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/tmp/finn_dev_justin/code_gen_ipgen_StreamingFCLayer_Batch_3___npb2_n/top_StreamingFCLayer_Batch_3.cpp:31]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/tmp/finn_dev_justin/code_gen_ipgen_StreamingFCLayer_Batch_3___npb2_n/top_StreamingFCLayer_Batch_3.cpp:34]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i80* %weights_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/tmp/finn_dev_justin/code_gen_ipgen_StreamingFCLayer_Batch_3___npb2_n/top_StreamingFCLayer_Batch_3.cpp:35]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [/tmp/finn_dev_justin/code_gen_ipgen_StreamingFCLayer_Batch_3___npb2_n/top_StreamingFCLayer_Batch_3.cpp:39]   --->   Operation 15 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 6.3ns
The critical path consists of the following:
	'call' operation (/tmp/finn_dev_justin/code_gen_ipgen_StreamingFCLayer_Batch_3___npb2_n/top_StreamingFCLayer_Batch_3.cpp:37) to 'Matrix_Vector_Activa' [12]  (6.3 ns)

 <State 3>: 7.21ns
The critical path consists of the following:
	'call' operation (/tmp/finn_dev_justin/code_gen_ipgen_StreamingFCLayer_Batch_3___npb2_n/top_StreamingFCLayer_Batch_3.cpp:37) to 'Matrix_Vector_Activa' [12]  (7.21 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
