Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Jul  7 15:34:23 2019
| Host         : travis-job-514697b1-95f3-4df8-8597-c34db8fb0127 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   211 |
| Unused register locations in slices containing registers |   399 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             170 |           78 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |            1195 |          438 |
| Yes          | No                    | No                     |             172 |           53 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2592 |          881 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
| Clock Signal |                                           Enable Signal                                          |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  sys_clk     |                                                                                                  | netsoc_netsoc_sdram_tccdcon_ready_i_1_n_0                 |                1 |              1 |
|  clk200_clk  |                                                                                                  |                                                           |                1 |              1 |
|  sys_clk     | netsoc_spiflash_i_i_1_n_0                                                                        | sys_rst                                                   |                1 |              1 |
|  sys_clk     | netsoc_oled_spimaster_set_clk                                                                    | netsoc_oled_spi_pads_clk_i_1_n_0                          |                1 |              1 |
|  sys_clk     | netsoc_netsoc_sdram_tfawcon_ready_reg017_in                                                      | netsoc_netsoc_sdram_tfawcon_ready_i_1_n_0                 |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                                | sys_rst                                                   |                1 |              1 |
|  sys_clk     | netsoc_oled_spi_pads_mosi                                                                        | sys_rst                                                   |                1 |              1 |
|  eth_rx_clk  |                                                                                                  | ethphy_reset0                                             |                1 |              2 |
|  sys_clk     |                                                                                                  | xilinxasyncresetsynchronizerimpl0                         |                1 |              2 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_offset[3]_i_1_n_0                                        | lm32_cpu/instruction_unit/icache/SR[0]                    |                1 |              2 |
|  eth_tx_clk  |                                                                                                  | ethphy_reset0                                             |                1 |              2 |
|  clk200_clk  |                                                                                                  | xilinxasyncresetsynchronizerimpl0                         |                1 |              2 |
|  sys_clk     | bankmachine5_next_state                                                                          | sys_rst                                                   |                2 |              4 |
|  sys_clk     | netsoc_csrbankarray_csrbank1_half_sys8x_taps0_re                                                 | sys_rst                                                   |                4 |              4 |
|  sys_clk     | bankmachine2_next_state                                                                          | sys_rst                                                   |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                   |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                   |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                   |                1 |              4 |
|  sys_clk     | bankmachine0_next_state                                                                          | sys_rst                                                   |                2 |              4 |
|  clk200_clk  | netsoc_reset_counter[3]_i_1_n_0                                                                  | clk200_rst                                                |                1 |              4 |
|  sys_clk     | multiplexer_next_state                                                                           | sys_rst                                                   |                2 |              4 |
|  sys_clk     | netsoc_netsoc_sdram_time1[3]_i_1_n_0                                                             | sys_rst                                                   |                2 |              4 |
|  sys_clk     | netsoc_csrbankarray_csrbank7_bitbang0_re                                                         | sys_rst                                                   |                1 |              4 |
|  sys_clk     | bankmachine4_next_state                                                                          | sys_rst                                                   |                2 |              4 |
|  sys_clk     | netsoc_uart_rx_fifo_syncfifo_re                                                                  | sys_rst                                                   |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                   |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                   |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                   |                1 |              4 |
|  sys_clk     | netsoc_uart_tx_fifo_wrport_we                                                                    | sys_rst                                                   |                1 |              4 |
|  sys_clk     | bankmachine3_next_state                                                                          | sys_rst                                                   |                2 |              4 |
|  sys_clk     | bankmachine1_next_state                                                                          | sys_rst                                                   |                2 |              4 |
|  sys_clk     | netsoc_uart_phy_sink_ready1369_out                                                               | netsoc_uart_phy_tx_bitcount[3]_i_1_n_0                    |                1 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/state[3]_i_1_n_0                                                | lm32_cpu/instruction_unit/icache/SR[0]                    |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                   |                2 |              4 |
|  sys_clk     | bankmachine6_next_state                                                                          | sys_rst                                                   |                2 |              4 |
|  sys_clk     | bankmachine7_next_state                                                                          | sys_rst                                                   |                2 |              4 |
|  sys_clk     | netsoc_uart_rx_fifo_wrport_we                                                                    | sys_rst                                                   |                1 |              4 |
|  sys_clk     | netsoc_uart_tx_fifo_syncfifo_re                                                                  | sys_rst                                                   |                1 |              4 |
|  sys_clk     | netsoc_csrbankarray_csrbank5_gpio_out0_re                                                        | sys_rst                                                   |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                   |                1 |              4 |
|  sys_clk     |                                                                                                  | netsoc_oled_spi_pads_clk_i_1_n_0                          |                1 |              4 |
|  sys_clk     | netsoc_uart_phy_rx_bitcount                                                                      | netsoc_uart_phy_rx_bitcount[3]_i_1_n_0                    |                1 |              4 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface7_bank_bus_dat_r[3]_i_1_n_0  |                1 |              4 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface1_bank_bus_dat_r[3]_i_1_n_0  |                4 |              4 |
|  eth_tx_clk  | liteethmacgap_state                                                                              | ethmac_tx_gap_inserter_sink_ready                         |                1 |              4 |
|  sys_clk     | netsoc_uart_rx_fifo_level0[4]_i_1_n_0                                                            | sys_rst                                                   |                2 |              5 |
|  sys_clk     | netsoc_uart_tx_fifo_level0[4]_i_1_n_0                                                            | sys_rst                                                   |                2 |              5 |
|  sys_clk     | netsoc_netsoc_sdram_time0[4]_i_1_n_0                                                             | sys_rst                                                   |                2 |              5 |
|  sys_clk     | netsoc_netsoc_sdram_storage_full[3]_i_1_n_0                                                      | sys_rst                                                   |                2 |              5 |
|  sys_clk     | netsoc_csrbankarray_csrbank6_dfii_pi0_command0_re                                                | sys_rst                                                   |                4 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_generator_counter                                                            | sys_rst                                                   |                2 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_command_storage_full[5]_i_1_n_0                               | sys_rst                                                   |                2 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_command_storage_full[5]_i_1_n_0                               | sys_rst                                                   |                3 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_command_storage_full[5]_i_1_n_0                               | sys_rst                                                   |                2 |              6 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0]    | lm32_cpu/load_store_unit/dcache/SR[0]                     |                1 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_address_storage_full[14]_i_1_n_0                              | sys_rst                                                   |                2 |              7 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_address_storage_full[14]_i_1_n_0                              | sys_rst                                                   |                2 |              7 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_address_storage_full[14]_i_1_n_0                              | sys_rst                                                   |                1 |              7 |
|  sys_clk     | netsoc_oled_spimaster_sr_mosi[7]                                                                 | sys_rst                                                   |                2 |              7 |
|  sys_clk     | netsoc_info_dna_cnt[6]_i_1_n_0                                                                   | sys_rst                                                   |                3 |              7 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_address_storage_full[14]_i_1_n_0                              | sys_rst                                                   |                2 |              7 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                               | sys_rst                                                   |                2 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface5_bank_bus_dat_r[7]_i_1_n_0  |                5 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface9_bank_bus_dat_r[7]_i_1_n_0  |                4 |              8 |
|  sys_clk     | netsoc_netsoc_reload_storage_full[7]_i_1_n_0                                                     | sys_rst                                                   |                5 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface6_bank_bus_dat_r[7]_i_1_n_0  |                8 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface0_bank_bus_dat_r[7]_i_1_n_0  |                4 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/flush_set[7]_i_1__0_n_0                                          | lm32_cpu/instruction_unit/icache/SR[0]                    |                2 |              8 |
|  sys_clk     | netsoc_uart_phy_rx_reg                                                                           | sys_rst                                                   |                1 |              8 |
|  sys_clk     | p_4_out[23]                                                                                      | sys_rst                                                   |                1 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                               | sys_rst                                                   |                4 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface8_bank_bus_dat_r[7]_i_1_n_0  |                7 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                               | sys_rst                                                   |                4 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                               | sys_rst                                                   |                2 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface10_bank_bus_dat_r[7]_i_1_n_0 |                4 |              8 |
|  sys_clk     | netsoc_netsoc_ctrl_storage_full[31]_i_1_n_0                                                      | sys_rst                                                   |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                               | sys_rst                                                   |                3 |              8 |
|  sys_clk     | netsoc_uart_rx_fifo_syncfifo_re                                                                  |                                                           |                2 |              8 |
|  sys_clk     | netsoc_netsoc_reload_storage_full[23]_i_1_n_0                                                    | sys_rst                                                   |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                                | sys_rst                                                   |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                               | sys_rst                                                   |                2 |              8 |
|  sys_clk     | netsoc_uart_tx_fifo_syncfifo_re                                                                  |                                                           |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                               | sys_rst                                                   |                5 |              8 |
|  sys_clk     | netsoc_netsoc_load_storage_full[31]_i_1_n_0                                                      | sys_rst                                                   |                2 |              8 |
|  sys_clk     | netsoc_csrbankarray_csrbank5_spi_length0_re                                                      | sys_rst                                                   |                1 |              8 |
|  sys_clk     | p_4_out[7]                                                                                       | sys_rst                                                   |                1 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                               | sys_rst                                                   |                3 |              8 |
|  sys_clk     | netsoc_netsoc_ctrl_storage_full[7]_i_1_n_0                                                       | sys_rst                                                   |                3 |              8 |
|  sys_clk     | p_4_out[31]                                                                                      | sys_rst                                                   |                1 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                               | sys_rst                                                   |                2 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface2_bank_bus_dat_r[7]_i_1_n_0  |                7 |              8 |
|  sys_clk     | netsoc_netsoc_load_storage_full[7]_i_1_n_0                                                       | sys_rst                                                   |                2 |              8 |
|  sys_clk     | netsoc_netsoc_reload_storage_full[31]_i_1_n_0                                                    | sys_rst                                                   |                1 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                                | sys_rst                                                   |                4 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                               | sys_rst                                                   |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                               | sys_rst                                                   |                3 |              8 |
|  sys_clk     | netsoc_uart_phy_tx_reg[7]_i_1_n_0                                                                | sys_rst                                                   |                2 |              8 |
|  sys_clk     | netsoc_netsoc_ctrl_storage_full[15]_i_1_n_0                                                      | sys_rst                                                   |                4 |              8 |
|  sys_clk     | netsoc_bridge_cmd[7]_i_1_n_0                                                                     |                                                           |                3 |              8 |
|  sys_clk     | netsoc_bridge_length_ce                                                                          |                                                           |                2 |              8 |
|  sys_clk     | p_4_out[15]                                                                                      | sys_rst                                                   |                2 |              8 |
|  sys_clk     | netsoc_uart_phy_source_payload_data                                                              | sys_rst                                                   |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                               | sys_rst                                                   |                2 |              8 |
|  sys_clk     | netsoc_netsoc_load_storage_full[15]_i_1_n_0                                                      | sys_rst                                                   |                3 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/E[0]                                                                    | sys_rst                                                   |                3 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface4_bank_bus_dat_r[7]_i_1_n_0  |                7 |              8 |
|  sys_clk     | netsoc_spiflash_i                                                                                | sys_rst                                                   |                4 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                               | sys_rst                                                   |                2 |              8 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/flush_set[7]_i_1_n_0                                            | lm32_cpu/instruction_unit/icache/SR[0]                    |                3 |              8 |
|  sys_clk     | netsoc_oled_spimaster_inc_cnt                                                                    | netsoc_oled_spimaster_cnt[7]_i_1_n_0                      |                2 |              8 |
|  sys_clk     | netsoc_netsoc_load_storage_full[23]_i_1_n_0                                                      | sys_rst                                                   |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0                               | sys_rst                                                   |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                                | sys_rst                                                   |                4 |              8 |
|  sys_clk     | netsoc_netsoc_ctrl_storage_full[23]_i_1_n_0                                                      | sys_rst                                                   |                4 |              8 |
|  sys_clk     | netsoc_oled_spimaster_mosi_storage_full[7]_i_1_n_0                                               | sys_rst                                                   |                1 |              8 |
|  sys_clk     | netsoc_netsoc_reload_storage_full[15]_i_1_n_0                                                    | sys_rst                                                   |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                                | sys_rst                                                   |                5 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                               | sys_rst                                                   |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                               | sys_rst                                                   |                4 |              8 |
|  sys_clk     | ethmac_reader_length_storage_full[7]_i_1_n_0                                                     | sys_rst                                                   |                4 |              8 |
|  sys_clk     | ethmac_reader_counter_ce                                                                         | ethmac_reader_counter[10]_i_1_n_0                         |                3 |              9 |
|  sys_clk     | ethphy_counter_ce                                                                                | sys_rst                                                   |                3 |              9 |
|  eth_rx_clk  |                                                                                                  | ethmac_crc32_checker_syncfifo_produce[2]_i_1_n_0          |                2 |              9 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/valid_f2                                                         |                                                           |                6 |             10 |
|  eth_rx_clk  | ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0                                    | eth_rx_rst                                                |                2 |             10 |
|  eth_rx_clk  | ethmac_rx_converter_converter_source_payload_data[19]_i_1_n_0                                    | eth_rx_rst                                                |                3 |             10 |
|  eth_rx_clk  | ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0                                     | eth_rx_rst                                                |                2 |             10 |
|  eth_rx_clk  | ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0                                    | eth_rx_rst                                                |                5 |             10 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_0               |                                                           |                5 |             10 |
|  sys_clk     | netsoc_netsoc_sdram_timer_count[9]_i_2_n_0                                                       | netsoc_netsoc_sdram_timer_count[9]_i_1_n_0                |                4 |             10 |
|  sys_clk     | netsoc_info_temperature_status                                                                   | sys_rst                                                   |                5 |             12 |
|  sys_clk     | netsoc_info_vccbram_status                                                                       | sys_rst                                                   |                4 |             12 |
|  sys_clk     | netsoc_info_vccint_status                                                                        | sys_rst                                                   |                4 |             12 |
|  sys_clk     | netsoc_info_vccaux_status                                                                        | sys_rst                                                   |                3 |             12 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine4_row                                                             | sys_rst                                                   |                3 |             15 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine2_row                                                             | sys_rst                                                   |                3 |             15 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine1_row                                                             | sys_rst                                                   |                5 |             15 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine7_row                                                             | sys_rst                                                   |                4 |             15 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine0_row[14]_i_1_n_0                                                 | sys_rst                                                   |                4 |             15 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine6_row                                                             | sys_rst                                                   |                3 |             15 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine5_row                                                             | sys_rst                                                   |                4 |             15 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine3_row                                                             | sys_rst                                                   |                4 |             15 |
|  eth_tx_clk  | ethmac_padding_inserter_counter_ce                                                               | ethmac_padding_inserter_counter[14]                       |                4 |             15 |
|  sys_clk     | netsoc_uart_rx_fifo_wrport_we                                                                    |                                                           |                2 |             16 |
|  sys_clk     | netsoc_uart_tx_fifo_wrport_we                                                                    |                                                           |                2 |             16 |
|  sys_clk     | storage_14_reg_0_1_0_5_i_1_n_0                                                                   |                                                           |                2 |             16 |
|  eth_rx_clk  | ethmac_crc32_checker_syncfifo_wrport_we                                                          |                                                           |                2 |             16 |
|  eth_rx_clk  |                                                                                                  |                                                           |                6 |             19 |
|  sys_clk     | lm32_cpu/instruction_unit/icache_refill_data_reg[31]_1                                           | lm32_cpu/load_store_unit/netsoc_count_reg[0]              |                5 |             20 |
|  eth_tx_clk  |                                                                                                  | eth_tx_rst                                                |                9 |             21 |
|  sys_clk     | netsoc_spiflash_sr[31]_i_1_n_0                                                                   | sys_rst                                                   |               14 |             22 |
|  eth_tx_clk  |                                                                                                  |                                                           |                6 |             22 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/eba_reg[9][0]                                                    | lm32_cpu/instruction_unit/icache/SR[0]                    |               10 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine7_cmd_buffer_pipe_ce                                              | sys_rst                                                   |                7 |             24 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine3_cmd_buffer_pipe_ce                                              | sys_rst                                                   |                6 |             24 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine2_cmd_buffer_pipe_ce                                              | sys_rst                                                   |                8 |             24 |
|  sys_clk     | netsoc_netsoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                                 | netsoc_netsoc_sdram_bandwidth_nwrites                     |                6 |             24 |
|  sys_clk     | netsoc_a7ddrphy_bitslip0_value                                                                   | netsoc_a7ddrphy_bitslip7_value                            |               12 |             24 |
|  sys_clk     | netsoc_netsoc_sdram_bandwidth_nreads                                                             | netsoc_netsoc_sdram_bandwidth_nwrites                     |                6 |             24 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine5_cmd_buffer_pipe_ce                                              | sys_rst                                                   |                8 |             24 |
|  sys_clk     | sel                                                                                              | netsoc_bridge_count[0]_i_1_n_0                            |                6 |             24 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine6_cmd_buffer_pipe_ce                                              | sys_rst                                                   |                8 |             24 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine4_cmd_buffer_pipe_ce                                              | sys_rst                                                   |                8 |             24 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine0_cmd_buffer_pipe_ce                                              | sys_rst                                                   |                8 |             24 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce                                              | sys_rst                                                   |                7 |             24 |
|  sys_clk     | netsoc_a7ddrphy_bitslip8_value                                                                   | netsoc_a7ddrphy_bitslip15_value                           |               11 |             24 |
|  eth_rx_clk  |                                                                                                  | eth_rx_rst                                                |               11 |             27 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/i_adr_o_reg[30]                                                 | lm32_cpu/instruction_unit/icache/SR[0]                    |               14 |             28 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/refill_address[31]_i_1_n_0                                       |                                                           |                8 |             28 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/restart_address_reg[31][0]                                       | lm32_cpu/instruction_unit/icache/SR[0]                    |               10 |             30 |
|  sys_clk     | netsoc_bridge_address_ce                                                                         |                                                           |                9 |             30 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_0                                   |                                                           |                7 |             30 |
|  sys_clk     |                                                                                                  | netsoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0          |                8 |             31 |
|  sys_clk     | lm32_cpu/instruction_unit/E[0]                                                                   | lm32_cpu/instruction_unit/icache/SR[0]                    |               11 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]      |                                                           |                4 |             32 |
|  sys_clk     | netsoc_netsoc_ctrl_bus_errors                                                                    | sys_rst                                                   |                8 |             32 |
|  sys_clk     | netsoc_netsoc_update_value_re                                                                    | sys_rst                                                   |               10 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]      |                                                           |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/wb_load_complete                                                        | lm32_cpu/instruction_unit/icache/SR[0]                    |               12 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]      |                                                           |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_bridge_data_reg[0][0]                                            |                                                           |                9 |             32 |
|  sys_clk     | ethmac_writer_errors_status_next_value_ce                                                        | sys_rst                                                   |                9 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]      |                                                           |                4 |             32 |
|  sys_clk     |                                                                                                  | netsoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0          |                8 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]      |                                                           |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/im_reg[31][0]                                                    | lm32_cpu/instruction_unit/icache/SR[0]                    |               22 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/icache_refill_data_reg[31]                                              | lm32_cpu/instruction_unit/icache/SR[0]                    |                9 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]      |                                                           |                4 |             32 |
|  sys_clk     | ethmac_ps_preamble_error_o                                                                       | sys_rst                                                   |                8 |             32 |
|  sys_clk     | lm32_cpu/mc_arithmetic/result_x_reg[0]_0                                                         | lm32_cpu/instruction_unit/icache/SR[0]                    |                7 |             32 |
|  eth_rx_clk  | ethmac_crc32_checker_crc_ce                                                                      | ethmac_crc32_checker_syncfifo_produce[2]_i_1_n_0          |               13 |             32 |
|  sys_clk     | ethmac_ps_crc_error_o                                                                            | sys_rst                                                   |                8 |             32 |
|  eth_tx_clk  | ethmac_crc32_inserter_ce                                                                         | ethmac_crc32_inserter_reg                                 |               11 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]      |                                                           |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/netsoc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]      |                                                           |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_cyc_o6_out                                                     | lm32_cpu/instruction_unit/icache/SR[0]                    |               14 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_cyc_o116_out                                                   | lm32_cpu/instruction_unit/icache/SR[0]                    |               11 |             32 |
|  sys_clk     | p_424_out                                                                                        | ethmac_writer_counter[0]_i_1_n_0                          |                8 |             32 |
|  sys_clk     | ethmac_writer_fifo_wrport_we__0                                                                  |                                                           |                6 |             48 |
|  sys_clk     | netsoc_netsoc_sdram_bandwidth_update_re                                                          | sys_rst                                                   |               11 |             48 |
|  sys_clk     | netsoc_netsoc_sdram_bandwidth_period                                                             | sys_rst                                                   |               14 |             48 |
|  sys_clk     | netsoc_info_dna_status                                                                           | sys_rst                                                   |               15 |             57 |
|  sys_clk     | lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0                                                         | lm32_cpu/instruction_unit/icache/SR[0]                    |               27 |             70 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/valid_f2                                                         | lm32_cpu/instruction_unit/icache/SR[0]                    |               31 |             92 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/reg_write_enable_q_w                                             |                                                           |               12 |             96 |
|  sys_clk     | netsoc_netsoc_sdram_inti_p0_rddata_valid                                                         | sys_rst                                                   |               47 |            128 |
|  sys_clk     |                                                                                                  |                                                           |               66 |            130 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0]    | lm32_cpu/instruction_unit/icache/SR[0]                    |               63 |            161 |
|  sys_clk     |                                                                                                  | lm32_cpu/instruction_unit/icache/SR[0]                    |               68 |            187 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_0               | lm32_cpu/instruction_unit/icache/SR[0]                    |               76 |            221 |
|  sys_clk     |                                                                                                  | sys_rst                                                   |              279 |            811 |
+--------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     5 |
| 4      |                    33 |
| 5      |                     4 |
| 6      |                     6 |
| 7      |                     6 |
| 8      |                    59 |
| 9      |                     3 |
| 10     |                     7 |
| 12     |                     4 |
| 15     |                     9 |
| 16+    |                    68 |
+--------+-----------------------+


