package cpucore.Config

object Configs {
    //Rrgfile
    val REG_ADDR_LEN = 5
    val REG_NUM = 32

    //ALU
    val ALU_OP_NUM = 19
    val ADDR_WIDTH = 32
    val DATA_WIDTH = 32

    val PC_INIT = 0x1c000000

    val WSTRB_WIDTH = 4
}