{"timestamp": "2025-08-03T11:24:16.260885", "file_path": "designs/adder_16bit.v", "filename": "adder_16bit.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1238}
{"timestamp": "2025-08-03T11:24:36.560759", "file_path": "designs/adder_16bit_v1.v", "filename": "adder_16bit_v1.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1209}
{"timestamp": "2025-08-03T11:24:57.446450", "file_path": "designs/adder_16bit_v2.v", "filename": "adder_16bit_v2.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1446}
{"timestamp": "2025-08-03T11:25:08.206337", "file_path": "designs/adder_16bit_v3.v", "filename": "adder_16bit_v3.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 915}
{"timestamp": "2025-08-03T11:25:20.971383", "file_path": "testbenches/adder_16bit_tb.v", "filename": "adder_16bit_tb.v", "category": "testbenches", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 3517}
