// Seed: 4077820310
module module_0 (
    input  wire id_0,
    output wire id_1,
    input  wand id_2,
    output tri  id_3
);
  assign id_3 = ~id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input tri id_2
    , id_5,
    output tri id_3
);
  always @(1 or posedge -1 & id_1) begin : LABEL_0
    if (1) id_0 = id_1 ==? id_2;
    else begin : LABEL_1
      id_0 = id_1 - -1'b0;
    end
  end
  xor primCall (id_3, id_5, id_1, id_2);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_3
  );
endmodule
