Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/qsz/CPUX/PC.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "/home/qsz/CPUX/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "/home/qsz/CPUX/CONTROLER.vhd" in Library work.
Architecture behavioral of Entity controler is up to date.
Compiling vhdl file "/home/qsz/CPUX/muxalusrca.vhd" in Library work.
Architecture behavioral of Entity muxalusrca is up to date.
Compiling vhdl file "/home/qsz/CPUX/MUX_IorD.vhd" in Library work.
Architecture behavioral of Entity mux_iord is up to date.
Compiling vhdl file "/home/qsz/CPUX/muxalusrcb.vhd" in Library work.
Architecture behavioral of Entity muxalusrcb is up to date.
Compiling vhdl file "/home/qsz/CPUX/muxmemtoreg.vhd" in Library work.
Architecture behavioral of Entity muxmemtoreg is up to date.
Compiling vhdl file "/home/qsz/CPUX/muxpcsource.vhd" in Library work.
Architecture behavioral of Entity muxpcsource is up to date.
Compiling vhdl file "/home/qsz/CPUX/muxregdst.vhd" in Library work.
Architecture behavioral of Entity muxregdst is up to date.
Compiling vhdl file "/home/qsz/CPUX/REG.vhd" in Library work.
Architecture behavioral of Entity reg is up to date.
Compiling vhdl file "/home/qsz/CPUX/IR.vhd" in Library work.
Architecture behavioral of Entity ir is up to date.
Compiling vhdl file "/home/qsz/CPUX/DR.vhd" in Library work.
Architecture behavioral of Entity dr is up to date.
Compiling vhdl file "/home/qsz/CPUX/mem.vhd" in Library work.
Architecture behavioral of Entity mem is up to date.
Compiling vhdl file "/home/qsz/CPUX/CPU.vhd" in Library work.
Entity <cpu> compiled.
Entity <cpu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CONTROLER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <muxalusrca> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_IorD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <muxalusrcb> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <muxmemtoreg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <muxpcsource> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <muxregdst> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REG> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mem> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPU> in library <work> (Architecture <behavioral>).
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <PC> in library <work> (Architecture <behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <CONTROLER> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <tmp_light<12>> in unit <CONTROLER> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <tmp_light<9>> in unit <CONTROLER> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <tmp_light<8>> in unit <CONTROLER> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <tmp_light<5>> in unit <CONTROLER> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <tmp_light<4>> in unit <CONTROLER> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <tmp_light<1>> in unit <CONTROLER> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <tmp_light<0>> in unit <CONTROLER> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PCSource> in unit <CONTROLER> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <CONTROLER> analyzed. Unit <CONTROLER> generated.

Analyzing Entity <muxalusrca> in library <work> (Architecture <behavioral>).
Entity <muxalusrca> analyzed. Unit <muxalusrca> generated.

Analyzing Entity <mux_IorD> in library <work> (Architecture <behavioral>).
Entity <mux_IorD> analyzed. Unit <mux_IorD> generated.

Analyzing Entity <muxalusrcb> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/qsz/CPUX/muxalusrcb.vhd" line 28: Mux is complete : default of case is discarded
Entity <muxalusrcb> analyzed. Unit <muxalusrcb> generated.

Analyzing Entity <muxmemtoreg> in library <work> (Architecture <behavioral>).
Entity <muxmemtoreg> analyzed. Unit <muxmemtoreg> generated.

Analyzing Entity <muxpcsource> in library <work> (Architecture <behavioral>).
Entity <muxpcsource> analyzed. Unit <muxpcsource> generated.

Analyzing Entity <muxregdst> in library <work> (Architecture <behavioral>).
Entity <muxregdst> analyzed. Unit <muxregdst> generated.

Analyzing Entity <REG> in library <work> (Architecture <behavioral>).
Entity <REG> analyzed. Unit <REG> generated.

Analyzing Entity <IR> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/qsz/CPUX/IR.vhd" line 16: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <IR_write>, <IR_in>
Entity <IR> analyzed. Unit <IR> generated.

Analyzing Entity <DR> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/qsz/CPUX/DR.vhd" line 16: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DR_write>, <DR_in>
Entity <DR> analyzed. Unit <DR> generated.

Analyzing Entity <mem> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/qsz/CPUX/mem.vhd" line 38: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk>
WARNING:Xst:819 - "/home/qsz/CPUX/mem.vhd" line 30: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mem_addr_rw>
INFO:Xst:2679 - Register <mem_en> in unit <mem> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <mem> analyzed. Unit <mem> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PC>.
    Related source file is "/home/qsz/CPUX/PC.vhd".
    Found 16-bit register for signal <pc_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "/home/qsz/CPUX/ALU.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 8-to-1 multiplexer for signal <alu_out>.
    Found 16-bit addsub for signal <alu_out$addsub0000>.
    Found 16-bit comparator less for signal <alu_out$cmp_lt0000> created at line 30.
    Found 16-bit shifter logical left for signal <alu_out$shift0002> created at line 38.
    Found 16-bit shifter logical right for signal <alu_out$shift0003> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <CONTROLER>.
    Related source file is "/home/qsz/CPUX/CONTROLER.vhd".
WARNING:Xst:647 - Input <instructions<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmpb_zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <shower>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | showCtrl                  (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | pc                                             |
    | Power Up State     | pc                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 21                                             |
    | Inputs             | 14                                             |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | instruction_fetch                              |
    | Power Up State     | instruction_fetch                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <ALUop>.
    Found 1-bit register for signal <ALUSrcA>.
    Found 2-bit register for signal <ALUSrcB>.
    Found 1-bit register for signal <bzero>.
    Found 1-bit register for signal <IorD>.
    Found 1-bit register for signal <IRWrite>.
    Found 1-bit register for signal <MemRead>.
    Found 2-bit register for signal <MemtoReg>.
    Found 1-bit register for signal <MemWrite>.
    Found 1-bit register for signal <PCWrite>.
    Found 2-bit register for signal <RegDst>.
    Found 3-bit register for signal <RegWrite>.
    Found 3-bit register for signal <tmp_light<15:13>>.
    Found 2-bit register for signal <tmp_light<11:10>>.
    Found 2-bit register for signal <tmp_light<7:6>>.
    Found 2-bit register for signal <tmp_light<3:2>>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  28 D-type flip-flop(s).
Unit <CONTROLER> synthesized.


Synthesizing Unit <muxalusrca>.
    Related source file is "/home/qsz/CPUX/muxalusrca.vhd".
Unit <muxalusrca> synthesized.


Synthesizing Unit <mux_IorD>.
    Related source file is "/home/qsz/CPUX/MUX_IorD.vhd".
Unit <mux_IorD> synthesized.


Synthesizing Unit <muxalusrcb>.
    Related source file is "/home/qsz/CPUX/muxalusrcb.vhd".
WARNING:Xst:653 - Signal <con1> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000001.
WARNING:Xst:653 - Signal <con0> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
    Found 16-bit 4-to-1 multiplexer for signal <outsrc_b>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <muxalusrcb> synthesized.


Synthesizing Unit <muxmemtoreg>.
    Related source file is "/home/qsz/CPUX/muxmemtoreg.vhd".
    Found 16-bit tristate buffer for signal <outsrc_m>.
    Summary:
	inferred  16 Tristate(s).
Unit <muxmemtoreg> synthesized.


Synthesizing Unit <muxpcsource>.
    Related source file is "/home/qsz/CPUX/muxpcsource.vhd".
Unit <muxpcsource> synthesized.


Synthesizing Unit <muxregdst>.
    Related source file is "/home/qsz/CPUX/muxregdst.vhd".
    Found 16-bit tristate buffer for signal <outsrc_r>.
    Summary:
	inferred  16 Tristate(s).
Unit <muxregdst> synthesized.


Synthesizing Unit <REG>.
    Related source file is "/home/qsz/CPUX/REG.vhd".
WARNING:Xst:653 - Signal <RA> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:737 - Found 16-bit latch for signal <reg_data_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 16-bit latch for signal <reg_data_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit register for signal <IH>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <SP>.
    Found 16-bit register for signal <T>.
    Summary:
	inferred 176 D-type flip-flop(s).
Unit <REG> synthesized.


Synthesizing Unit <IR>.
    Related source file is "/home/qsz/CPUX/IR.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 16-bit latch for signal <IR_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <IR> synthesized.


Synthesizing Unit <DR>.
    Related source file is "/home/qsz/CPUX/DR.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 16-bit latch for signal <DR_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <DR> synthesized.


Synthesizing Unit <mem>.
    Related source file is "/home/qsz/CPUX/mem.vhd".
WARNING:Xst:647 - Input <IR_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <mem_read_data>.
    Found 16-bit tristate buffer for signal <mem_data>.
    Found 18-bit register for signal <mem_addr>.
    Found 1-bit register for signal <mem_oe>.
    Found 1-bit register for signal <mem_rw>.
    Found 16-bit register for signal <Mtridata_mem_data> created at line 42.
    Found 1-bit register for signal <Mtrien_mem_data> created at line 42.
    Found 3-bit register for signal <status>.
    Found 3-bit adder for signal <status$share0000>.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 Tristate(s).
Unit <mem> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "/home/qsz/CPUX/CPU.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ram_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ram_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ram_oe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ram_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ram_rw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <write_oel> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <showCtrll> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <rzl> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <ryl> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <rxl> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <rstl> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <reg_write_numl> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <reg_write_datal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <reg_num_2l> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <reg_num_1l> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <reg_data_2l> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_data_1l> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <pc_writel> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <pc_inl> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <outsrc_rl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <outsrc_pl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <outsrc_ml> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <outsrc_il> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <outsrc_bl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <outsrc_al> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mux_op_rl> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <mux_op_pl> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <mux_op_ml> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <mux_op_il> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <mux_op_bl> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <mux_op_al> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <mem_writel> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <mem_write_datal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <mem_rwl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mem_readl> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <mem_read_datal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_oel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_enl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_addrl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mem_addr_rwl> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <mdrl> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <lowl> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <lightl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <instructionsl> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <clkl> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <clk0l> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <bZero_ctrll> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <aluoutl> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <alul> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <alu_srcBl> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <alu_srcAl> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <alu_outl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <alu_opl> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:646 - Signal <IR_outl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <IR_inl> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <IR_Writel> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <DR_writel> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <DR_outl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DR_inl> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <Bl> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <Al> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
Unit <CPU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <module_PC> of the block <PC> are unconnected in block <CPU>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <module_muxalusrca> of the block <muxalusrca> are unconnected in block <CPU>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <module_mux_IorD> of the block <mux_IorD> are unconnected in block <CPU>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <module_muxpcsource> of the block <muxpcsource> are unconnected in block <CPU>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit addsub                                         : 1
 3-bit adder                                           : 1
# Registers                                            : 39
 1-bit register                                        : 19
 16-bit register                                       : 13
 18-bit register                                       : 1
 2-bit register                                        : 3
 3-bit register                                        : 3
# Latches                                              : 4
 16-bit latch                                          : 4
# Comparators                                          : 1
 16-bit comparator less                                : 1
# Multiplexers                                         : 2
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 3
 16-bit tristate buffer                                : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <module_CONTROLER/state/FSM> on signal <state[1:3]> with sequential encoding.
-------------------------------
 State             | Encoding
-------------------------------
 instruction_fetch | 000
 decode            | 001
 execute           | 010
 mem_control       | 100
 write_reg         | 011
-------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <module_CONTROLER/shower/FSM> on signal <shower[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 pc    | 0001
 alu   | 0010
 mem   | 0100
 reg   | 1000
-------------------
WARNING:Xst:1290 - Hierarchical block <module_ALU> is unconnected in block <CPU>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <module_CONTROLER> is unconnected in block <CPU>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <module_muxalusrcb> is unconnected in block <CPU>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <module_muxmemtoreg> is unconnected in block <CPU>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <module_muxregdst> is unconnected in block <CPU>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <module_REG> is unconnected in block <CPU>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <module_IR> is unconnected in block <CPU>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <module_DR> is unconnected in block <CPU>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <Mtrien_mem_data> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_15> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_14> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_13> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_12> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_11> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_10> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_9> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_8> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_7> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_6> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_5> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_4> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_3> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_2> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_1> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_0> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <status_2> has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <status_1> has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <status_0> has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtrien_mem_data> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_15> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_14> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_13> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_12> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_11> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_10> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_9> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_8> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_7> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_6> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_5> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_4> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_3> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_2> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_1> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_0> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtrien_mem_data> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_15> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_14> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_13> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_12> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_11> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_10> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_9> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_8> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_7> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_6> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_5> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_4> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_3> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_2> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_1> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_0> (without init value) has a constant value of 0 in block <module_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <mem_addr<17:16>> (without init value) have a constant value of 0 in block <mem>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 2
 16-bit addsub                                         : 1
 3-bit adder                                           : 1
# Registers                                            : 258
 Flip-Flops                                            : 258
# Latches                                              : 4
 16-bit latch                                          : 4
# Comparators                                          : 1
 16-bit comparator less                                : 1
# Multiplexers                                         : 2
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <RegWrite_2> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_light_3> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MemtoReg_1> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Mtridata_mem_data_0> in Unit <mem> is equivalent to the following 15 FFs/Latches, which will be removed : <Mtridata_mem_data_1> <Mtridata_mem_data_2> <Mtridata_mem_data_3> <Mtridata_mem_data_4> <Mtridata_mem_data_5> <Mtridata_mem_data_6> <Mtridata_mem_data_7> <Mtridata_mem_data_8> <Mtridata_mem_data_9> <Mtridata_mem_data_10> <Mtridata_mem_data_11> <Mtridata_mem_data_12> <Mtridata_mem_data_13> <Mtridata_mem_data_14> <Mtridata_mem_data_15> 
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<1> Mtridata_mem_data<1> signal will be lost.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<2> Mtridata_mem_data<2> signal will be lost.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<3> Mtridata_mem_data<3> signal will be lost.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<4> Mtridata_mem_data<4> signal will be lost.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<5> Mtridata_mem_data<5> signal will be lost.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<6> Mtridata_mem_data<6> signal will be lost.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<7> Mtridata_mem_data<7> signal will be lost.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<8> Mtridata_mem_data<8> signal will be lost.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<9> Mtridata_mem_data<9> signal will be lost.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<10> Mtridata_mem_data<10> signal will be lost.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<11> Mtridata_mem_data<11> signal will be lost.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<12> Mtridata_mem_data<12> signal will be lost.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<13> Mtridata_mem_data<13> signal will be lost.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<14> Mtridata_mem_data<14> signal will be lost.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtridata_mem_data<15> Mtridata_mem_data<15> signal will be lost.
INFO:Xst:2261 - The FF/Latch <mem_addr_0> in Unit <mem> is equivalent to the following 15 FFs/Latches, which will be removed : <mem_addr_1> <mem_addr_2> <mem_addr_3> <mem_addr_4> <mem_addr_5> <mem_addr_6> <mem_addr_7> <mem_addr_8> <mem_addr_9> <mem_addr_10> <mem_addr_11> <mem_addr_12> <mem_addr_13> <mem_addr_14> <mem_addr_15> 
INFO:Xst:2261 - The FF/Latch <r0_0> in Unit <REG> is equivalent to the following 15 FFs/Latches, which will be removed : <r0_1> <r0_2> <r0_3> <r0_4> <r0_5> <r0_6> <r0_7> <r0_8> <r0_9> <r0_10> <r0_11> <r0_12> <r0_13> <r0_14> <r0_15> 
INFO:Xst:2261 - The FF/Latch <r1_0> in Unit <REG> is equivalent to the following 159 FFs/Latches, which will be removed : <r1_1> <r1_2> <r1_3> <r1_4> <r1_5> <r1_6> <r1_7> <r1_8> <r1_9> <r1_10> <r1_11> <r1_12> <r1_13> <r1_14> <r1_15> <r2_0> <r2_1> <r2_2> <r2_3> <r2_4> <r2_5> <r2_6> <r2_7> <r2_8> <r2_9> <r2_10> <r2_11> <r2_12> <r2_13> <r2_14> <r2_15> <r3_0> <r3_1> <r3_2> <r3_3> <r3_4> <r3_5> <r3_6> <r3_7> <r3_8> <r3_9> <r3_10> <r3_11> <r3_12> <r3_13> <r3_14> <r3_15> <r6_0> <r6_1> <r6_2> <r6_3> <r6_4> <r6_5> <r6_6> <r6_7> <r6_8> <r6_9> <r6_10> <r6_11> <r6_12> <r6_13> <r6_14> <r6_15> <r4_0> <r4_1> <r4_2> <r4_3> <r4_4> <r4_5> <r4_6> <r4_7> <r4_8> <r4_9> <r4_10> <r4_11> <r4_12> <r4_13> <r4_14> <r4_15> <r5_0> <r5_1> <r5_2> <r5_3> <r5_4> <r5_5> <r5_6> <r5_7> <r5_8> <r5_9> <r5_10> <r5_11> <r5_12> <r5_13> <r5_14> <r5_15> <T_0> <T_1> <T_2> <T_3> <T_4> <T_5> <T_6> <T_7> <T_8> <T_9> <T_10> <T_11> <T_12> <T_13> <T_14> <T_15> <r7_0> <r7_1> <r7_2> <r7_3> <r7_4> <r7_5> <r7_6> <r7_7> <r7_8> <r7_9> <r7_10> <r7_11> <r7_12>
   <r7_13> <r7_14> <r7_15> <IH_0> <IH_1> <IH_2> <IH_3> <IH_4> <IH_5> <IH_6> <IH_7> <IH_8> <IH_9> <IH_10> <IH_11> <IH_12> <IH_13> <IH_14> <IH_15> <SP_0> <SP_1> <SP_2> <SP_3> <SP_4> <SP_5> <SP_6> <SP_7> <SP_8> <SP_9> <SP_10> <SP_11> <SP_12> <SP_13> <SP_14> <SP_15> 
WARNING:Xst:1293 - FF/Latch <shower_FSM_FFd3> has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDst_1> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDst_0> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemtoReg_0> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bzero> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IorD> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmp_light_15> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALUSrcB_1> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALUSrcB_0> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmp_light_14> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmp_light_13> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALUSrcA> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemWrite> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmp_light_10> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmp_light_11> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmp_light_7> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemRead> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IRWrite> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegWrite_1> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegWrite_0> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmp_light_6> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCWrite> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALUop_2> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALUop_1> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALUop_0> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmp_light_2> (without init value) has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shower_FSM_FFd2> has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shower_FSM_FFd1> has a constant value of 0 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shower_FSM_FFd4> has a constant value of 1 in block <CONTROLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_15> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_14> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_13> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_12> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_11> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_10> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_9> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_8> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_7> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_6> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_5> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_4> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_3> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_2> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_1> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_data_0> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_addr_0> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtrien_mem_data> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mem_data_0> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_oe> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <status_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <status_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <status_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_rw> (without init value) has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit mem Conflict on KEEP property on signal Mtridata_mem_data<0> and Mtrien_mem_data Mtrien_mem_data signal will be lost.
WARNING:Xst:2677 - Node <Mtrien_mem_data> of sequential type is unconnected in block <mem>.
WARNING:Xst:1293 - FF/Latch <r0_0> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r1_0> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_0> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_1> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_2> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_3> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_4> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_5> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_6> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_7> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_8> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_9> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_10> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_11> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_12> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_13> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_14> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_data_1_15> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <module_IR/IR_out_0> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_1> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_2> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_3> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_4> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_5> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_6> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_7> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_8> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_9> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_10> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_11> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_12> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_13> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_14> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <module_IR/IR_out_15> of sequential type is unconnected in block <CPU>.

Optimizing unit <CPU> ...

Optimizing unit <PC> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU.ngr
Top Level Output File Name         : CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 38

Cell Usage :
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                        0  out of   8672     0%  
 Number of IOs:                          38
 Number of bonded IOBs:                   0  out of    250     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.07 secs
 
--> 


Total memory usage is 541572 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  253 (   0 filtered)
Number of infos    :   17 (   0 filtered)

