<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.884 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;update_weights/main.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5510]" key="HLS 207-5510" tag="" content="&apos;Resource pragma&apos; is deprecated, and it will be removed in future release. It is suggested to replace it with &apos;bind_op/bind_storage pragma&apos;.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 17.59 seconds. CPU system time: 0.62 seconds. Elapsed time: 17.57 seconds; current allocated memory: 158.169 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;update_weights(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, int)&apos; (update_weights/main.cpp:11:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;update_weights(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, int)&apos; (update_weights/main.cpp:11:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 16 in loop &apos;anonymous&apos;() has been inferred on port &apos;gmem&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of variable length and bit width 16 in loop &apos;anonymous&apos;() has been inferred on port &apos;gmem&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of variable length and bit width 16 in loop &apos;anonymous&apos;() has been inferred on port &apos;gmem&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 16 in loop &apos;anonymous&apos;() has been inferred on port &apos;gmem&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i16.s_struct.ap_fixeds&apos; into &apos;update_weights(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, int)&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i16.s_struct.ap_fixeds&apos; into &apos;update_weights(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, int)&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.93 seconds; current allocated memory: 159.973 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.975 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 165.281 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 171.022 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-2.1&apos; in function &apos;update_weights&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-2.2&apos; in function &apos;update_weights&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_40_2&apos; (update_weights/main.cpp:40) in function &apos;update_weights&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-2.4&apos; in function &apos;update_weights&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-2.5&apos; in function &apos;update_weights&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 198.572 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_25_1&apos; (update_weights/main.cpp:25:27) in function &apos;update_weights&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;wbuf.V&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;dwbuf.V&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;wbuf.V&apos; (update_weights/main.cpp:41:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;dwbuf.V&apos; (update_weights/main.cpp:42:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 194.885 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;update_weights&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;update_weights&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1193) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_25_1.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_25_1.1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_25_1.2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_25_1.2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_40_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_40_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_25_1.4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_25_1.4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_25_1.5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_25_1.5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 195.596 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 196.352 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;update_weights&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;update_weights/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;update_weights/w&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;update_weights/dw&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;update_weights/lr&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;update_weights/dim&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;update_weights&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;w&apos;, &apos;dw&apos;, &apos;lr&apos;, &apos;dim&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_mulsub_16s_16s_29ns_29_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;update_weights&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 198.202 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;update_weights_wbuf_V_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;update_weights_dwbuf_V_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 208.884 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for update_weights." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for update_weights." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 136.99 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 22.4 seconds. CPU system time: 0.88 seconds. Elapsed time: 22.66 seconds; current allocated memory: 209.313 MB." resolution=""/>
</Messages>
