Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.uut.uut.inst.\native_mem_module.blk_mem_gen_v8_4_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== 开始写入测试 ===
写入地址  0: 数据 12345678
写入地址  5: 数据 a5a5a5a5
写入地址 31: 数据 deadbeef

=== 开始读取测试 ===
读取地址  0: 数据 12345678 (预期: 12345678)
读取地址  5: 数据 a5a5a5a5 (预期: A5A5A5A5)
读取地址 31: 数据 deadbeef (预期: DEADBEEF)

=== 测试同时读写 ===
写入地址 10: 数据 cafebabe
同时读取数据: cafebabe
验证写入 - 读取地址 10: 数据 cafebabe (预期: CAFEBABE)

=== 仿真完成 ===
$finish called at time : 100 ns : File "D:/FPGA/Memory5/Memory.srcs/sim_1/new/top_test2.v" Line 95
