==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.34 seconds. CPU system time: 0.6 seconds. Elapsed time: 1 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.12 seconds. CPU system time: 0.58 seconds. Elapsed time: 2.77 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:8) in function 'nussinov' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:8:12) in function 'nussinov'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.220 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:8:12) in function 'nussinov' the outer loop is not a perfect loop because there is nontrivial logic in the sub loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_10_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:8:9) in function 'nussinov' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nussinov' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nussinov_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
WARNING: [HLS 200-880] The II Violation in module 'nussinov_Pipeline_VITIS_LOOP_39_3' (loop 'VITIS_LOOP_39_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('table_r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) on array 'table_r' and 'store' operation ('table_r_addr_write_ln40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:40) of variable 'p_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41 on array 'table_r'.
WARNING: [HLS 200-880] The II Violation in module 'nussinov_Pipeline_VITIS_LOOP_39_3' (loop 'VITIS_LOOP_39_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('table_r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) on array 'table_r' and 'store' operation ('table_r_addr_write_ln40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:40) of variable 'p_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41 on array 'table_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nussinov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nussinov_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nussinov_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'nussinov_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nussinov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nussinov/seq' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nussinov/table_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nussinov' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nussinov'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.237 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for nussinov.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.43 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.4 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.93 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.203 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:7) in function 'nussinov' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:11:9) in function 'nussinov'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.221 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_10_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:7:12) in function 'nussinov' the outer loop is not a perfect loop because there is nontrivial logic in the sub loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_9_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:7:9) in function 'nussinov' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nussinov' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nussinov_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
WARNING: [HLS 200-880] The II Violation in module 'nussinov_Pipeline_VITIS_LOOP_39_3' (loop 'VITIS_LOOP_39_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('table_r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) on array 'table_r' and 'store' operation ('table_r_addr_write_ln40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:40) of variable 'p_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41 on array 'table_r'.
WARNING: [HLS 200-880] The II Violation in module 'nussinov_Pipeline_VITIS_LOOP_39_3' (loop 'VITIS_LOOP_39_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('table_r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) on array 'table_r' and 'store' operation ('table_r_addr_write_ln40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:40) of variable 'p_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41 on array 'table_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nussinov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nussinov_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nussinov_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'nussinov_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nussinov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nussinov/seq' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nussinov/table_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nussinov' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nussinov'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.238 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for nussinov.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.41 seconds. CPU system time: 0.64 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.39 seconds. CPU system time: 0.63 seconds. Elapsed time: 3.08 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.203 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:7) in function 'nussinov' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 60 for loop 'VITIS_LOOP_9_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:10:9) in function 'nussinov'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:12:9) in function 'nussinov'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.221 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:7:12) in function 'nussinov' the outer loop is not a perfect loop because there is nontrivial logic in the sub loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_9_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:7:9) in function 'nussinov' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nussinov' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nussinov_Pipeline_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_3'.
WARNING: [HLS 200-880] The II Violation in module 'nussinov_Pipeline_VITIS_LOOP_40_3' (loop 'VITIS_LOOP_40_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('table_r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:42) on array 'table_r' and 'store' operation ('table_r_addr_write_ln41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) of variable 'p_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:42 on array 'table_r'.
WARNING: [HLS 200-880] The II Violation in module 'nussinov_Pipeline_VITIS_LOOP_40_3' (loop 'VITIS_LOOP_40_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('table_r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:42) on array 'table_r' and 'store' operation ('table_r_addr_write_ln41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41) of variable 'p_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:42 on array 'table_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_40_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nussinov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nussinov_Pipeline_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nussinov_Pipeline_VITIS_LOOP_40_3' pipeline 'VITIS_LOOP_40_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'nussinov_Pipeline_VITIS_LOOP_40_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nussinov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nussinov/seq' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nussinov/table_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nussinov' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nussinov'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.238 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.21 seconds. CPU system time: 0.54 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.12 seconds. CPU system time: 0.59 seconds. Elapsed time: 2.8 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:7) in function 'nussinov' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 60 for loop 'VITIS_LOOP_9_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:10:9) in function 'nussinov'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:12:9) in function 'nussinov'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.221 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:7:12) in function 'nussinov' the outer loop is not a perfect loop because there is nontrivial logic in the sub loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_9_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:7:9) in function 'nussinov' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nussinov' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nussinov_Pipeline_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_3'.
WARNING: [HLS 200-880] The II Violation in module 'nussinov_Pipeline_VITIS_LOOP_40_3' (loop 'VITIS_LOOP_40_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('table_r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43) on array 'table_r' and 'store' operation ('table_r_addr_write_ln42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:42) of variable 'p_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43 on array 'table_r'.
WARNING: [HLS 200-880] The II Violation in module 'nussinov_Pipeline_VITIS_LOOP_40_3' (loop 'VITIS_LOOP_40_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('table_r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43) on array 'table_r' and 'store' operation ('table_r_addr_write_ln42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:42) of variable 'p_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43 on array 'table_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_40_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nussinov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nussinov_Pipeline_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nussinov_Pipeline_VITIS_LOOP_40_3' pipeline 'VITIS_LOOP_40_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'nussinov_Pipeline_VITIS_LOOP_40_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nussinov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nussinov/seq' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nussinov/table_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nussinov' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nussinov'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.236 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.11 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.18 seconds. CPU system time: 0.62 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.11 seconds. CPU system time: 0.59 seconds. Elapsed time: 2.77 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:7) in function 'nussinov' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 60 for loop 'VITIS_LOOP_9_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:10:9) in function 'nussinov'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:12:9) in function 'nussinov'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.221 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:7:12) in function 'nussinov' the outer loop is not a perfect loop because there is nontrivial logic in the sub loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_9_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:7:9) in function 'nussinov' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nussinov' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nussinov_Pipeline_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_3'.
WARNING: [HLS 200-880] The II Violation in module 'nussinov_Pipeline_VITIS_LOOP_40_3' (loop 'VITIS_LOOP_40_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('table_r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43) on array 'table_r' and 'store' operation ('table_r_addr_write_ln42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:42) of variable 'p_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43 on array 'table_r'.
WARNING: [HLS 200-880] The II Violation in module 'nussinov_Pipeline_VITIS_LOOP_40_3' (loop 'VITIS_LOOP_40_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('table_r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43) on array 'table_r' and 'store' operation ('table_r_addr_write_ln42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:42) of variable 'p_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43 on array 'table_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_40_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nussinov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nussinov_Pipeline_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nussinov_Pipeline_VITIS_LOOP_40_3' pipeline 'VITIS_LOOP_40_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'nussinov_Pipeline_VITIS_LOOP_40_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nussinov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nussinov/seq' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nussinov/table_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nussinov' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nussinov'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.236 GB.
