--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/WebPack/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml Top_Module.twx Top_Module.ncd -o Top_Module.twr
Top_Module.pcf -ucf Basys2_100_250_master.ucf

Design file:              Top_Module.ncd
Physical constraint file: Top_Module.pcf
Device,package,speed:     xc3s250e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Down_Button |    3.055(R)|    0.933(R)|clk_BUFGP         |   0.000|
Up_Button   |    3.476(R)|    0.540(R)|clk_BUFGP         |   0.000|
reset       |    3.800(R)|   -0.669(R)|clk_BUFGP         |   0.000|
sw<0>       |   10.841(R)|   -2.908(R)|clk_BUFGP         |   0.000|
sw<1>       |   10.647(R)|   -2.945(R)|clk_BUFGP         |   0.000|
sw<2>       |   10.651(R)|   -2.479(R)|clk_BUFGP         |   0.000|
sw<3>       |   11.193(R)|   -2.924(R)|clk_BUFGP         |   0.000|
sw<4>       |   11.037(R)|   -2.618(R)|clk_BUFGP         |   0.000|
sw<5>       |   10.432(R)|   -2.651(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<1>      |    8.792(R)|clk_BUFGP         |   0.000|
LED<2>      |    7.756(R)|clk_BUFGP         |   0.000|
seg<0>      |   20.536(R)|clk_BUFGP         |   0.000|
seg<1>      |   20.058(R)|clk_BUFGP         |   0.000|
seg<2>      |   19.203(R)|clk_BUFGP         |   0.000|
seg<3>      |   20.775(R)|clk_BUFGP         |   0.000|
seg<4>      |   19.353(R)|clk_BUFGP         |   0.000|
seg<5>      |   18.407(R)|clk_BUFGP         |   0.000|
seg<6>      |   18.966(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.811|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |LED<0>         |    9.559|
sw<1>          |LED<0>         |    9.325|
sw<2>          |LED<0>         |    9.334|
sw<3>          |LED<0>         |   10.887|
sw<4>          |LED<0>         |    8.557|
sw<5>          |LED<0>         |    9.201|
---------------+---------------+---------+


Analysis completed Sun Jul 23 11:51:57 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 330 MB



