============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Sep 12 2024  04:46:01 pm
  Module:                 ibex_core
  Technology library:     tcbn40lpbwp12t40m1pwc 131
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

      Instance                            Module                        Cell Count  Cell Area  Net Area   Total Area      Wireload     
---------------------------------------------------------------------------------------------------------------------------------------
ibex_core                                                                     6364  14511.370     0.000    14511.370 ZeroWireload (S)  
  cs_registers_i    ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_Dat        1642   4444.810     0.000     4444.810 ZeroWireload (S)  
  ex_block_i        ibex_ex_block_RV32M2_RV32B0_BranchTargetALU0              2428   4735.517     0.000     4735.517 ZeroWireload (S)  
  id_stage_i        ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_         810   1569.019     0.000     1569.019 ZeroWireload (S)  
  if_stage_i        ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr4        1035   2690.688     0.000     2690.688 ZeroWireload (S)  
  load_store_unit_i ibex_load_store_unit                                       393    951.384     0.000      951.384 ZeroWireload (S)  
  wb_stage_i        ibex_wb_stage_WritebackStage0                               35     79.262     0.000       79.262 ZeroWireload (S)  
  (S) = wireload was automatically selected
