$date
	Sun Jul 07 12:27:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! data [3:0] $end
$var reg 4 " addr [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$scope module uut $end
$var wire 4 % addr [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var reg 4 & data [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
1$
1#
bx "
bx !
$end
#5
0#
#10
b110 !
b110 &
1#
b10 "
b10 %
#15
0#
#20
b100 !
b100 &
1#
b1100 "
b1100 %
#25
0#
