INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:12:47 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : subdiag_fast
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.221ns  (required time - arrival time)
  Source:                 mulf0/ip/RoundingAdder/X_2_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fork4/control/generateBlocks[0].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.156ns  (logic 2.636ns (18.621%)  route 11.520ns (81.379%))
  Logic Levels:           40  (CARRY4=8 LUT3=4 LUT4=3 LUT5=8 LUT6=17)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1724, unset)         0.537     0.537    mulf0/ip/RoundingAdder/clk
                         FDRE                                         r  mulf0/ip/RoundingAdder/X_2_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  mulf0/ip/RoundingAdder/X_2_d2_reg[3]/Q
                         net (fo=2, unplaced)         0.679     1.391    mulf0/ip/RoundingAdder/X_2_d2[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.694 r  mulf0/ip/RoundingAdder/ltOp_carry__1_i_27/CO[3]
                         net (fo=1, unplaced)         0.007     1.701    mulf0/ip/RoundingAdder/ltOp_carry__1_i_27_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.755 r  mulf0/ip/RoundingAdder/ltOp_carry__1_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    mulf0/ip/RoundingAdder/ltOp_carry__1_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.809 r  mulf0/ip/RoundingAdder/ltOp_carry__2_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     1.809    mulf0/ip/RoundingAdder/ltOp_carry__2_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     1.982 f  mulf0/ip/RoundingAdder/ltOp_carry__2_i_9/O[1]
                         net (fo=17, unplaced)        0.407     2.389    mulf0/ip/RoundingAdder/p_0_in_0[32]
                         LUT5 (Prop_lut5_I2_O)        0.125     2.514 r  mulf0/ip/RoundingAdder/ltOp_carry__1_i_32/O
                         net (fo=1, unplaced)         0.742     3.256    mulf0/ip/RoundingAdder/mulf0_result[23]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.299 r  mulf0/ip/RoundingAdder/ltOp_carry__1_i_28/O
                         net (fo=5, unplaced)         0.298     3.597    mulf0/ip/RoundingAdder/ltOp_carry__1_i_28_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.640 r  mulf0/ip/RoundingAdder/ltOp_carry_i_27/O
                         net (fo=21, unplaced)        0.331     3.971    mulf0/ip/RoundingAdder/ltOp_carry_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.014 f  mulf0/ip/RoundingAdder/ltOp_carry_i_22/O
                         net (fo=3, unplaced)         0.288     4.302    mem_controller3/read_arbiter/data/ltOp_carry_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.345 r  mem_controller3/read_arbiter/data/ltOp_carry_i_3/O
                         net (fo=1, unplaced)         0.497     4.842    cmpf0/operator/operator/ExpFracCmp/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.095 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.102    cmpf0/operator/operator/ExpFracCmp/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.156 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.156    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.210 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.210    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.264 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.628     5.892    mulf0/ip/RoundingAdder/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     5.935 r  mulf0/ip/RoundingAdder/emit_init_i_15/O
                         net (fo=2, unplaced)         0.281     6.216    mulf0/ip/RoundingAdder/sign_d4_reg
                         LUT6 (Prop_lut6_I5_O)        0.043     6.259 f  mulf0/ip/RoundingAdder/Memory[0][0]_i_10/O
                         net (fo=1, unplaced)         0.270     6.529    mem_controller3/read_arbiter/data/Memory[0][0]_i_7
                         LUT6 (Prop_lut6_I1_O)        0.043     6.572 f  mem_controller3/read_arbiter/data/Memory[0][0]_i_8/O
                         net (fo=1, unplaced)         0.270     6.842    mulf0/ip/RoundingAdder/Memory[0][0]_i_6
                         LUT6 (Prop_lut6_I0_O)        0.043     6.885 r  mulf0/ip/RoundingAdder/Memory[0][0]_i_7/O
                         net (fo=1, unplaced)         0.270     7.155    buffer8/fifo/control/p_0_in
                         LUT6 (Prop_lut6_I2_O)        0.043     7.198 f  buffer8/fifo/control/Memory[0][0]_i_6/O
                         net (fo=1, unplaced)         0.270     7.468    buffer10/fifo/control/buffer8_outs
                         LUT5 (Prop_lut5_I1_O)        0.043     7.511 f  buffer10/fifo/control/Memory[0][0]_i_5/O
                         net (fo=1, unplaced)         0.270     7.781    buffer14/fifo/control/spec_v2_repeating_init3_outs
                         LUT6 (Prop_lut6_I2_O)        0.043     7.824 f  buffer14/fifo/control/Memory[0][0]_i_4/O
                         net (fo=1, unplaced)         0.270     8.094    buffer16/fifo/control/buffer14_outs
                         LUT5 (Prop_lut5_I1_O)        0.043     8.137 f  buffer16/fifo/control/Memory[0][0]_i_3__0/O
                         net (fo=1, unplaced)         0.270     8.407    buffer20/fifo/control/spec_v2_repeating_init6_outs
                         LUT6 (Prop_lut6_I2_O)        0.043     8.450 f  buffer20/fifo/control/Memory[0][0]_i_2__5/O
                         net (fo=12, unplaced)        0.318     8.768    buffer22/fifo/control/buffer20_outs
                         LUT5 (Prop_lut5_I2_O)        0.043     8.811 f  buffer22/fifo/control/outs[0]_i_5__0/O
                         net (fo=1, unplaced)         0.270     9.081    buffer27/fifo/control/spec_v2_repeating_init9_outs
                         LUT6 (Prop_lut6_I3_O)        0.043     9.124 f  buffer27/fifo/control/outs[0]_i_4/O
                         net (fo=1, unplaced)         0.270     9.394    buffer30/fifo/control/buffer27_outs
                         LUT5 (Prop_lut5_I1_O)        0.043     9.437 f  buffer30/fifo/control/outs[0]_i_2__3/O
                         net (fo=5, unplaced)         0.298     9.735    buffer36/fifo/control/spec_v2_repeating_init12_outs
                         LUT6 (Prop_lut6_I1_O)        0.043     9.778 f  buffer36/fifo/control/start_ready_INST_0_i_4/O
                         net (fo=7, unplaced)         0.442    10.220    buffer33/fifo/control/init2_outs
                         LUT6 (Prop_lut6_I1_O)        0.043    10.263 f  buffer33/fifo/control/out0[11]_INST_0_i_8/O
                         net (fo=2, unplaced)         0.281    10.544    control_merge2/fork_valid/generateBlocks[1].regblock/out0[0]_1
                         LUT6 (Prop_lut6_I3_O)        0.043    10.587 f  control_merge2/fork_valid/generateBlocks[1].regblock/out0[11]_INST_0_i_1/O
                         net (fo=17, unplaced)        0.326    10.913    mulf0/ip/RoundingAdder/p_1_in
                         LUT6 (Prop_lut6_I4_O)        0.043    10.956 r  mulf0/ip/RoundingAdder/Tail[3]_i_7/O
                         net (fo=2, unplaced)         0.281    11.237    mulf0/one_slot_break_dv/Head_reg[0]_2
                         LUT6 (Prop_lut6_I4_O)        0.043    11.280 r  mulf0/one_slot_break_dv/Tail[3]_i_3__1/O
                         net (fo=10, unplaced)        0.313    11.593    buffer32/fifo/Tail[3]_i_4_1
                         LUT3 (Prop_lut3_I2_O)        0.043    11.636 r  buffer32/fifo/Tail[3]_i_6/O
                         net (fo=9, unplaced)         0.311    11.947    buffer32/fifo/Tail[3]_i_6_n_0
                         LUT4 (Prop_lut4_I1_O)        0.043    11.990 r  buffer32/fifo/outputValid_i_2__11/O
                         net (fo=5, unplaced)         0.298    12.288    buffer32/fifo/outputValid_reg_0
                         LUT4 (Prop_lut4_I0_O)        0.043    12.331 r  buffer32/fifo/Tail[1]_i_5/O
                         net (fo=6, unplaced)         0.302    12.633    buffer32/fifo/outputValid_reg
                         LUT3 (Prop_lut3_I0_O)        0.043    12.676 f  buffer32/fifo/Head[0]_i_5/O
                         net (fo=4, unplaced)         0.294    12.970    buffer32/fifo/Empty_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.043    13.013 f  buffer32/fifo/Tail[1]_i_2/O
                         net (fo=13, unplaced)        0.320    13.333    fork17/control/generateBlocks[0].regblock/buffer13_outs_ready
                         LUT3 (Prop_lut3_I2_O)        0.047    13.380 r  fork17/control/generateBlocks[0].regblock/outputValid_i_5__0/O
                         net (fo=2, unplaced)         0.253    13.633    fork17/control/generateBlocks[0].regblock/transmitValue_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.043    13.676 r  fork17/control/generateBlocks[0].regblock/outputValid_i_2__0/O
                         net (fo=6, unplaced)         0.302    13.978    fork16/control/generateBlocks[0].regblock/transmitValue_reg_2
                         LUT5 (Prop_lut5_I2_O)        0.043    14.021 r  fork16/control/generateBlocks[0].regblock/transmitValue_i_3/O
                         net (fo=5, unplaced)         0.298    14.319    fork15/control/generateBlocks[1].regblock/transmitValue_reg_3
                         LUT5 (Prop_lut5_I1_O)        0.043    14.362 r  fork15/control/generateBlocks[1].regblock/transmitValue_i_2__0/O
                         net (fo=3, unplaced)         0.288    14.650    buffer9/control/transmitValue_reg_0
                         LUT6 (Prop_lut6_I5_O)        0.043    14.693 r  buffer9/control/transmitValue_i_1__1/O
                         net (fo=1, unplaced)         0.000    14.693    fork4/control/generateBlocks[0].regblock/transmitValue_reg_2
                         FDSE                                         r  fork4/control/generateBlocks[0].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1724, unset)         0.510    10.510    fork4/control/generateBlocks[0].regblock/clk
                         FDSE                                         r  fork4/control/generateBlocks[0].regblock/transmitValue_reg/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDSE (Setup_fdse_C_D)       -0.003    10.472    fork4/control/generateBlocks[0].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                         10.472    
                         arrival time                         -14.693    
  -------------------------------------------------------------------
                         slack                                 -4.221    




