INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/week7/project_1/project_1.srcs/sources_1/new/logic_gate_two.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate_two
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/week7/project_1/project_1.srcs/sources_1/new/oneshot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oneshot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/week7/project_1/project_1.srcs/sim_1/new/logic_gate_two_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate_two_tb
