[
    {
        "ports": [
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "reset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "z_out",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "registered_input_mult"
    }
]
