#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x123606a40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123606be0 .scope module, "clock_tb" "clock_tb" 3 4;
 .timescale -9 -12;
v0x1236172c0_0 .var "clk_in", 0 0;
v0x123617360_0 .net "clk_out", 0 0, v0x123606fc0_0;  1 drivers
v0x123617410_0 .var "rst_in", 0 0;
S_0x123606d60 .scope module, "uut" "clock_divider" 3 11, 4 4 0, S_0x123606be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "clk_25MHz";
v0x123606fc0_0 .var "clk_25MHz", 0 0;
v0x123617070_0 .net "clk_in", 0 0, v0x1236172c0_0;  1 drivers
v0x123617110_0 .var "counter", 4 0;
v0x1236171d0_0 .net "reset", 0 0, v0x123617410_0;  1 drivers
E_0x123606f70 .event posedge, v0x123617070_0;
    .scope S_0x123606d60;
T_0 ;
    %wait E_0x123606f70;
    %load/vec4 v0x1236171d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x123617110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123606fc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x123617110_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x123617110_0, 0;
    %load/vec4 v0x123617110_0;
    %cmpi/e 14, 0, 5;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x123606fc0_0;
    %inv;
    %assign/vec4 v0x123606fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x123617110_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x123606be0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x1236172c0_0;
    %nor/r;
    %store/vec4 v0x1236172c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x123606be0;
T_2 ;
    %vpi_call/w 3 23 "$dumpfile", "clock.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x123606be0 {0 0 0};
    %vpi_call/w 3 25 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1236172c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123617410_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123617410_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123617410_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call/w 3 34 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 35 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/clock_tb.sv";
    "hdl/clock_divider.sv";
