{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608471756176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608471756177 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lock EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Lock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608471756209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608471756361 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608471756361 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608471756590 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608471756607 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608471757351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608471757351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608471757351 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1608471757351 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608471757361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608471757361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608471757361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608471757361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608471757361 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1608471757361 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608471757370 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "99 " "The Timing Analyzer is analyzing 99 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1608471758425 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lock.sdc " "Synopsys Design Constraints File file not found: 'Lock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1608471758428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608471758428 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1608471758447 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1608471758450 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1608471758452 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471758608 ""}  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471758608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button_debouncer:button_debouncer_button_increase\|sw_down_o  " "Automatically promoted node button_debouncer:button_debouncer_button_increase\|sw_down_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471758608 ""}  } { { "button_debouncer.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/button_debouncer.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471758608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "show_manager:comb_3\|Mux36~0  " "Automatically promoted node show_manager:comb_3\|Mux36~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471758608 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471758608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state_indicator:state_indicator_wrapper\|Decoder0~1  " "Automatically promoted node state_indicator:state_indicator_wrapper\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471758608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~2 " "Destination node increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~2" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471758608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~3 " "Destination node increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~3" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471758608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~4 " "Destination node increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~4" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471758608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~5 " "Destination node increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~5" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471758608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~6 " "Destination node increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~6" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471758608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~7 " "Destination node increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~7" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471758608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~8 " "Destination node increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~8" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471758608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_anode:shift_anode_wrapper_insertnewpass\|position_pointer\[1\]~0 " "Destination node shift_anode:shift_anode_wrapper_insertnewpass\|position_pointer\[1\]~0" {  } { { "shift_anode.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/shift_anode.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471758608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_anode:shift_anode_wrapper_insertnewpass\|position_pointer\[2\]~2 " "Destination node shift_anode:shift_anode_wrapper_insertnewpass\|position_pointer\[2\]~2" {  } { { "shift_anode.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/shift_anode.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471758608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lights\[1\]~output " "Destination node lights\[1\]~output" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471758608 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608471758608 ""}  } { { "output_files/state_indicator.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_indicator.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471758608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state_indicator:state_indicator_wrapper\|Decoder0~2  " "Automatically promoted node state_indicator:state_indicator_wrapper\|Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471758609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lights\[2\]~output " "Destination node lights\[2\]~output" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471758609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608471758609 ""}  } { { "output_files/state_indicator.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_indicator.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471758609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button_debouncer:button_debouncer_button_left\|sw_down_o  " "Automatically promoted node button_debouncer:button_debouncer_button_left\|sw_down_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471758610 ""}  } { { "button_debouncer.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/button_debouncer.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471758610 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:refreshclock_generator\|divided_clk  " "Automatically promoted node clock_divider:refreshclock_generator\|divided_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471758610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:refreshclock_generator\|divided_clk~0 " "Destination node clock_divider:refreshclock_generator\|divided_clk~0" {  } { { "clock_divider.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/clock_divider.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471758610 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608471758610 ""}  } { { "clock_divider.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/clock_divider.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471758610 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "show_manager:comb_3\|Mux3~0  " "Automatically promoted node show_manager:comb_3\|Mux3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471758610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bcd_control:bcd_control_wrapper\|position_pointer_now~1 " "Destination node bcd_control:bcd_control_wrapper\|position_pointer_now~1" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471758610 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608471758610 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471758610 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608471759131 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608471759134 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608471759135 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608471759138 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608471759141 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1608471759144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1608471759144 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608471759145 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608471759252 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1608471759254 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608471759254 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button_next_alt " "Node \"button_next_alt\" is assigned to location or region, but does not exist in design" {  } { { "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button_next_alt" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608471759313 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1608471759313 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608471759314 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1608471759337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608471760480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608471761196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608471761225 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608471765474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608471765474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608471766090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608471768439 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608471768439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1608471774318 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608471774318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608471774323 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.31 " "Total time spent on timing analysis during the Fitter is 2.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608471774574 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608471774592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608471775154 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608471775155 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608471775807 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608471776675 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1608471777274 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/Lock.fit.smsg " "Generated suppressed messages file C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/Lock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608471777463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5231 " "Peak virtual memory: 5231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608471779134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 20 16:42:59 2020 " "Processing ended: Sun Dec 20 16:42:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608471779134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608471779134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608471779134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608471779134 ""}
