Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 6b4fe96904514eb9bee9ad78c2d6870e --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ADD_TestBench_behav xil_defaultlib.ADD_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADD(DATAWIDTH=32)
Compiling module xil_defaultlib.SUB(DATAWIDTH=32)
Compiling module xil_defaultlib.MUL(DATAWIDTH=32)
Compiling module xil_defaultlib.ADD_TestBench
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot ADD_TestBench_behav
