Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 050276f61a9a4b3792a45de5cd8315a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot NanoProcessorSimulation_func_synth xil_defaultlib.NanoProcessorSimulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.latchsre_ldpe
Compiling module unisims_ver.LDPE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.InstructionDecoder
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Reg_0
Compiling module xil_defaultlib.RegisterBank
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Slow_Clk
Compiling module xil_defaultlib.NanoProcessor
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessorsimulation
Built simulation snapshot NanoProcessorSimulation_func_synth
