#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Apr  5 19:33:41 2025
# Process ID: 30408
# Current directory: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10864 X:\2-Github\CPU_Design_Based_on_FPGA\CPU_design\CPU.xpr
# Log file: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/vivado.log
# Journal file: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design\vivado.jou
# Running On: SaverZY, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 68446 MB
#-----------------------------------------------------------
start_gui
open_project X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'X:/1-Projiect/2-FPGA/CPU_Final/CPU_design' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1589.613 ; gain = 397.250
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline_final.coe' provided. It will be converted relative to IP Instance files '../../../../CPU.srcs/sources_1/Pipeline_final.coe'
set_property CONFIG.Coe_File {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline_final.coe} [get_ips Memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline_final.coe' provided. It will be converted relative to IP Instance files '../../Pipeline_final.coe'
generate_target all [get_files  X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Memory'...
catch { config_ip_cache -export [get_ips -all Memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Memory
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 007e6d906362cc79 to dir: x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/ip/2023.2/0/0/007e6d906362cc79/Memory.dcp to x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/ip/2023.2/0/0/007e6d906362cc79/Memory_sim_netlist.v to x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/ip/2023.2/0/0/007e6d906362cc79/Memory_sim_netlist.vhdl to x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/ip/2023.2/0/0/007e6d906362cc79/Memory_stub.v to x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/ip/2023.2/0/0/007e6d906362cc79/Memory_stub.vhdl to x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Memory, cache-ID = 007e6d906362cc79; cache size = 7.296 MB.
catch { [ delete_ip_run [get_ips -all Memory] ] }
INFO: [Project 1-386] Moving file 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci' from fileset 'Memory' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci'
export_simulation -of_objects [get_files X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -directory X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files/sim_scripts -ip_user_files_dir X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files -ipstatic_source_dir X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/modelsim} {questa=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/questa} {riviera=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/riviera} {activehdl=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Control_Memory/Control_Memory.xci' is already up-to-date
[Sat Apr  5 19:38:41 2025] Launched synth_1...
Run output will be captured here: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/synth_1/runme.log
[Sat Apr  5 19:38:41 2025] Launched impl_1...
Run output will be captured here: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



ERROR: [Labtools 27-3733] Error during cs_server initialization: Failed to connect cs_server at TCP:localhost:2485 to hw_server at TCP:localhost:3121.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



ERROR: [Labtools 27-3733] Error during cs_server initialization: Failed to connect cs_server at TCP:localhost:2493 to hw_server at TCP:localhost:3121.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



ERROR: [Labtools 27-3733] Error during cs_server initialization: Failed to connect cs_server at TCP:localhost:2499 to hw_server at TCP:localhost:3121.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



ERROR: [Labtools 27-3733] Error during cs_server initialization: Failed to connect cs_server at TCP:localhost:2519 to hw_server at TCP:localhost:3121.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  5 19:43:01 2025...
