Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Sep 25 22:39:29 2024
| Host         : madhav-HP-348-G4 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : cw305_top
| Device       : 7a100t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 26091 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.014        0.000                      0                70104        0.054        0.000                      0                70104        3.000        0.000                       0                 26110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
usb_clk                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.014        0.000                      0                70095        0.138        0.000                      0                70095        8.870        0.000                       0                 26097  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.016        0.000                      0                70095        0.138        0.000                      0                70095        8.870        0.000                       0                 26097  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  
usb_clk                       6.919        0.000                      0                    8        0.320        0.000                      0                    8        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.014        0.000                      0                70095        0.054        0.000                      0                70095  
usb_clk               clk_out1_clk_wiz_0          4.375        0.000                      0                    1        1.999        0.000                      0                    1  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.014        0.000                      0                70095        0.054        0.000                      0                70095  
usb_clk               clk_out1_clk_wiz_0_1        4.377        0.000                      0                    1        2.001        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.555    -0.329    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/Q
                         net (fo=1, routed)           0.057    -0.131    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[24]
    SLICE_X44Y129        LUT4 (Prop_lut4_I2_O)        0.045    -0.086 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[24]_INST_0/O
                         net (fo=1, routed)           0.000    -0.086    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[24]
    SLICE_X44Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.822    -0.546    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X44Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                         clock pessimism              0.230    -0.316    
    SLICE_X44Y129        FDRE (Hold_fdre_C_D)         0.092    -0.224    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.555    -0.329    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.188 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/Q
                         net (fo=1, routed)           0.057    -0.131    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[24]
    SLICE_X44Y129        LUT4 (Prop_lut4_I2_O)        0.045    -0.086 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[24]_INST_0/O
                         net (fo=1, routed)           0.000    -0.086    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[24]
    SLICE_X44Y129        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.822    -0.546    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X44Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                         clock pessimism              0.230    -0.316    
    SLICE_X44Y129        FDRE (Hold_fdre_C_D)         0.092    -0.224    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.560    -0.324    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.183 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/Q
                         net (fo=1, routed)           0.057    -0.126    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[29]
    SLICE_X40Y135        LUT4 (Prop_lut4_I2_O)        0.045    -0.081 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[29]_INST_0/O
                         net (fo=1, routed)           0.000    -0.081    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[29]
    SLICE_X40Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X40Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                         clock pessimism              0.227    -0.311    
    SLICE_X40Y135        FDRE (Hold_fdre_C_D)         0.092    -0.219    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.560    -0.324    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.183 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/Q
                         net (fo=1, routed)           0.057    -0.126    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[29]
    SLICE_X40Y135        LUT4 (Prop_lut4_I2_O)        0.045    -0.081 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[29]_INST_0/O
                         net (fo=1, routed)           0.000    -0.081    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[29]
    SLICE_X40Y135        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X40Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                         clock pessimism              0.227    -0.311    
    SLICE_X40Y135        FDRE (Hold_fdre_C_D)         0.092    -0.219    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.564    -0.320    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.179 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/Q
                         net (fo=1, routed)           0.057    -0.122    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[17]
    SLICE_X32Y137        LUT4 (Prop_lut4_I2_O)        0.045    -0.077 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[17]_INST_0/O
                         net (fo=1, routed)           0.000    -0.077    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[17]
    SLICE_X32Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.833    -0.535    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X32Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                         clock pessimism              0.228    -0.307    
    SLICE_X32Y137        FDRE (Hold_fdre_C_D)         0.092    -0.215    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.564    -0.320    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.179 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/Q
                         net (fo=1, routed)           0.057    -0.122    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[17]
    SLICE_X32Y137        LUT4 (Prop_lut4_I2_O)        0.045    -0.077 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[17]_INST_0/O
                         net (fo=1, routed)           0.000    -0.077    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[17]
    SLICE_X32Y137        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.833    -0.535    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X32Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                         clock pessimism              0.228    -0.307    
    SLICE_X32Y137        FDRE (Hold_fdre_C_D)         0.092    -0.215    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.562    -0.322    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X37Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.181 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.124    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/idata[15]
    SLICE_X36Y134        LUT4 (Prop_lut4_I2_O)        0.045    -0.079 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/odata[15]_INST_0/O
                         net (fo=1, routed)           0.000    -0.079    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[15]
    SLICE_X36Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X36Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                         clock pessimism              0.229    -0.309    
    SLICE_X36Y134        FDRE (Hold_fdre_C_D)         0.091    -0.218    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.562    -0.322    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X37Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.181 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.124    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/idata[15]
    SLICE_X36Y134        LUT4 (Prop_lut4_I2_O)        0.045    -0.079 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/odata[15]_INST_0/O
                         net (fo=1, routed)           0.000    -0.079    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[15]
    SLICE_X36Y134        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X36Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                         clock pessimism              0.229    -0.309    
    SLICE_X36Y134        FDRE (Hold_fdre_C_D)         0.091    -0.218    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.032%)  route 0.109ns (36.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.561    -0.323    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.182 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/Q
                         net (fo=1, routed)           0.109    -0.073    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/idata[41]
    SLICE_X42Y137        LUT4 (Prop_lut4_I0_O)        0.045    -0.028 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/odata[9]_INST_0/O
                         net (fo=1, routed)           0.000    -0.028    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[9]
    SLICE_X42Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.829    -0.539    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X42Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                         clock pessimism              0.251    -0.288    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.121    -0.167    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.032%)  route 0.109ns (36.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.561    -0.323    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/Q
                         net (fo=1, routed)           0.109    -0.073    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/idata[41]
    SLICE_X42Y137        LUT4 (Prop_lut4_I0_O)        0.045    -0.028 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/odata[9]_INST_0/O
                         net (fo=1, routed)           0.000    -0.028    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[9]
    SLICE_X42Y137        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.829    -0.539    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X42Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                         clock pessimism              0.251    -0.288    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.121    -0.167    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X0Y20     U_basys3_top/ecg_core_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X74Y99     U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X54Y84     U_basys3_top/ecg_core_inst/fp32_mul_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_36_41/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    U_clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.082    20.046    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.076    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.076    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.082    20.046    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.076    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.076    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.082    20.046    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.076    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.076    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.082    20.046    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.076    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.076    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.082    20.046    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.076    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.076    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.082    20.046    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.076    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.076    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.082    20.046    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.076    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.076    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.082    20.046    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.076    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.076    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.082    20.046    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.076    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.076    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.082    20.046    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.076    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.076    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.555    -0.329    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/Q
                         net (fo=1, routed)           0.057    -0.131    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[24]
    SLICE_X44Y129        LUT4 (Prop_lut4_I2_O)        0.045    -0.086 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[24]_INST_0/O
                         net (fo=1, routed)           0.000    -0.086    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[24]
    SLICE_X44Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.822    -0.546    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X44Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                         clock pessimism              0.230    -0.316    
    SLICE_X44Y129        FDRE (Hold_fdre_C_D)         0.092    -0.224    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.555    -0.329    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.188 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/Q
                         net (fo=1, routed)           0.057    -0.131    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[24]
    SLICE_X44Y129        LUT4 (Prop_lut4_I2_O)        0.045    -0.086 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[24]_INST_0/O
                         net (fo=1, routed)           0.000    -0.086    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[24]
    SLICE_X44Y129        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.822    -0.546    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X44Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                         clock pessimism              0.230    -0.316    
    SLICE_X44Y129        FDRE (Hold_fdre_C_D)         0.092    -0.224    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.560    -0.324    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.183 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/Q
                         net (fo=1, routed)           0.057    -0.126    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[29]
    SLICE_X40Y135        LUT4 (Prop_lut4_I2_O)        0.045    -0.081 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[29]_INST_0/O
                         net (fo=1, routed)           0.000    -0.081    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[29]
    SLICE_X40Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X40Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                         clock pessimism              0.227    -0.311    
    SLICE_X40Y135        FDRE (Hold_fdre_C_D)         0.092    -0.219    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.560    -0.324    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.183 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/Q
                         net (fo=1, routed)           0.057    -0.126    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[29]
    SLICE_X40Y135        LUT4 (Prop_lut4_I2_O)        0.045    -0.081 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[29]_INST_0/O
                         net (fo=1, routed)           0.000    -0.081    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[29]
    SLICE_X40Y135        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X40Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                         clock pessimism              0.227    -0.311    
    SLICE_X40Y135        FDRE (Hold_fdre_C_D)         0.092    -0.219    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.564    -0.320    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.179 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/Q
                         net (fo=1, routed)           0.057    -0.122    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[17]
    SLICE_X32Y137        LUT4 (Prop_lut4_I2_O)        0.045    -0.077 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[17]_INST_0/O
                         net (fo=1, routed)           0.000    -0.077    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[17]
    SLICE_X32Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.833    -0.535    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X32Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                         clock pessimism              0.228    -0.307    
    SLICE_X32Y137        FDRE (Hold_fdre_C_D)         0.092    -0.215    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.564    -0.320    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.179 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/Q
                         net (fo=1, routed)           0.057    -0.122    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[17]
    SLICE_X32Y137        LUT4 (Prop_lut4_I2_O)        0.045    -0.077 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[17]_INST_0/O
                         net (fo=1, routed)           0.000    -0.077    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[17]
    SLICE_X32Y137        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.833    -0.535    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X32Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                         clock pessimism              0.228    -0.307    
    SLICE_X32Y137        FDRE (Hold_fdre_C_D)         0.092    -0.215    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.562    -0.322    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X37Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.181 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.124    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/idata[15]
    SLICE_X36Y134        LUT4 (Prop_lut4_I2_O)        0.045    -0.079 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/odata[15]_INST_0/O
                         net (fo=1, routed)           0.000    -0.079    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[15]
    SLICE_X36Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X36Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                         clock pessimism              0.229    -0.309    
    SLICE_X36Y134        FDRE (Hold_fdre_C_D)         0.091    -0.218    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.562    -0.322    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X37Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.181 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.124    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/idata[15]
    SLICE_X36Y134        LUT4 (Prop_lut4_I2_O)        0.045    -0.079 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/odata[15]_INST_0/O
                         net (fo=1, routed)           0.000    -0.079    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[15]
    SLICE_X36Y134        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X36Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                         clock pessimism              0.229    -0.309    
    SLICE_X36Y134        FDRE (Hold_fdre_C_D)         0.091    -0.218    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.032%)  route 0.109ns (36.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.561    -0.323    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.182 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/Q
                         net (fo=1, routed)           0.109    -0.073    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/idata[41]
    SLICE_X42Y137        LUT4 (Prop_lut4_I0_O)        0.045    -0.028 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/odata[9]_INST_0/O
                         net (fo=1, routed)           0.000    -0.028    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[9]
    SLICE_X42Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.829    -0.539    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X42Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                         clock pessimism              0.251    -0.288    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.121    -0.167    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.032%)  route 0.109ns (36.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.561    -0.323    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/Q
                         net (fo=1, routed)           0.109    -0.073    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/idata[41]
    SLICE_X42Y137        LUT4 (Prop_lut4_I0_O)        0.045    -0.028 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/odata[9]_INST_0/O
                         net (fo=1, routed)           0.000    -0.028    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[9]
    SLICE_X42Y137        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.829    -0.539    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X42Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                         clock pessimism              0.251    -0.288    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.121    -0.167    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X0Y20     U_basys3_top/ecg_core_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X74Y99     U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X54Y84     U_basys3_top/ecg_core_inst/fp32_mul_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_36_41/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    U_clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 usb_data[1]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/reg_datao_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.441ns (17.536%)  route 2.075ns (82.464%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    B6                                                0.000     2.000 r  usb_data[1] (INOUT)
                         net (fo=1, unset)            0.000     2.000    usb_data_IOBUF[1]_inst/IO
    B6                   IBUF (Prop_ibuf_I_O)         0.441     2.441 r  usb_data_IOBUF[1]_inst/IBUF/O
                         net (fo=2, routed)           2.075     4.517    U_usb_reg_fe/usb_din[1]
    SLICE_X0Y123         FDRE                                         r  U_usb_reg_fe/reg_datao_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  clkibuf/O
                         net (fo=1, routed)           0.644    10.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clkbuf/O
                         net (fo=8, routed)           0.586    11.485    U_usb_reg_fe/usb_clk
    SLICE_X0Y123         FDRE                                         r  U_usb_reg_fe/reg_datao_reg[1]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.035    11.450    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)       -0.014    11.436    U_usb_reg_fe/reg_datao_reg[1]
  -------------------------------------------------------------------
                         required time                         11.436    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  6.919    

Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 usb_data[1]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/reg_datao_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.441ns (17.536%)  route 2.075ns (82.464%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    B6                                                0.000     2.000 f  usb_data[1] (INOUT)
                         net (fo=1, unset)            0.000     2.000    usb_data_IOBUF[1]_inst/IO
    B6                   IBUF (Prop_ibuf_I_O)         0.441     2.441 f  usb_data_IOBUF[1]_inst/IBUF/O
                         net (fo=2, routed)           2.075     4.517    U_usb_reg_fe/usb_din[1]
    SLICE_X0Y123         FDRE                                         f  U_usb_reg_fe/reg_datao_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  clkibuf/O
                         net (fo=1, routed)           0.644    10.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clkbuf/O
                         net (fo=8, routed)           0.586    11.485    U_usb_reg_fe/usb_clk
    SLICE_X0Y123         FDRE                                         r  U_usb_reg_fe/reg_datao_reg[1]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.035    11.450    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)       -0.014    11.436    U_usb_reg_fe/reg_datao_reg[1]
  -------------------------------------------------------------------
                         required time                         11.436    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  6.919    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 usb_wrn
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/usb_wrn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.440ns (21.564%)  route 1.601ns (78.436%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  usb_wrn (IN)
                         net (fo=0)                   0.000     2.000    usb_wrn
    C2                   IBUF (Prop_ibuf_I_O)         0.440     2.440 r  usb_wrn_IBUF_inst/O
                         net (fo=1, routed)           1.601     4.041    U_usb_reg_fe/usb_wrn
    SLICE_X89Y138        FDRE                                         r  U_usb_reg_fe/usb_wrn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  clkibuf/O
                         net (fo=1, routed)           0.644    10.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clkbuf/O
                         net (fo=8, routed)           0.599    11.498    U_usb_reg_fe/usb_clk
    SLICE_X89Y138        FDRE                                         r  U_usb_reg_fe/usb_wrn_r_reg/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.035    11.463    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)       -0.019    11.444    U_usb_reg_fe/usb_wrn_r_reg
  -------------------------------------------------------------------
                         required time                         11.444    
                         arrival time                          -4.041    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 usb_wrn
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/usb_wrn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.440ns (21.564%)  route 1.601ns (78.436%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  usb_wrn (IN)
                         net (fo=0)                   0.000     2.000    usb_wrn
    C2                   IBUF (Prop_ibuf_I_O)         0.440     2.440 f  usb_wrn_IBUF_inst/O
                         net (fo=1, routed)           1.601     4.041    U_usb_reg_fe/usb_wrn
    SLICE_X89Y138        FDRE                                         f  U_usb_reg_fe/usb_wrn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  clkibuf/O
                         net (fo=1, routed)           0.644    10.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clkbuf/O
                         net (fo=8, routed)           0.599    11.498    U_usb_reg_fe/usb_clk
    SLICE_X89Y138        FDRE                                         r  U_usb_reg_fe/usb_wrn_r_reg/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.035    11.463    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)       -0.019    11.444    U_usb_reg_fe/usb_wrn_r_reg
  -------------------------------------------------------------------
                         required time                         11.444    
                         arrival time                          -4.041    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 usb_cen
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/usb_cen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.437ns (22.478%)  route 1.507ns (77.522%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A3                                                0.000     2.000 r  usb_cen (IN)
                         net (fo=0)                   0.000     2.000    usb_cen
    A3                   IBUF (Prop_ibuf_I_O)         0.437     2.437 r  usb_cen_IBUF_inst/O
                         net (fo=1, routed)           1.507     3.944    U_usb_reg_fe/usb_cen
    SLICE_X89Y138        FDRE                                         r  U_usb_reg_fe/usb_cen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  clkibuf/O
                         net (fo=1, routed)           0.644    10.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clkbuf/O
                         net (fo=8, routed)           0.599    11.498    U_usb_reg_fe/usb_clk
    SLICE_X89Y138        FDRE                                         r  U_usb_reg_fe/usb_cen_r_reg/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.035    11.463    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)       -0.014    11.449    U_usb_reg_fe/usb_cen_r_reg
  -------------------------------------------------------------------
                         required time                         11.449    
                         arrival time                          -3.944    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 usb_cen
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/usb_cen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.437ns (22.478%)  route 1.507ns (77.522%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A3                                                0.000     2.000 f  usb_cen (IN)
                         net (fo=0)                   0.000     2.000    usb_cen
    A3                   IBUF (Prop_ibuf_I_O)         0.437     2.437 f  usb_cen_IBUF_inst/O
                         net (fo=1, routed)           1.507     3.944    U_usb_reg_fe/usb_cen
    SLICE_X89Y138        FDRE                                         f  U_usb_reg_fe/usb_cen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  clkibuf/O
                         net (fo=1, routed)           0.644    10.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clkbuf/O
                         net (fo=8, routed)           0.599    11.498    U_usb_reg_fe/usb_clk
    SLICE_X89Y138        FDRE                                         r  U_usb_reg_fe/usb_cen_r_reg/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.035    11.463    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)       -0.014    11.449    U_usb_reg_fe/usb_cen_r_reg
  -------------------------------------------------------------------
                         required time                         11.449    
                         arrival time                          -3.944    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 usb_data[1]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/reg_datao_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.417ns (29.786%)  route 3.339ns (70.214%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 14.349 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    B6                                                0.000     2.000 r  usb_data[1] (INOUT)
                         net (fo=1, unset)            0.000     2.000    usb_data_IOBUF[1]_inst/IO
    B6                   IBUF (Prop_ibuf_I_O)         1.417     3.417 r  usb_data_IOBUF[1]_inst/IBUF/O
                         net (fo=2, routed)           3.339     6.756    U_usb_reg_fe/usb_din[1]
    SLICE_X0Y123         FDRE                                         r  U_usb_reg_fe/reg_datao_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  clkibuf/O
                         net (fo=1, routed)           1.628    12.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clkbuf/O
                         net (fo=8, routed)           1.317    14.349    U_usb_reg_fe/usb_clk
    SLICE_X0Y123         FDRE                                         r  U_usb_reg_fe/reg_datao_reg[1]/C
                         clock pessimism              0.000    14.349    
                         clock uncertainty           -0.035    14.313    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)       -0.047    14.266    U_usb_reg_fe/reg_datao_reg[1]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 usb_data[1]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/reg_datao_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.417ns (29.786%)  route 3.339ns (70.214%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 14.349 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    B6                                                0.000     2.000 f  usb_data[1] (INOUT)
                         net (fo=1, unset)            0.000     2.000    usb_data_IOBUF[1]_inst/IO
    B6                   IBUF (Prop_ibuf_I_O)         1.417     3.417 f  usb_data_IOBUF[1]_inst/IBUF/O
                         net (fo=2, routed)           3.339     6.756    U_usb_reg_fe/usb_din[1]
    SLICE_X0Y123         FDRE                                         f  U_usb_reg_fe/reg_datao_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  clkibuf/O
                         net (fo=1, routed)           1.628    12.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clkbuf/O
                         net (fo=8, routed)           1.317    14.349    U_usb_reg_fe/usb_clk
    SLICE_X0Y123         FDRE                                         r  U_usb_reg_fe/reg_datao_reg[1]/C
                         clock pessimism              0.000    14.349    
                         clock uncertainty           -0.035    14.313    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)       -0.047    14.266    U_usb_reg_fe/reg_datao_reg[1]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 usb_data[0]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/reg_datao_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.444ns (23.673%)  route 1.431ns (76.327%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A7                                                0.000     2.000 r  usb_data[0] (INOUT)
                         net (fo=1, unset)            0.000     2.000    usb_data_IOBUF[0]_inst/IO
    A7                   IBUF (Prop_ibuf_I_O)         0.444     2.444 r  usb_data_IOBUF[0]_inst/IBUF/O
                         net (fo=2, routed)           1.431     3.875    U_usb_reg_fe/usb_din[0]
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  clkibuf/O
                         net (fo=1, routed)           0.644    10.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clkbuf/O
                         net (fo=8, routed)           0.590    11.489    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.035    11.454    
    SLICE_X73Y147        FDRE (Setup_fdre_C_D)       -0.014    11.440    U_usb_reg_fe/reg_datao_reg[0]
  -------------------------------------------------------------------
                         required time                         11.440    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 usb_data[0]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/reg_datao_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.444ns (23.673%)  route 1.431ns (76.327%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A7                                                0.000     2.000 f  usb_data[0] (INOUT)
                         net (fo=1, unset)            0.000     2.000    usb_data_IOBUF[0]_inst/IO
    A7                   IBUF (Prop_ibuf_I_O)         0.444     2.444 f  usb_data_IOBUF[0]_inst/IBUF/O
                         net (fo=2, routed)           1.431     3.875    U_usb_reg_fe/usb_din[0]
    SLICE_X73Y147        FDRE                                         f  U_usb_reg_fe/reg_datao_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  clkibuf/O
                         net (fo=1, routed)           0.644    10.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clkbuf/O
                         net (fo=8, routed)           0.590    11.489    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.035    11.454    
    SLICE_X73Y147        FDRE (Setup_fdre_C_D)       -0.014    11.440    U_usb_reg_fe/reg_datao_reg[0]
  -------------------------------------------------------------------
                         required time                         11.440    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  7.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/usb_rdn_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.173%)  route 0.226ns (54.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.603     1.502    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/usb_rdn_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  U_usb_reg_fe/usb_rdn_r_reg/Q
                         net (fo=2, routed)           0.226     1.869    U_usb_reg_fe/usb_rdn_r
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.914 r  U_usb_reg_fe/isoutreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    U_usb_reg_fe/isoutreg[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clkibuf/O
                         net (fo=1, routed)           0.699     1.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clkbuf/O
                         net (fo=8, routed)           0.874     2.018    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.092     1.594    U_usb_reg_fe/isoutreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/usb_rdn_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.173%)  route 0.226ns (54.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.603     1.502    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/usb_rdn_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  U_usb_reg_fe/usb_rdn_r_reg/Q
                         net (fo=2, routed)           0.226     1.869    U_usb_reg_fe/usb_rdn_r
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.914 f  U_usb_reg_fe/isoutreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    U_usb_reg_fe/isoutreg[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         f  U_usb_reg_fe/isoutreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clkibuf/O
                         net (fo=1, routed)           0.699     1.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clkbuf/O
                         net (fo=8, routed)           0.874     2.018    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.092     1.594    U_usb_reg_fe/isoutreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/isoutreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.551%)  route 0.309ns (62.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.603     1.502    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  U_usb_reg_fe/isoutreg_reg[0]/Q
                         net (fo=2, routed)           0.309     1.952    U_usb_reg_fe/isoutreg[0]
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.997 r  U_usb_reg_fe/isoutreg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.997    U_usb_reg_fe/isoutreg[1]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clkibuf/O
                         net (fo=1, routed)           0.699     1.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clkbuf/O
                         net (fo=8, routed)           0.874     2.018    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.107     1.609    U_usb_reg_fe/isoutreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/isoutreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.551%)  route 0.309ns (62.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.603     1.502    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  U_usb_reg_fe/isoutreg_reg[0]/Q
                         net (fo=2, routed)           0.309     1.952    U_usb_reg_fe/isoutreg[0]
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.997 f  U_usb_reg_fe/isoutreg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.997    U_usb_reg_fe/isoutreg[1]_i_1_n_0
    SLICE_X89Y86         FDRE                                         f  U_usb_reg_fe/isoutreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clkibuf/O
                         net (fo=1, routed)           0.699     1.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clkbuf/O
                         net (fo=8, routed)           0.874     2.018    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.107     1.609    U_usb_reg_fe/isoutreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 usb_data[0]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/reg_datao_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 1.353ns (40.381%)  route 1.998ns (59.619%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A7                                                0.000     2.000 r  usb_data[0] (INOUT)
                         net (fo=1, unset)            0.000     2.000    usb_data_IOBUF[0]_inst/IO
    A7                   IBUF (Prop_ibuf_I_O)         1.353     3.353 r  usb_data_IOBUF[0]_inst/IBUF/O
                         net (fo=2, routed)           1.998     5.351    U_usb_reg_fe/usb_din[0]
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clkibuf/O
                         net (fo=1, routed)           1.717     3.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clkbuf/O
                         net (fo=8, routed)           1.430     4.620    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
                         clock pessimism              0.000     4.620    
                         clock uncertainty            0.035     4.656    
    SLICE_X73Y147        FDRE (Hold_fdre_C_D)         0.158     4.814    U_usb_reg_fe/reg_datao_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.813    
                         arrival time                           5.351    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 usb_data[0]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/reg_datao_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 1.353ns (40.381%)  route 1.998ns (59.619%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A7                                                0.000     2.000 f  usb_data[0] (INOUT)
                         net (fo=1, unset)            0.000     2.000    usb_data_IOBUF[0]_inst/IO
    A7                   IBUF (Prop_ibuf_I_O)         1.353     3.353 f  usb_data_IOBUF[0]_inst/IBUF/O
                         net (fo=2, routed)           1.998     5.351    U_usb_reg_fe/usb_din[0]
    SLICE_X73Y147        FDRE                                         f  U_usb_reg_fe/reg_datao_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clkibuf/O
                         net (fo=1, routed)           1.717     3.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clkbuf/O
                         net (fo=8, routed)           1.430     4.620    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
                         clock pessimism              0.000     4.620    
                         clock uncertainty            0.035     4.656    
    SLICE_X73Y147        FDRE (Hold_fdre_C_D)         0.158     4.814    U_usb_reg_fe/reg_datao_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.813    
                         arrival time                           5.351    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 usb_rdn
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/usb_rdn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 1.351ns (39.813%)  route 2.043ns (60.187%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A4                                                0.000     2.000 r  usb_rdn (IN)
                         net (fo=0)                   0.000     2.000    usb_rdn
    A4                   IBUF (Prop_ibuf_I_O)         1.351     3.351 r  usb_rdn_IBUF_inst/O
                         net (fo=2, routed)           2.043     5.394    U_usb_reg_fe/usb_rdn
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/usb_rdn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clkibuf/O
                         net (fo=1, routed)           1.717     3.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clkbuf/O
                         net (fo=8, routed)           1.461     4.651    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/usb_rdn_r_reg/C
                         clock pessimism              0.000     4.651    
                         clock uncertainty            0.035     4.686    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.162     4.848    U_usb_reg_fe/usb_rdn_r_reg
  -------------------------------------------------------------------
                         required time                         -4.848    
                         arrival time                           5.394    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 usb_rdn
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/usb_rdn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 1.351ns (39.813%)  route 2.043ns (60.187%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A4                                                0.000     2.000 f  usb_rdn (IN)
                         net (fo=0)                   0.000     2.000    usb_rdn
    A4                   IBUF (Prop_ibuf_I_O)         1.351     3.351 f  usb_rdn_IBUF_inst/O
                         net (fo=2, routed)           2.043     5.394    U_usb_reg_fe/usb_rdn
    SLICE_X89Y86         FDRE                                         f  U_usb_reg_fe/usb_rdn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clkibuf/O
                         net (fo=1, routed)           1.717     3.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clkbuf/O
                         net (fo=8, routed)           1.461     4.651    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/usb_rdn_r_reg/C
                         clock pessimism              0.000     4.651    
                         clock uncertainty            0.035     4.686    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.162     4.848    U_usb_reg_fe/usb_rdn_r_reg
  -------------------------------------------------------------------
                         required time                         -4.848    
                         arrival time                           5.394    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/usb_rdn_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.388ns (46.095%)  route 0.454ns (53.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.651ns
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clkibuf/O
                         net (fo=1, routed)           1.628     2.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.031 r  clkbuf/O
                         net (fo=8, routed)           1.350     4.381    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/usb_rdn_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.304     4.685 f  U_usb_reg_fe/usb_rdn_r_reg/Q
                         net (fo=2, routed)           0.454     5.139    U_usb_reg_fe/usb_rdn_r
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.084     5.223 r  U_usb_reg_fe/isoutreg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.223    U_usb_reg_fe/isoutreg[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clkibuf/O
                         net (fo=1, routed)           1.717     3.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clkbuf/O
                         net (fo=8, routed)           1.461     4.651    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/C
                         clock pessimism             -0.269     4.381    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.222     4.603    U_usb_reg_fe/isoutreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                           5.223    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/usb_rdn_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.388ns (46.095%)  route 0.454ns (53.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.651ns
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clkibuf/O
                         net (fo=1, routed)           1.628     2.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.031 r  clkbuf/O
                         net (fo=8, routed)           1.350     4.381    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/usb_rdn_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.304     4.685 r  U_usb_reg_fe/usb_rdn_r_reg/Q
                         net (fo=2, routed)           0.454     5.139    U_usb_reg_fe/usb_rdn_r
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.084     5.223 f  U_usb_reg_fe/isoutreg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.223    U_usb_reg_fe/isoutreg[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         f  U_usb_reg_fe/isoutreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clkibuf/O
                         net (fo=1, routed)           1.717     3.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clkbuf/O
                         net (fo=8, routed)           1.461     4.651    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/C
                         clock pessimism             -0.269     4.381    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.222     4.603    U_usb_reg_fe/isoutreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                           5.223    
  -------------------------------------------------------------------
                         slack                                  0.620    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clkbuf/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    U_usb_reg_fe/isoutreg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    U_usb_reg_fe/isoutreg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.555    -0.329    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/Q
                         net (fo=1, routed)           0.057    -0.131    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[24]
    SLICE_X44Y129        LUT4 (Prop_lut4_I2_O)        0.045    -0.086 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[24]_INST_0/O
                         net (fo=1, routed)           0.000    -0.086    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[24]
    SLICE_X44Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.822    -0.546    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X44Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                         clock pessimism              0.230    -0.316    
                         clock uncertainty            0.084    -0.232    
    SLICE_X44Y129        FDRE (Hold_fdre_C_D)         0.092    -0.140    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.555    -0.329    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.188 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/Q
                         net (fo=1, routed)           0.057    -0.131    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[24]
    SLICE_X44Y129        LUT4 (Prop_lut4_I2_O)        0.045    -0.086 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[24]_INST_0/O
                         net (fo=1, routed)           0.000    -0.086    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[24]
    SLICE_X44Y129        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.822    -0.546    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X44Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                         clock pessimism              0.230    -0.316    
                         clock uncertainty            0.084    -0.232    
    SLICE_X44Y129        FDRE (Hold_fdre_C_D)         0.092    -0.140    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.560    -0.324    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.183 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/Q
                         net (fo=1, routed)           0.057    -0.126    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[29]
    SLICE_X40Y135        LUT4 (Prop_lut4_I2_O)        0.045    -0.081 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[29]_INST_0/O
                         net (fo=1, routed)           0.000    -0.081    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[29]
    SLICE_X40Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X40Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                         clock pessimism              0.227    -0.311    
                         clock uncertainty            0.084    -0.227    
    SLICE_X40Y135        FDRE (Hold_fdre_C_D)         0.092    -0.135    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.560    -0.324    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.183 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/Q
                         net (fo=1, routed)           0.057    -0.126    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[29]
    SLICE_X40Y135        LUT4 (Prop_lut4_I2_O)        0.045    -0.081 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[29]_INST_0/O
                         net (fo=1, routed)           0.000    -0.081    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[29]
    SLICE_X40Y135        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X40Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                         clock pessimism              0.227    -0.311    
                         clock uncertainty            0.084    -0.227    
    SLICE_X40Y135        FDRE (Hold_fdre_C_D)         0.092    -0.135    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.228ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.564    -0.320    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.179 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/Q
                         net (fo=1, routed)           0.057    -0.122    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[17]
    SLICE_X32Y137        LUT4 (Prop_lut4_I2_O)        0.045    -0.077 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[17]_INST_0/O
                         net (fo=1, routed)           0.000    -0.077    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[17]
    SLICE_X32Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.833    -0.535    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X32Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                         clock pessimism              0.228    -0.307    
                         clock uncertainty            0.084    -0.223    
    SLICE_X32Y137        FDRE (Hold_fdre_C_D)         0.092    -0.131    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.228ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.564    -0.320    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.179 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/Q
                         net (fo=1, routed)           0.057    -0.122    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[17]
    SLICE_X32Y137        LUT4 (Prop_lut4_I2_O)        0.045    -0.077 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[17]_INST_0/O
                         net (fo=1, routed)           0.000    -0.077    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[17]
    SLICE_X32Y137        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.833    -0.535    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X32Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                         clock pessimism              0.228    -0.307    
                         clock uncertainty            0.084    -0.223    
    SLICE_X32Y137        FDRE (Hold_fdre_C_D)         0.092    -0.131    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.562    -0.322    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X37Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.181 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.124    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/idata[15]
    SLICE_X36Y134        LUT4 (Prop_lut4_I2_O)        0.045    -0.079 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/odata[15]_INST_0/O
                         net (fo=1, routed)           0.000    -0.079    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[15]
    SLICE_X36Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X36Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                         clock pessimism              0.229    -0.309    
                         clock uncertainty            0.084    -0.225    
    SLICE_X36Y134        FDRE (Hold_fdre_C_D)         0.091    -0.134    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.562    -0.322    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X37Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.181 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.124    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/idata[15]
    SLICE_X36Y134        LUT4 (Prop_lut4_I2_O)        0.045    -0.079 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/odata[15]_INST_0/O
                         net (fo=1, routed)           0.000    -0.079    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[15]
    SLICE_X36Y134        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X36Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                         clock pessimism              0.229    -0.309    
                         clock uncertainty            0.084    -0.225    
    SLICE_X36Y134        FDRE (Hold_fdre_C_D)         0.091    -0.134    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.032%)  route 0.109ns (36.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.561    -0.323    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.182 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/Q
                         net (fo=1, routed)           0.109    -0.073    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/idata[41]
    SLICE_X42Y137        LUT4 (Prop_lut4_I0_O)        0.045    -0.028 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/odata[9]_INST_0/O
                         net (fo=1, routed)           0.000    -0.028    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[9]
    SLICE_X42Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.829    -0.539    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X42Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                         clock pessimism              0.251    -0.288    
                         clock uncertainty            0.084    -0.204    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.121    -0.083    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.032%)  route 0.109ns (36.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.561    -0.323    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/Q
                         net (fo=1, routed)           0.109    -0.073    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/idata[41]
    SLICE_X42Y137        LUT4 (Prop_lut4_I0_O)        0.045    -0.028 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/odata[9]_INST_0/O
                         net (fo=1, routed)           0.000    -0.028    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[9]
    SLICE_X42Y137        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.829    -0.539    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X42Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                         clock pessimism              0.251    -0.288    
                         clock uncertainty            0.084    -0.204    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.121    -0.083    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.999ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.697ns  (logic 0.484ns (69.396%)  route 0.213ns (30.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.155ns = ( 19.845 - 20.000 ) 
    Source Clock Delay      (SCD):    4.620ns = ( 14.620 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  clkibuf/O
                         net (fo=1, routed)           1.717    13.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  clkbuf/O
                         net (fo=8, routed)           1.430    14.620    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.379    14.999 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.213    15.213    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.105    15.318 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    15.318    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.322    19.845    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    19.845    
                         clock uncertainty           -0.182    19.663    
    SLICE_X72Y147        FDRE (Setup_fdre_C_D)        0.030    19.693    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         19.693    
                         arrival time                         -15.318    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.697ns  (logic 0.484ns (69.396%)  route 0.213ns (30.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.155ns = ( 19.845 - 20.000 ) 
    Source Clock Delay      (SCD):    4.620ns = ( 14.620 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  clkibuf/O
                         net (fo=1, routed)           1.717    13.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  clkbuf/O
                         net (fo=8, routed)           1.430    14.620    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.379    14.999 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.213    15.213    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.105    15.318 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    15.318    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.322    19.845    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    19.845    
                         clock uncertainty           -0.182    19.663    
    SLICE_X72Y147        FDRE (Setup_fdre_C_D)        0.030    19.693    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         19.693    
                         arrival time                         -15.318    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.231ns (67.653%)  route 0.110ns (32.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.292ns = ( 19.708 - 20.000 ) 
    Source Clock Delay      (SCD):    2.006ns = ( 12.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417    10.417 r  clkibuf/O
                         net (fo=1, routed)           0.699    11.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.144 r  clkbuf/O
                         net (fo=8, routed)           0.862    12.006    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.175    12.181 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.110    12.291    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.056    12.347 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    12.347    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    20.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    18.360 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    18.854    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    18.880 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    18.910    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    18.936 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    18.966    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.992 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    19.022    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    19.048 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    19.090    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.116 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.592    19.708    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    19.708    
                         clock uncertainty           -0.182    19.526    
    SLICE_X72Y147        FDRE (Setup_fdre_C_D)        0.013    19.539    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         19.539    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.231ns (67.653%)  route 0.110ns (32.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.292ns = ( 19.708 - 20.000 ) 
    Source Clock Delay      (SCD):    2.006ns = ( 12.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417    10.417 r  clkibuf/O
                         net (fo=1, routed)           0.699    11.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.144 r  clkbuf/O
                         net (fo=8, routed)           0.862    12.006    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.175    12.181 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.110    12.291    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.056    12.347 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    12.347    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    20.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    18.360 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    18.854    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    18.880 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    18.910    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    18.936 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    18.966    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.992 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    19.022    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    19.048 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    19.090    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.116 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.592    19.708    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    19.708    
                         clock uncertainty           -0.182    19.526    
    SLICE_X72Y147        FDRE (Setup_fdre_C_D)        0.013    19.539    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         19.539    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                  7.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.999ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.590     1.489    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.141     1.630 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.092     1.722    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.767 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     1.767    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.863    -0.505    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    -0.505    
                         clock uncertainty            0.182    -0.323    
    SLICE_X72Y147        FDRE (Hold_fdre_C_D)         0.091    -0.232    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             1.999ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.590     1.489    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.092     1.722    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.767 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     1.767    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.863    -0.505    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    -0.505    
                         clock uncertainty            0.182    -0.323    
    SLICE_X72Y147        FDRE (Hold_fdre_C_D)         0.091    -0.232    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             4.184ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.388ns (68.497%)  route 0.178ns (31.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.332ns
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clkibuf/O
                         net (fo=1, routed)           1.628     2.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.031 r  clkbuf/O
                         net (fo=8, routed)           1.320     4.352    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.304     4.656 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.178     4.834    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.084     4.918 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     4.918    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.118    -1.396    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.081    -1.315 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.133    -1.182    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.101 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.433     0.332    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000     0.332    
                         clock uncertainty            0.182     0.514    
    SLICE_X72Y147        FDRE (Hold_fdre_C_D)         0.220     0.734    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           4.918    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.184ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.388ns (68.497%)  route 0.178ns (31.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.332ns
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clkibuf/O
                         net (fo=1, routed)           1.628     2.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.031 r  clkbuf/O
                         net (fo=8, routed)           1.320     4.352    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.304     4.656 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.178     4.834    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.084     4.918 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     4.918    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.118    -1.396    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.081    -1.315 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.133    -1.182    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.101 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.433     0.332    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000     0.332    
                         clock uncertainty            0.182     0.514    
    SLICE_X72Y147        FDRE (Hold_fdre_C_D)         0.220     0.734    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           4.918    
  -------------------------------------------------------------------
                         slack                                  4.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 6.738ns (33.340%)  route 13.472ns (66.660%))
  Logic Levels:           37  (CARRY4=12 LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          1.364    -0.150    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1_repN_1_alias
    SLICE_X68Y102        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.379     0.229 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/Q
                         net (fo=5, routed)           0.484     0.713    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.105     0.818 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7/O
                         net (fo=1, routed)           0.455     1.273    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_7_n_0
    SLICE_X69Y102        LUT4 (Prop_lut4_I1_O)        0.105     1.378 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.421     1.799    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X68Y102        LUT3 (Prop_lut3_I0_O)        0.105     1.904 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/neg_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.675     2.578    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[6]
    SLICE_X68Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.683 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.583     3.267    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.105     3.372 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.313     3.685    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_6_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.105     3.790 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.790    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0_i_2_n_0
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I1_O)      0.182     3.972 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[4]_INST_0/O
                         net (fo=3, routed)           0.622     4.594    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[4]
    SLICE_X70Y96         LUT2 (Prop_lut2_I1_O)        0.252     4.846 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36/O
                         net (fo=1, routed)           0.000     4.846    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_36_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     5.323 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.676     5.999    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.262     6.261 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_25/O
                         net (fo=49, routed)          0.895     7.156    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.267     7.423 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1/O
                         net (fo=23, routed)          1.007     8.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[32]_INST_0_i_1_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.105     8.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     8.856    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.105     8.961 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0/O
                         net (fo=2, routed)           0.370     9.331    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[5]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.436 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_30/O
                         net (fo=3, routed)           0.557     9.993    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[5]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.105    10.098 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.098    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.430 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.430    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.528 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.528    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.626 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.626    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.724 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.001    10.724    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.822 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.920 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.920    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.018 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.018    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.278 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.753    12.031    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X68Y106        LUT5 (Prop_lut5_I1_O)        0.278    12.309 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_14/O
                         net (fo=7, routed)           0.505    12.814    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/fp_4[3]
    SLICE_X68Y107        LUT4 (Prop_lut4_I1_O)        0.275    13.089 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_857/found[0]_INST_0/O
                         net (fo=3, routed)           0.381    13.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found_lower_1170
    SLICE_X68Y106        LUT2 (Prop_lut2_I1_O)        0.105    13.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.533    14.108    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/found_lower_2876
    SLICE_X69Y105        LUT4 (Prop_lut4_I2_O)        0.105    14.213 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2521/position[2]_INST_0/O
                         net (fo=1, routed)           0.525    14.739    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/fp_16_upper_index_2911[2]
    SLICE_X67Y105        LUT4 (Prop_lut4_I0_O)        0.105    14.844 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/position[2]_INST_0/O
                         net (fo=1, routed)           0.516    15.359    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/fp_32_lower_index_2975[2]
    SLICE_X65Y105        LUT4 (Prop_lut4_I0_O)        0.105    15.464 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[2]_INST_0/O
                         net (fo=11, routed)          0.545    16.010    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[2]
    SLICE_X65Y104        LUT5 (Prop_lut5_I1_O)        0.105    16.115 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.356    16.470    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.105    16.575 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.575    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.998 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.998    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.176 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/O[0]
                         net (fo=5, routed)           0.513    17.690    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/l__0[8]
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.238    17.928 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.928    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.385 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.513    18.898    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.105    19.003 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.952    19.955    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.105    20.060 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    20.060    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.250    19.773    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X63Y104        FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.355    20.128    
                         clock uncertainty           -0.084    20.044    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.030    20.074    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                  0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.555    -0.329    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/Q
                         net (fo=1, routed)           0.057    -0.131    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[24]
    SLICE_X44Y129        LUT4 (Prop_lut4_I2_O)        0.045    -0.086 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[24]_INST_0/O
                         net (fo=1, routed)           0.000    -0.086    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[24]
    SLICE_X44Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.822    -0.546    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X44Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                         clock pessimism              0.230    -0.316    
                         clock uncertainty            0.084    -0.232    
    SLICE_X44Y129        FDRE (Hold_fdre_C_D)         0.092    -0.140    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.555    -0.329    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.188 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/Q
                         net (fo=1, routed)           0.057    -0.131    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[24]
    SLICE_X44Y129        LUT4 (Prop_lut4_I2_O)        0.045    -0.086 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[24]_INST_0/O
                         net (fo=1, routed)           0.000    -0.086    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[24]
    SLICE_X44Y129        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.822    -0.546    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X44Y129        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                         clock pessimism              0.230    -0.316    
                         clock uncertainty            0.084    -0.232    
    SLICE_X44Y129        FDRE (Hold_fdre_C_D)         0.092    -0.140    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.560    -0.324    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.183 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/Q
                         net (fo=1, routed)           0.057    -0.126    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[29]
    SLICE_X40Y135        LUT4 (Prop_lut4_I2_O)        0.045    -0.081 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[29]_INST_0/O
                         net (fo=1, routed)           0.000    -0.081    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[29]
    SLICE_X40Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X40Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                         clock pessimism              0.227    -0.311    
                         clock uncertainty            0.084    -0.227    
    SLICE_X40Y135        FDRE (Hold_fdre_C_D)         0.092    -0.135    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.560    -0.324    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.183 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/Q
                         net (fo=1, routed)           0.057    -0.126    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[29]
    SLICE_X40Y135        LUT4 (Prop_lut4_I2_O)        0.045    -0.081 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[29]_INST_0/O
                         net (fo=1, routed)           0.000    -0.081    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[29]
    SLICE_X40Y135        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X40Y135        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]/C
                         clock pessimism              0.227    -0.311    
                         clock uncertainty            0.084    -0.227    
    SLICE_X40Y135        FDRE (Hold_fdre_C_D)         0.092    -0.135    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.228ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.564    -0.320    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.179 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/Q
                         net (fo=1, routed)           0.057    -0.122    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[17]
    SLICE_X32Y137        LUT4 (Prop_lut4_I2_O)        0.045    -0.077 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[17]_INST_0/O
                         net (fo=1, routed)           0.000    -0.077    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[17]
    SLICE_X32Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.833    -0.535    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X32Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                         clock pessimism              0.228    -0.307    
                         clock uncertainty            0.084    -0.223    
    SLICE_X32Y137        FDRE (Hold_fdre_C_D)         0.092    -0.131    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.228ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.564    -0.320    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.179 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8343_inst_block.type_cast_8343_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/Q
                         net (fo=1, routed)           0.057    -0.122    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/idata[17]
    SLICE_X32Y137        LUT4 (Prop_lut4_I2_O)        0.045    -0.077 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8338.phi/odata[17]_INST_0/O
                         net (fo=1, routed)           0.000    -0.077    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[17]
    SLICE_X32Y137        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.833    -0.535    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X32Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                         clock pessimism              0.228    -0.307    
                         clock uncertainty            0.084    -0.223    
    SLICE_X32Y137        FDRE (Hold_fdre_C_D)         0.092    -0.131    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8376_inst_block.type_cast_8376_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.562    -0.322    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X37Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.181 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.124    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/idata[15]
    SLICE_X36Y134        LUT4 (Prop_lut4_I2_O)        0.045    -0.079 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/odata[15]_INST_0/O
                         net (fo=1, routed)           0.000    -0.079    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[15]
    SLICE_X36Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X36Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                         clock pessimism              0.229    -0.309    
                         clock uncertainty            0.084    -0.225    
    SLICE_X36Y134        FDRE (Hold_fdre_C_D)         0.091    -0.134    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.562    -0.322    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X37Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.181 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8308_inst_block.type_cast_8308_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.124    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/idata[15]
    SLICE_X36Y134        LUT4 (Prop_lut4_I2_O)        0.045    -0.079 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8303.phi/odata[15]_INST_0/O
                         net (fo=1, routed)           0.000    -0.079    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[15]
    SLICE_X36Y134        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.831    -0.538    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X36Y134        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]/C
                         clock pessimism              0.229    -0.309    
                         clock uncertainty            0.084    -0.225    
    SLICE_X36Y134        FDRE (Hold_fdre_C_D)         0.091    -0.134    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8341_inst_block.type_cast_8341_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.032%)  route 0.109ns (36.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.561    -0.323    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.182 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/Q
                         net (fo=1, routed)           0.109    -0.073    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/idata[41]
    SLICE_X42Y137        LUT4 (Prop_lut4_I0_O)        0.045    -0.028 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/odata[9]_INST_0/O
                         net (fo=1, routed)           0.000    -0.028    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[9]
    SLICE_X42Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.829    -0.539    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X42Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                         clock pessimism              0.251    -0.288    
                         clock uncertainty            0.084    -0.204    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.121    -0.083    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.032%)  route 0.109ns (36.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    -1.090    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    -1.034    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    -0.978    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -0.952 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    -0.910    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.884 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.561    -0.323    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X41Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8411_inst_block.type_cast_8411_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/Q
                         net (fo=1, routed)           0.109    -0.073    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/idata[41]
    SLICE_X42Y137        LUT4 (Prop_lut4_I0_O)        0.045    -0.028 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8408.phi/odata[9]_INST_0/O
                         net (fo=1, routed)           0.000    -0.028    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[9]
    SLICE_X42Y137        FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.829    -0.539    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X42Y137        FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                         clock pessimism              0.251    -0.288    
                         clock uncertainty            0.084    -0.204    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.121    -0.083    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8446_inst_block.type_cast_8446_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.697ns  (logic 0.484ns (69.396%)  route 0.213ns (30.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.155ns = ( 19.845 - 20.000 ) 
    Source Clock Delay      (SCD):    4.620ns = ( 14.620 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  clkibuf/O
                         net (fo=1, routed)           1.717    13.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  clkbuf/O
                         net (fo=8, routed)           1.430    14.620    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.379    14.999 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.213    15.213    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.105    15.318 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    15.318    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.322    19.845    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    19.845    
                         clock uncertainty           -0.180    19.665    
    SLICE_X72Y147        FDRE (Setup_fdre_C_D)        0.030    19.695    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         19.695    
                         arrival time                         -15.318    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.697ns  (logic 0.484ns (69.396%)  route 0.213ns (30.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.155ns = ( 19.845 - 20.000 ) 
    Source Clock Delay      (SCD):    4.620ns = ( 14.620 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  clkibuf/O
                         net (fo=1, routed)           1.717    13.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  clkbuf/O
                         net (fo=8, routed)           1.430    14.620    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.379    14.999 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.213    15.213    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.105    15.318 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    15.318    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.112    17.865    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    17.942 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.112    18.054    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077    18.131 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.112    18.243    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.077    18.320 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.126    18.446    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.523 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.322    19.845    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    19.845    
                         clock uncertainty           -0.180    19.665    
    SLICE_X72Y147        FDRE (Setup_fdre_C_D)        0.030    19.695    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         19.695    
                         arrival time                         -15.318    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             7.194ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.231ns (67.653%)  route 0.110ns (32.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.292ns = ( 19.708 - 20.000 ) 
    Source Clock Delay      (SCD):    2.006ns = ( 12.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417    10.417 r  clkibuf/O
                         net (fo=1, routed)           0.699    11.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.144 r  clkbuf/O
                         net (fo=8, routed)           0.862    12.006    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.175    12.181 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.110    12.291    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.056    12.347 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    12.347    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    20.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    18.360 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    18.854    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    18.880 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    18.910    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    18.936 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    18.966    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.992 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    19.022    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    19.048 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    19.090    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.116 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.592    19.708    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    19.708    
                         clock uncertainty           -0.180    19.528    
    SLICE_X72Y147        FDRE (Setup_fdre_C_D)        0.013    19.541    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         19.541    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                  7.194    

Slack (MET) :             7.194ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.231ns (67.653%)  route 0.110ns (32.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.292ns = ( 19.708 - 20.000 ) 
    Source Clock Delay      (SCD):    2.006ns = ( 12.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417    10.417 r  clkibuf/O
                         net (fo=1, routed)           0.699    11.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.144 r  clkbuf/O
                         net (fo=8, routed)           0.862    12.006    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.175    12.181 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.110    12.291    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.056    12.347 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    12.347    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    20.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    18.360 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    18.854    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    18.880 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.030    18.910    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    18.936 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.030    18.966    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.992 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.030    19.022    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    19.048 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.042    19.090    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.116 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.592    19.708    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    19.708    
                         clock uncertainty           -0.180    19.528    
    SLICE_X72Y147        FDRE (Setup_fdre_C_D)        0.013    19.541    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         19.541    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                  7.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.001ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.590     1.489    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.141     1.630 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.092     1.722    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.767 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     1.767    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.863    -0.505    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    -0.505    
                         clock uncertainty            0.180    -0.325    
    SLICE_X72Y147        FDRE (Hold_fdre_C_D)         0.091    -0.234    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.001ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.590     1.489    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.092     1.722    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.767 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     1.767    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.033    -1.596    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.567 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.033    -1.534    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.505 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.033    -1.472    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.443 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.046    -1.397    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       0.863    -0.505    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    -0.505    
                         clock uncertainty            0.180    -0.325    
    SLICE_X72Y147        FDRE (Hold_fdre_C_D)         0.091    -0.234    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             4.186ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.388ns (68.497%)  route 0.178ns (31.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.332ns
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clkibuf/O
                         net (fo=1, routed)           1.628     2.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.031 r  clkbuf/O
                         net (fo=8, routed)           1.320     4.352    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.304     4.656 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.178     4.834    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.084     4.918 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     4.918    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.118    -1.396    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.081    -1.315 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.133    -1.182    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.101 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.433     0.332    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000     0.332    
                         clock uncertainty            0.180     0.512    
    SLICE_X72Y147        FDRE (Hold_fdre_C_D)         0.220     0.732    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           4.918    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.388ns (68.497%)  route 0.178ns (31.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.332ns
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clkibuf/O
                         net (fo=1, routed)           1.628     2.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.031 r  clkbuf/O
                         net (fo=8, routed)           1.320     4.352    U_usb_reg_fe/usb_clk
    SLICE_X73Y147        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.304     4.656 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.178     4.834    write_data[0]
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.084     4.918 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     4.918    U_basys3_top/btnC
    SLICE_X72Y147        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=11, routed)          0.118    -1.794    U_clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -1.713 r  U_clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=30, routed)          0.118    -1.595    U_clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.081    -1.514 r  U_clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=26, routed)          0.118    -1.396    U_clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.081    -1.315 r  U_clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=13, routed)          0.133    -1.182    U_clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.101 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26016, routed)       1.433     0.332    U_basys3_top/CLK50MHZ
    SLICE_X72Y147        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000     0.332    
                         clock uncertainty            0.180     0.512    
    SLICE_X72Y147        FDRE (Hold_fdre_C_D)         0.220     0.732    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           4.918    
  -------------------------------------------------------------------
                         slack                                  4.186    





