#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jan 14 23:39:20 2025
# Process ID: 16684
# Current directory: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11088 C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.xpr
# Log file: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/vivado.log
# Journal file: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR\vivado.jou
# Running On: digitalWindows, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 17057 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/USER/Documents/Vivado_pro/Session_2/FIR Fileter/project_FIR' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1418.969 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference design_1_FIR_Direct_Form_IV_0_0
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name FIR_Direct_Form_IV Try changing the compile order from manual to automatic. 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd}}]
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/FIR_Direct_Form_IV_0'.
Given inputs for module-source, Top-module name : FIR_Direct_Form_IV, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIR_Direct_Form_IV_0 .
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_FIR_Direct_Form_IV_0_0_synth_1
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name FIR_Direct_Form_IV Try changing the compile order from manual to automatic. 
ERROR: [Runs 36-346] File 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/ip/design_1_FIR_Direct_Form_IV_0_0/design_1_FIR_Direct_Form_IV_0_0.xci' needed for run contains invalid reference(s).
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: ERROR: [Runs 36-346] File 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/ip/design_1_FIR_Direct_Form_IV_0_0/design_1_FIR_Direct_Form_IV_0_0.xci' needed for run contains invalid reference(s).


open_bd_design {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:FIR_Direct_Form_IV:1.0 - FIR_Direct_Form_IV_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/FIR_Direct_Form_IV_0'.
Given inputs for module-source, Top-module name : FIR_Direct_Form_IV, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Successfully read diagram <design_1> from block design file <C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1418.969 ; gain = 0.000
generate_target all [get_files  {{C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd}}]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all design_1_FIR_Direct_Form_IV_0_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_FIR_Direct_Form_IV_0_0_synth_1 -jobs 6
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name FIR_Direct_Form_IV Try changing the compile order from manual to automatic. 
ERROR: [Runs 36-346] File 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/ip/design_1_FIR_Direct_Form_IV_0_0/design_1_FIR_Direct_Form_IV_0_0.xci' needed for run contains invalid reference(s).
update_compile_order -fileset sources_1
update_module_reference design_1_FIR_Direct_Form_IV_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_FIR_Direct_Form_IV_0_0 to use current project options
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1418.969 ; gain = 0.000
generate_target Simulation [get_files {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR'
WARNING: [Vivado 12-818] No files matched 'Fileter'
WARNING: [Vivado 12-818] No files matched 'Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR'
WARNING: [Vivado 12-818] No files matched 'Fileter'
WARNING: [Vivado 12-818] No files matched 'Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files} -ipstatic_source_dir {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.cache/compile_simlib/questa} {riviera=C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'design_1_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIR_Direct_Form_IV_0 .
Exporting to file c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_1/ip/design_1_FIR_Direct_Form_IV_0_0/sim/design_1_FIR_Direct_Form_IV_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIR_Direct_Form_IV_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 14 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:66]
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 14 for port 'output0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:67]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_nbit
Compiling module xil_defaultlib.Mul_nbit
Compiling module xil_defaultlib.Adder_nbit
Compiling module xil_defaultlib.FIR_Direct_Form_IV_default
Compiling module xil_defaultlib.design_1_FIR_Direct_Form_IV_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1628.660 ; gain = 209.691
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_1_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_1/ip/design_1_FIR_Direct_Form_IV_0_0/sim/design_1_FIR_Direct_Form_IV_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIR_Direct_Form_IV_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_1_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 14 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:66]
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 14 for port 'output0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:67]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_nbit
Compiling module xil_defaultlib.Mul_nbit
Compiling module xil_defaultlib.Adder_nbit
Compiling module xil_defaultlib.FIR_Direct_Form_IV_default
Compiling module xil_defaultlib.design_1_FIR_Direct_Form_IV_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1643.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_1_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_1/ip/design_1_FIR_Direct_Form_IV_0_0/sim/design_1_FIR_Direct_Form_IV_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIR_Direct_Form_IV_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_1_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=23)
Compiling module xil_defaultlib.Mul_nbit
Compiling module xil_defaultlib.Adder_nbit
Compiling module xil_defaultlib.FIR_Direct_Form_IV_default
Compiling module xil_defaultlib.design_1_FIR_Direct_Form_IV_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1643.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_1_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_1/ip/design_1_FIR_Direct_Form_IV_0_0/sim/design_1_FIR_Direct_Form_IV_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIR_Direct_Form_IV_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_1_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=23)
Compiling module xil_defaultlib.Mul_nbit
Compiling module xil_defaultlib.Adder_nbit
Compiling module xil_defaultlib.FIR_Direct_Form_IV_default
Compiling module xil_defaultlib.design_1_FIR_Direct_Form_IV_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1643.293 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_FIR_Direct_Form_IV_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_FIR_Direct_Form_IV_0_0 to use current project options
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 6
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIR_Direct_Form_IV_0 .
Exporting to file c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Jan 15 00:26:01 2025] Launched design_1_FIR_Direct_Form_IV_0_0_synth_1...
Run output will be captured here: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/design_1_FIR_Direct_Form_IV_0_0_synth_1/runme.log
[Wed Jan 15 00:26:01 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/ip/design_1_FIR_Direct_Form_IV_0_0/design_1_FIR_Direct_Form_IV_0_0.dcp' for cell 'design_1_i/FIR_Direct_Form_IV_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1809.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1901.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2017.621 ; gain = 364.367
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2493.191 ; gain = 461.066
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
file mkdir {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/constrs_1/new}
close [ open {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/constrs_1/new/pin_assignment.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/constrs_1/new/pin_assignment.xdc}}
set_property target_constrs_file {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/constrs_1/new/pin_assignment.xdc} [current_fileset -constrset]
save_constraints -force
close_design
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/synth_1/design_1_wrapper.dcp to C:/Users/USER/Documents/Vivado_pro/Session_2/project_2/project_2.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 6
[Wed Jan 15 00:33:20 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/synth_1/runme.log
update_module_reference design_1_FIR_Direct_Form_IV_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/design_1_FIR_Direct_Form_IV_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_FIR_Direct_Form_IV_0_0 to use current project options
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Documents/Vivado_pro/Session_2/project_2/project_2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 6
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIR_Direct_Form_IV_0 .
Exporting to file c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Jan 15 00:34:32 2025] Launched design_1_FIR_Direct_Form_IV_0_0_synth_1...
Run output will be captured here: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/design_1_FIR_Direct_Form_IV_0_0_synth_1/runme.log
[Wed Jan 15 00:34:32 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/synth_1/runme.log
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close [ open {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v} w ]
add_files {{C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v}}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:FIR_Direct_Form_IV:1.0 - FIR_Direct_Form_IV_0
Successfully read diagram <design_1> from block design file <C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/design_1.bd>
create_bd_design "design_2"
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_2\design_2.bd> 
INFO: [BD 41-2613] The output directory c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2 for design_2 cannot be found.
update_compile_order -fileset sources_1
create_bd_cell -type module -reference FIR_Direct_Form_IV_systolic FIR_Direct_Form_IV_s_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property screensize {219 196} [get_bd_cells FIR_Direct_Form_IV_s_0]
current_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs design_2]
current_bd_design design_1
set tmpCopyObjs [concat  [get_bd_cells {xlconstant_0}]]
current_bd_design design_2
copy_bd_objs -from_design design_1 / $tmpCopyObjs
set_property location {1 71 -34} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins FIR_Direct_Form_IV_s_0/input0]
startgroup
make_bd_pins_external  [get_bd_pins FIR_Direct_Form_IV_s_0/clk]
endgroup
set_property name clk [get_bd_ports clk_0]
startgroup
make_bd_pins_external  [get_bd_pins FIR_Direct_Form_IV_s_0/output0]
endgroup
set_property name output0 [get_bd_ports output0_0]
make_wrapper -files [get_files {{C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd}}] -top
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v
add_files -norecurse {{c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_2_wrapper_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_2_wrapper_tb.v}}
update_compile_order -fileset sim_1
set_property top design_2_wrapper_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs design_2]
generate_target Simulation [get_files {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR'
WARNING: [Vivado 12-818] No files matched 'Fileter'
WARNING: [Vivado 12-818] No files matched 'Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd'
export_ip_user_files -of_objects [get_files {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR'
WARNING: [Vivado 12-818] No files matched 'Fileter'
WARNING: [Vivado 12-818] No files matched 'Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd'
export_simulation -of_objects [get_files {{C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd}}] -directory {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files} -ipstatic_source_dir {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.cache/compile_simlib/questa} {riviera=C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
INFO: [Vivado 12-12490] The selected simulation model for 'design_2_FIR_Direct_Form_IV_s_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_2\design_2.bd> 
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIR_Direct_Form_IV_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Hardware Definition File C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_2_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_2_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV_systolic
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_FIR_Direct_Form_IV_s_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/sim/design_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_2_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=23)
Compiling module xil_defaultlib.Mul_nbit
Compiling module xil_defaultlib.Adder_nbit
Compiling module xil_defaultlib.FIR_Direct_Form_IV_systolic_defa...
Compiling module xil_defaultlib.design_2_FIR_Direct_Form_IV_s_0_...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_2_xlconstant_0_0
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.design_2_wrapper
Compiling module xil_defaultlib.design_2_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_2_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_2_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_2_wrapper_tb} -tclbatch {design_2_wrapper_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -protoinst "protoinst_files/design_2.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_2.protoinst
Time resolution is 1 ps
source design_2_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_2_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2546.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_2_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_2_wrapper_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:99]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_2_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_2_wrapper_tb} -tclbatch {design_2_wrapper_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -protoinst "protoinst_files/design_2.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_2.protoinst
Time resolution is 1 ps
source design_2_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_2_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2546.695 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_2_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV_systolic
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_FIR_Direct_Form_IV_s_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/sim/design_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_2_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2546.695 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=23)
Compiling module xil_defaultlib.Mul_nbit
Compiling module xil_defaultlib.Adder_nbit
Compiling module xil_defaultlib.FIR_Direct_Form_IV_systolic_defa...
Compiling module xil_defaultlib.design_2_FIR_Direct_Form_IV_s_0_...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_2_xlconstant_0_0
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.design_2_wrapper
Compiling module xil_defaultlib.design_2_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_2_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_2.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2546.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_2_FIR_Direct_Form_IV_s_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3420] Updated design_2_FIR_Direct_Form_IV_s_0_0 to use current project options
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
update_module_reference design_2_FIR_Direct_Form_IV_s_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3420] Updated design_2_FIR_Direct_Form_IV_s_0_0 to use current project options
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
generate_target Simulation [get_files {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR'
WARNING: [Vivado 12-818] No files matched 'Fileter'
WARNING: [Vivado 12-818] No files matched 'Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd'
export_ip_user_files -of_objects [get_files {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR'
WARNING: [Vivado 12-818] No files matched 'Fileter'
WARNING: [Vivado 12-818] No files matched 'Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd'
export_simulation -of_objects [get_files {{C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd}}] -directory {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files} -ipstatic_source_dir {C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.cache/compile_simlib/questa} {riviera=C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_2\design_2.bd> 
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIR_Direct_Form_IV_s_0 .
Exporting to file C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Hardware Definition File C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_2_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_2_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV_systolic
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_FIR_Direct_Form_IV_s_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/sim/design_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_2_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 14 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:93]
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 14 for port 'output0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=23)
Compiling module xil_defaultlib.Mul_nbit
Compiling module xil_defaultlib.Adder_nbit
Compiling module xil_defaultlib.FIR_Direct_Form_IV_systolic_defa...
Compiling module xil_defaultlib.design_2_FIR_Direct_Form_IV_s_0_...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_2_xlconstant_0_0
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.design_2_wrapper
Compiling module xil_defaultlib.design_2_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_2_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_2_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_2_wrapper_tb} -tclbatch {design_2_wrapper_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -protoinst "protoinst_files/design_2.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_2.protoinst
Time resolution is 1 ps
source design_2_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_2_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2546.695 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_2_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV_systolic
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_FIR_Direct_Form_IV_s_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/sim/design_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_2_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 14 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:93]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 14 for port 'output0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:94]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=23)
Compiling module xil_defaultlib.Mul_nbit
Compiling module xil_defaultlib.Adder_nbit
Compiling module xil_defaultlib.FIR_Direct_Form_IV_systolic_defa...
Compiling module xil_defaultlib.design_2_FIR_Direct_Form_IV_s_0_...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_2_xlconstant_0_0
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.design_2_wrapper
Compiling module xil_defaultlib.design_2_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_2_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_2.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2546.695 ; gain = 0.000
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:65]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_2_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV_systolic
INFO: [VRFC 10-2458] undeclared symbol mult_widht, assumed default net type wire [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:66]
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:17]
ERROR: [VRFC 10-2989] 'param_widht' is not declared [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:25]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:25]
ERROR: [VRFC 10-2951] 'mult_widht' is not a constant [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:61]
ERROR: [VRFC 10-2951] 'mult_widht' is not a constant [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:66]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:66]
ERROR: [VRFC 10-2865] module 'FIR_Direct_Form_IV_systolic' ignored due to previous errors [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2546.695 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_2_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV_systolic
INFO: [VRFC 10-2458] undeclared symbol mult_widht, assumed default net type wire [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:66]
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:17]
ERROR: [VRFC 10-2951] 'mult_widht' is not a constant [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:61]
ERROR: [VRFC 10-2951] 'mult_widht' is not a constant [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:66]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:66]
ERROR: [VRFC 10-2865] module 'FIR_Direct_Form_IV_systolic' ignored due to previous errors [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2546.695 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_2_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV_systolic
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_FIR_Direct_Form_IV_s_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/sim/design_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_2_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named param_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:71]
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named adder_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:72]
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named mult_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:73]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'output0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:66]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 14 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:94]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 14 for port 'output0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:95]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=23)
Compiling module xil_defaultlib.Mul_nbit
Compiling module xil_defaultlib.Adder_nbit
Compiling module xil_defaultlib.FIR_Direct_Form_IV_systolic_defa...
Compiling module xil_defaultlib.design_2_FIR_Direct_Form_IV_s_0_...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_2_xlconstant_0_0
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.design_2_wrapper
Compiling module xil_defaultlib.design_2_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_2_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_2.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2546.695 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_2_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV_systolic
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_FIR_Direct_Form_IV_s_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/sim/design_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_2_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2546.695 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named param_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:71]
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named adder_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:72]
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named mult_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:73]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'output0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:66]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=23)
Compiling module xil_defaultlib.Mul_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=24)
Compiling module xil_defaultlib.Adder_nbit
Compiling module xil_defaultlib.FIR_Direct_Form_IV_systolic_defa...
Compiling module xil_defaultlib.design_2_FIR_Direct_Form_IV_s_0_...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_2_xlconstant_0_0
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.design_2_wrapper
Compiling module xil_defaultlib.design_2_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_2_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_2.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2546.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_2_FIR_Direct_Form_IV_s_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3420] Updated design_2_FIR_Direct_Form_IV_s_0_0 to use current project options
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_2\design_2.bd> 
set_property top design_2_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd}}]
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_2\design_2.bd> 
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIR_Direct_Form_IV_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Hardware Definition File C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/synth/design_2.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd}}]
launch_runs design_2_FIR_Direct_Form_IV_s_0_0_synth_1
[Wed Jan 15 01:39:16 2025] Launched design_2_FIR_Direct_Form_IV_s_0_0_synth_1...
Run output will be captured here: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/design_2_FIR_Direct_Form_IV_s_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2546.695 ; gain = 0.000
wait_on_run design_2_FIR_Direct_Form_IV_s_0_0_synth_1
[Wed Jan 15 01:39:16 2025] Waiting for design_2_FIR_Direct_Form_IV_s_0_0_synth_1 to finish...
[Wed Jan 15 01:39:21 2025] Waiting for design_2_FIR_Direct_Form_IV_s_0_0_synth_1 to finish...
[Wed Jan 15 01:39:26 2025] Waiting for design_2_FIR_Direct_Form_IV_s_0_0_synth_1 to finish...
[Wed Jan 15 01:39:31 2025] Waiting for design_2_FIR_Direct_Form_IV_s_0_0_synth_1 to finish...
[Wed Jan 15 01:39:41 2025] Waiting for design_2_FIR_Direct_Form_IV_s_0_0_synth_1 to finish...
[Wed Jan 15 01:39:51 2025] Waiting for design_2_FIR_Direct_Form_IV_s_0_0_synth_1 to finish...
[Wed Jan 15 01:40:01 2025] Waiting for design_2_FIR_Direct_Form_IV_s_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_2_FIR_Direct_Form_IV_s_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_FIR_Direct_Form_IV_s_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_2_FIR_Direct_Form_IV_s_0_0.tcl -notrace
Command: synth_design -top design_2_FIR_Direct_Form_IV_s_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6068
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:16]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_FIR_Direct_Form_IV_s_0_0' [c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/synth/design_2_FIR_Direct_Form_IV_s_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FIR_Direct_Form_IV_systolic' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register_nbit' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Register_nbit' (1#1) [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mul_nbit' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mul_nbit' (2#1) [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register_nbit__parameterized0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Register_nbit__parameterized0' (2#1) [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Adder_nbit' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Adder_nbit' (3#1) [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v:3]
WARNING: [Synth 8-689] width (24) of port connection 'input0' does not match port width (23) of module 'Adder_nbit' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:107]
WARNING: [Synth 8-689] width (24) of port connection 'input0' does not match port width (23) of module 'Adder_nbit' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:107]
WARNING: [Synth 8-689] width (24) of port connection 'input0' does not match port width (23) of module 'Adder_nbit' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:107]
WARNING: [Synth 8-689] width (24) of port connection 'input0' does not match port width (23) of module 'Adder_nbit' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:107]
INFO: [Synth 8-6157] synthesizing module 'Register_nbit__parameterized1' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Register_nbit__parameterized1' (3#1) [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v:3]
WARNING: [Synth 8-689] width (24) of port connection 'output0' does not match port width (23) of module 'Register_nbit__parameterized1' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:66]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:17]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Direct_Form_IV_systolic' (4#1) [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:3]
WARNING: [Synth 8-7023] instance 'inst' of module 'FIR_Direct_Form_IV_systolic' has 4 connections declared, but only 3 given [c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/synth/design_2_FIR_Direct_Form_IV_s_0_0.v:77]
INFO: [Synth 8-6155] done synthesizing module 'design_2_FIR_Direct_Form_IV_s_0_0' (5#1) [c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/synth/design_2_FIR_Direct_Form_IV_s_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               14 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/mult_0/register_int_reg, operation Mode is: (A*(B:0xf))'.
DSP Report: register inst/mult_0/register_int_reg is absorbed into DSP inst/mult_0/register_int_reg.
DSP Report: operator inst/genblk2[0].mult_inst/output0 is absorbed into DSP inst/mult_0/register_int_reg.
DSP Report: Generating DSP inst/genblk3[0].reg_inst/register_int_reg, operation Mode is: C+A2*(B:0x3a).
DSP Report: register inst/genblk1[0].reg_inst/register_int_reg is absorbed into DSP inst/genblk3[0].reg_inst/register_int_reg.
DSP Report: register inst/genblk3[0].reg_inst/register_int_reg is absorbed into DSP inst/genblk3[0].reg_inst/register_int_reg.
DSP Report: operator inst/genblk4[0].add_inst/output0 is absorbed into DSP inst/genblk3[0].reg_inst/register_int_reg.
DSP Report: operator inst/genblk2[1].mult_inst/output0 is absorbed into DSP inst/genblk3[0].reg_inst/register_int_reg.
DSP Report: Generating DSP inst/genblk3[1].reg_inst/register_int_reg, operation Mode is: C+A''*(B:0x55).
DSP Report: register inst/genblk1[2].reg_inst/register_int_reg is absorbed into DSP inst/genblk3[1].reg_inst/register_int_reg.
DSP Report: register inst/genblk1[3].reg_inst/register_int_reg is absorbed into DSP inst/genblk3[1].reg_inst/register_int_reg.
DSP Report: register inst/genblk3[1].reg_inst/register_int_reg is absorbed into DSP inst/genblk3[1].reg_inst/register_int_reg.
DSP Report: operator inst/genblk4[1].add_inst/output0 is absorbed into DSP inst/genblk3[1].reg_inst/register_int_reg.
DSP Report: operator inst/genblk2[2].mult_inst/output0 is absorbed into DSP inst/genblk3[1].reg_inst/register_int_reg.
DSP Report: Generating DSP inst/genblk3[2].reg_inst/register_int_reg, operation Mode is: C+A''*(B:0x3a).
DSP Report: register inst/genblk1[7].reg_inst/register_int_reg is absorbed into DSP inst/genblk3[2].reg_inst/register_int_reg.
DSP Report: register inst/genblk1[8].reg_inst/register_int_reg is absorbed into DSP inst/genblk3[2].reg_inst/register_int_reg.
DSP Report: register inst/genblk3[2].reg_inst/register_int_reg is absorbed into DSP inst/genblk3[2].reg_inst/register_int_reg.
DSP Report: operator inst/genblk4[2].add_inst/output0 is absorbed into DSP inst/genblk3[2].reg_inst/register_int_reg.
DSP Report: operator inst/genblk2[3].mult_inst/output0 is absorbed into DSP inst/genblk3[2].reg_inst/register_int_reg.
INFO: [Synth 8-3917] design design_2_FIR_Direct_Form_IV_s_0_0 has port output0[14] driven by constant 0
INFO: [Synth 8-3917] design design_2_FIR_Direct_Form_IV_s_0_0 has port output0[13] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                       | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_2_FIR_Direct_Form_IV_s_0_0 | (A*(B:0xf))'   | 14     | 4      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|design_2_FIR_Direct_Form_IV_s_0_0 | C+A2*(B:0x3a)  | 14     | 6      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|design_2_FIR_Direct_Form_IV_s_0_0 | C+A''*(B:0x55) | 14     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|design_2_FIR_Direct_Form_IV_s_0_0 | C+A''*(B:0x3a) | 14     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
+----------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                       | RTL Name                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_2_FIR_Direct_Form_IV_s_0_0 | inst/genblk1[6].reg_inst/register_int_reg[13]  | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_2_FIR_Direct_Form_IV_s_0_0 | inst/genblk1[15].reg_inst/register_int_reg[13] | 9      | 14    | NO           | NO                 | YES               | 14     | 0       | 
+----------------------------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    11|
|2     |DSP48E1 |     4|
|3     |LUT1    |     7|
|4     |LUT2    |    28|
|5     |SRL16E  |    28|
|6     |FDRE    |    69|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------+--------------------------------+------+
|      |Instance                   |Module                          |Cells |
+------+---------------------------+--------------------------------+------+
|1     |top                        |                                |   147|
|2     |  inst                     |FIR_Direct_Form_IV_systolic     |   147|
|3     |    \genblk1[0].reg_inst   |Register_nbit                   |    14|
|4     |    \genblk1[14].reg_inst  |Register_nbit_0                 |    14|
|5     |    \genblk1[15].reg_inst  |Register_nbit_1                 |    29|
|6     |    \genblk1[1].reg_inst   |Register_nbit_2                 |    14|
|7     |    \genblk1[5].reg_inst   |Register_nbit_3                 |    14|
|8     |    \genblk1[6].reg_inst   |Register_nbit_4                 |    14|
|9     |    \genblk2[4].mult_inst  |Mul_nbit                        |     7|
|10    |    \genblk3[0].reg_inst   |Register_nbit__parameterized0   |     1|
|11    |    \genblk3[1].reg_inst   |Register_nbit__parameterized0_5 |     1|
|12    |    \genblk3[2].reg_inst   |Register_nbit__parameterized0_6 |     7|
|13    |    \genblk3[3].reg_inst   |Register_nbit__parameterized0_7 |    13|
|14    |    \genblk4[3].add_inst   |Adder_nbit                      |    18|
|15    |    mult_0                 |Register_nbit__parameterized1   |     1|
+------+---------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1445.820 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1445.820 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1445.820 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1445.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e9eea814
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1445.820 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/design_2_FIR_Direct_Form_IV_s_0_0_synth_1/design_2_FIR_Direct_Form_IV_s_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1639.680 ; gain = 193.859
WARNING: [Coretcl 2-1799] Unable to create IP cache entry for IP design_2_FIR_Direct_Form_IV_s_0_0: Unable to determine cache-id for IP design_2_FIR_Direct_Form_IV_s_0_0
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/design_2_FIR_Direct_Form_IV_s_0_0_synth_1/design_2_FIR_Direct_Form_IV_s_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_FIR_Direct_Form_IV_s_0_0_utilization_synth.rpt -pb design_2_FIR_Direct_Form_IV_s_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 15 01:39:59 2025...
[Wed Jan 15 01:40:01 2025] design_2_FIR_Direct_Form_IV_s_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 2546.695 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: design_2_wrapper
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:16]
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:16]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2719.156 ; gain = 172.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_wrapper' [c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_2' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_2_FIR_Direct_Form_IV_s_0_0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/.Xil/Vivado-16684-digitalWindows/realtime/design_2_FIR_Direct_Form_IV_s_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_FIR_Direct_Form_IV_s_0_0' (1#1) [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/.Xil/Vivado-16684-digitalWindows/realtime/design_2_FIR_Direct_Form_IV_s_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_2_xlconstant_0_0' [c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/ip/design_2_xlconstant_0_0/synth/design_2_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (2#1) [c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_xlconstant_0_0' (3#1) [c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/ip/design_2_xlconstant_0_0/synth/design_2_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2' (4#1) [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_wrapper' (5#1) [c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2770.746 ; gain = 224.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2788.523 ; gain = 241.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2788.523 ; gain = 241.828
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/design_2_FIR_Direct_Form_IV_s_0_0.dcp' for cell 'design_2_i/FIR_Direct_Form_IV_s_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2788.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/constrs_1/new/pin_assignment.xdc]
Finished Parsing XDC File [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/constrs_1/new/pin_assignment.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2841.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2866.352 ; gain = 319.656
16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2866.352 ; gain = 319.656
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_2_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_2_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV_systolic
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_FIR_Direct_Form_IV_s_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/sim/design_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_2_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named param_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:71]
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named adder_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:72]
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named mult_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:73]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'output0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:66]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=23)
Compiling module xil_defaultlib.Mul_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=24)
Compiling module xil_defaultlib.Adder_nbit
Compiling module xil_defaultlib.FIR_Direct_Form_IV_systolic_defa...
Compiling module xil_defaultlib.design_2_FIR_Direct_Form_IV_s_0_...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_2_xlconstant_0_0
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.design_2_wrapper
Compiling module xil_defaultlib.design_2_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_2_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_2_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_2_wrapper_tb} -tclbatch {design_2_wrapper_tb.tcl} -protoinst "protoinst_files/design_2.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_2.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source design_2_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_2_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2911.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_2_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV_systolic
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:17]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:36]
ERROR: [VRFC 10-2865] module 'FIR_Direct_Form_IV_systolic' ignored due to previous errors [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2911.441 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_2_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV_systolic
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_FIR_Direct_Form_IV_s_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/sim/design_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_2_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2911.441 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named param_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:71]
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named adder_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:72]
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named mult_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:73]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=23)
Compiling module xil_defaultlib.Mul_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=24)
Compiling module xil_defaultlib.Adder_nbit
Compiling module xil_defaultlib.FIR_Direct_Form_IV_systolic_defa...
Compiling module xil_defaultlib.design_2_FIR_Direct_Form_IV_s_0_...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_2_xlconstant_0_0
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.design_2_wrapper
Compiling module xil_defaultlib.design_2_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_2_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_2.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_2_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV_systolic
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_FIR_Direct_Form_IV_s_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/sim/design_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_2_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2911.441 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named param_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:71]
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named adder_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:72]
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named mult_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:73]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=23)
Compiling module xil_defaultlib.Mul_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=24)
Compiling module xil_defaultlib.Adder_nbit
Compiling module xil_defaultlib.FIR_Direct_Form_IV_systolic_defa...
Compiling module xil_defaultlib.design_2_FIR_Direct_Form_IV_s_0_...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_2_xlconstant_0_0
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.design_2_wrapper
Compiling module xil_defaultlib.design_2_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_2_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_2.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2911.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_2_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Direct_Form_IV_systolic
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_FIR_Direct_Form_IV_s_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/sim/design_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sim_1/new/design_2_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.441 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'design_2_wrapper_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_2_wrapper_tb_behav xil_defaultlib.design_2_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named param_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:71]
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named adder_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:72]
WARNING: [VRFC 10-2861] module 'FIR_Direct_Form_IV_systolic' does not have a parameter named mult_widht [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.ip_user_files/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/sim/design_2_FIR_Direct_Form_IV_s_0_0.v:73]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 23 for port 'input0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV_systolic.v:108]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=23)
Compiling module xil_defaultlib.Mul_nbit
Compiling module xil_defaultlib.Register_nbit(num_bit=24)
Compiling module xil_defaultlib.Adder_nbit
Compiling module xil_defaultlib.FIR_Direct_Form_IV_systolic_defa...
Compiling module xil_defaultlib.design_2_FIR_Direct_Form_IV_s_0_...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_2_xlconstant_0_0
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.design_2_wrapper
Compiling module xil_defaultlib.design_2_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_2_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_2.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2911.441 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_2_FIR_Direct_Form_IV_s_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3420] Updated design_2_FIR_Direct_Form_IV_s_0_0 to use current project options
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Documents/Vivado_pro/Session_2/project_2/project_2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 6
Wrote  : <C:\Users\USER\Documents\Vivado_pro\Session_3\FIR Fileter Pipeline\project_FIR\project_2.srcs\sources_1\bd\design_2\design_2.bd> 
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIR_Direct_Form_IV_s_0 .
Exporting to file C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Hardware Definition File C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/synth/design_2.hwdef
[Wed Jan 15 02:00:04 2025] Launched design_2_FIR_Direct_Form_IV_s_0_0_synth_1...
Run output will be captured here: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/design_2_FIR_Direct_Form_IV_s_0_0_synth_1/runme.log
[Wed Jan 15 02:00:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2911.441 ; gain = 0.000
current_bd_design [get_bd_designs design_1]
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_bd_design [get_bd_designs design_2]
Wrote  : <C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_2/ip/design_2_FIR_Direct_Form_IV_s_0_0/design_2_FIR_Direct_Form_IV_s_0_0.dcp' for cell 'design_2_i/FIR_Direct_Form_IV_s_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2911.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/constrs_1/new/pin_assignment.xdc]
Finished Parsing XDC File [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/constrs_1/new/pin_assignment.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2911.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Documents/Vivado_pro/Session_2/project_2/project_2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/synth_1/design_2_wrapper.dcp
launch_runs synth_1 -jobs 6
[Wed Jan 15 02:04:52 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/ip/design_1_FIR_Direct_Form_IV_0_0/design_1_FIR_Direct_Form_IV_0_0.dcp' for cell 'design_1_i/FIR_Direct_Form_IV_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2997.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/constrs_1/new/pin_assignment.xdc]
Finished Parsing XDC File [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/constrs_1/new/pin_assignment.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2997.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 15 02:07:23 2025...
