<?xml version="1.0" encoding="utf-8"?> 
<!-- 
  Synopsys, Inc.
  Version I-2014.03LC 
  Project file C:\users\picoj\desktop\github\icestudio\icestcik\curso verilog\export_to_verilog\icetojedec\ejemplotojedec02\syntmp\run_option.xml
  Written on Tue Apr 10 01:33:10 2018


--> 
<project_attribute_list name="Project Settings"> 
     <option name="project_name" display_name="Project Name">Display</option>
     <option name="impl_name" display_name="Implementation Name">ejemplotojedec02</option>
     <option name="top_module" display_name="Top Module">Display</option>
     <option name="resource_sharing" display_name="Resource Sharing">1</option>
     <option name="disable_io_insertion" display_name="Disable I/O Insertion">0</option>
     <option name="symbolic_fsm_compiler" display_name="FSM Compiler">1</option>
</project_attribute_list>

