set_property PACKAGE_PIN N11 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property PACKAGE_PIN K5 [get_ports rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports rst_n]

set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]

set_property IOSTANDARD LVCMOS33 [get_ports {e_rxd[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_rxd[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_rxd[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_rxd[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_rxd[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_rxd[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_rxd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_rxd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_txd[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_txd[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_txd[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_txd[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_txd[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_txd[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_txd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {e_txd[0]}]
set_property PACKAGE_PIN N11 [get_ports fpga_gclk]
set_property PACKAGE_PIN K5 [get_ports reset_n]
set_property IOSTANDARD LVCMOS33 [get_ports fpga_gclk]
set_property IOSTANDARD LVCMOS33 [get_ports reset_n]
set_property IOSTANDARD LVCMOS33 [get_ports e_txer]
set_property IOSTANDARD LVCMOS33 [get_ports e_txen]
set_property IOSTANDARD LVCMOS33 [get_ports e_txc]
set_property IOSTANDARD LVCMOS33 [get_ports e_rxer]
set_property IOSTANDARD LVCMOS33 [get_ports e_rxdv]
set_property IOSTANDARD LVCMOS33 [get_ports e_rxc]
set_property IOSTANDARD LVCMOS33 [get_ports e_reset]
set_property IOSTANDARD LVCMOS33 [get_ports e_mdio]
set_property IOSTANDARD LVCMOS33 [get_ports e_mdc]
set_property IOSTANDARD LVCMOS33 [get_ports e_gtxc]
set_property PACKAGE_PIN B2 [get_ports e_gtxc]
set_property PACKAGE_PIN G4 [get_ports e_mdc]
set_property PACKAGE_PIN G5 [get_ports e_mdio]
set_property PACKAGE_PIN C4 [get_ports e_reset]
set_property PACKAGE_PIN F5 [get_ports e_rxc]
set_property PACKAGE_PIN F3 [get_ports e_rxdv]
set_property PACKAGE_PIN B1 [get_ports e_rxer]
set_property PACKAGE_PIN A4 [get_ports e_txc]
set_property PACKAGE_PIN C2 [get_ports e_txen]
set_property PACKAGE_PIN C7 [get_ports e_txer]
set_property PACKAGE_PIN C3 [get_ports {e_txd[0]}]
set_property PACKAGE_PIN D4 [get_ports {e_txd[1]}]
set_property PACKAGE_PIN A3 [get_ports {e_txd[2]}]
set_property PACKAGE_PIN B4 [get_ports {e_txd[3]}]
set_property PACKAGE_PIN A5 [get_ports {e_txd[4]}]
set_property PACKAGE_PIN D5 [get_ports {e_txd[5]}]
set_property PACKAGE_PIN D6 [get_ports {e_txd[6]}]
set_property PACKAGE_PIN C6 [get_ports {e_txd[7]}]
set_property PACKAGE_PIN F4 [get_ports {e_rxd[0]}]
set_property PACKAGE_PIN E1 [get_ports {e_rxd[1]}]
set_property PACKAGE_PIN F2 [get_ports {e_rxd[2]}]
set_property PACKAGE_PIN E5 [get_ports {e_rxd[3]}]
set_property PACKAGE_PIN D3 [get_ports {e_rxd[4]}]
set_property PACKAGE_PIN E3 [get_ports {e_rxd[5]}]
set_property PACKAGE_PIN D1 [get_ports {e_rxd[6]}]
set_property PACKAGE_PIN E2 [get_ports {e_rxd[7]}]
