# riscv-core-emulator

## 🖥️ Overview
This project implements a **RISC-V Core Emulator and Cache Simulator** with a **five-stage pipeline**, instruction decoding, branch prediction, and hazard detection.

## ⚙️ Features
- ✅ **Five-stage pipeline:** 
- ✅ **Branch Prediction & Hazard Handling**
- ✅ **Instruction Decoding & Register File**
- ✅ **Memory Management & Cache Simulation**
- ✅ **Written in Digital Logic (.dig) & Python**
