

================================================================
== Vitis HLS Report for 'load_u2'
================================================================
* Date:           Tue Sep 17 03:58:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      100|      100|  0.400 us|  0.400 us|  100|  100|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_u2_Pipeline_VITIS_LOOP_39_1_fu_81  |load_u2_Pipeline_VITIS_LOOP_39_1  |       28|       28|  0.112 us|  0.112 us|   28|   28|       no|
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      531|       98|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      479|    -|
|Register             |        -|     -|      132|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      663|      577|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+-----+----+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------------------------+----------------------------------+---------+----+-----+----+-----+
    |grp_load_u2_Pipeline_VITIS_LOOP_39_1_fu_81  |load_u2_Pipeline_VITIS_LOOP_39_1  |        0|   0|  531|  98|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+----+-----+
    |Total                                       |                                  |        0|   0|  531|  98|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  338|         74|    1|         74|
    |kernel_u2_blk_n_AR        |    9|          2|    1|          2|
    |m_axi_kernel_u2_ARADDR    |   14|          3|   64|        192|
    |m_axi_kernel_u2_ARBURST   |    9|          2|    2|          4|
    |m_axi_kernel_u2_ARCACHE   |    9|          2|    4|          8|
    |m_axi_kernel_u2_ARID      |    9|          2|    1|          2|
    |m_axi_kernel_u2_ARLEN     |   14|          3|   32|         96|
    |m_axi_kernel_u2_ARLOCK    |    9|          2|    2|          4|
    |m_axi_kernel_u2_ARPROT    |    9|          2|    3|          6|
    |m_axi_kernel_u2_ARQOS     |    9|          2|    4|          8|
    |m_axi_kernel_u2_ARREGION  |    9|          2|    4|          8|
    |m_axi_kernel_u2_ARSIZE    |    9|          2|    3|          6|
    |m_axi_kernel_u2_ARUSER    |    9|          2|    1|          2|
    |m_axi_kernel_u2_ARVALID   |   14|          3|    1|          3|
    |m_axi_kernel_u2_RREADY    |    9|          2|    1|          2|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  479|        105|  124|        417|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |  73|   0|   73|          0|
    |grp_load_u2_Pipeline_VITIS_LOOP_39_1_fu_81_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_141                                         |  58|   0|   58|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 132|   0|  132|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|       load_u2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|       load_u2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|       load_u2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|       load_u2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|       load_u2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|       load_u2|  return value|
|u2_0_address0             |  out|    5|   ap_memory|          u2_0|         array|
|u2_0_ce0                  |  out|    1|   ap_memory|          u2_0|         array|
|u2_0_we0                  |  out|    1|   ap_memory|          u2_0|         array|
|u2_0_d0                   |  out|   32|   ap_memory|          u2_0|         array|
|u2_1_address0             |  out|    5|   ap_memory|          u2_1|         array|
|u2_1_ce0                  |  out|    1|   ap_memory|          u2_1|         array|
|u2_1_we0                  |  out|    1|   ap_memory|          u2_1|         array|
|u2_1_d0                   |  out|   32|   ap_memory|          u2_1|         array|
|u2_2_address0             |  out|    5|   ap_memory|          u2_2|         array|
|u2_2_ce0                  |  out|    1|   ap_memory|          u2_2|         array|
|u2_2_we0                  |  out|    1|   ap_memory|          u2_2|         array|
|u2_2_d0                   |  out|   32|   ap_memory|          u2_2|         array|
|u2_3_address0             |  out|    5|   ap_memory|          u2_3|         array|
|u2_3_ce0                  |  out|    1|   ap_memory|          u2_3|         array|
|u2_3_we0                  |  out|    1|   ap_memory|          u2_3|         array|
|u2_3_d0                   |  out|   32|   ap_memory|          u2_3|         array|
|u2_4_address0             |  out|    5|   ap_memory|          u2_4|         array|
|u2_4_ce0                  |  out|    1|   ap_memory|          u2_4|         array|
|u2_4_we0                  |  out|    1|   ap_memory|          u2_4|         array|
|u2_4_d0                   |  out|   32|   ap_memory|          u2_4|         array|
|u2_5_address0             |  out|    5|   ap_memory|          u2_5|         array|
|u2_5_ce0                  |  out|    1|   ap_memory|          u2_5|         array|
|u2_5_we0                  |  out|    1|   ap_memory|          u2_5|         array|
|u2_5_d0                   |  out|   32|   ap_memory|          u2_5|         array|
|u2_6_address0             |  out|    5|   ap_memory|          u2_6|         array|
|u2_6_ce0                  |  out|    1|   ap_memory|          u2_6|         array|
|u2_6_we0                  |  out|    1|   ap_memory|          u2_6|         array|
|u2_6_d0                   |  out|   32|   ap_memory|          u2_6|         array|
|u2_7_address0             |  out|    5|   ap_memory|          u2_7|         array|
|u2_7_ce0                  |  out|    1|   ap_memory|          u2_7|         array|
|u2_7_we0                  |  out|    1|   ap_memory|          u2_7|         array|
|u2_7_d0                   |  out|   32|   ap_memory|          u2_7|         array|
|u2_8_address0             |  out|    5|   ap_memory|          u2_8|         array|
|u2_8_ce0                  |  out|    1|   ap_memory|          u2_8|         array|
|u2_8_we0                  |  out|    1|   ap_memory|          u2_8|         array|
|u2_8_d0                   |  out|   32|   ap_memory|          u2_8|         array|
|u2_9_address0             |  out|    5|   ap_memory|          u2_9|         array|
|u2_9_ce0                  |  out|    1|   ap_memory|          u2_9|         array|
|u2_9_we0                  |  out|    1|   ap_memory|          u2_9|         array|
|u2_9_d0                   |  out|   32|   ap_memory|          u2_9|         array|
|u2_10_address0            |  out|    5|   ap_memory|         u2_10|         array|
|u2_10_ce0                 |  out|    1|   ap_memory|         u2_10|         array|
|u2_10_we0                 |  out|    1|   ap_memory|         u2_10|         array|
|u2_10_d0                  |  out|   32|   ap_memory|         u2_10|         array|
|u2_11_address0            |  out|    5|   ap_memory|         u2_11|         array|
|u2_11_ce0                 |  out|    1|   ap_memory|         u2_11|         array|
|u2_11_we0                 |  out|    1|   ap_memory|         u2_11|         array|
|u2_11_d0                  |  out|   32|   ap_memory|         u2_11|         array|
|u2_12_address0            |  out|    5|   ap_memory|         u2_12|         array|
|u2_12_ce0                 |  out|    1|   ap_memory|         u2_12|         array|
|u2_12_we0                 |  out|    1|   ap_memory|         u2_12|         array|
|u2_12_d0                  |  out|   32|   ap_memory|         u2_12|         array|
|u2_13_address0            |  out|    5|   ap_memory|         u2_13|         array|
|u2_13_ce0                 |  out|    1|   ap_memory|         u2_13|         array|
|u2_13_we0                 |  out|    1|   ap_memory|         u2_13|         array|
|u2_13_d0                  |  out|   32|   ap_memory|         u2_13|         array|
|u2_14_address0            |  out|    5|   ap_memory|         u2_14|         array|
|u2_14_ce0                 |  out|    1|   ap_memory|         u2_14|         array|
|u2_14_we0                 |  out|    1|   ap_memory|         u2_14|         array|
|u2_14_d0                  |  out|   32|   ap_memory|         u2_14|         array|
|u2_15_address0            |  out|    5|   ap_memory|         u2_15|         array|
|u2_15_ce0                 |  out|    1|   ap_memory|         u2_15|         array|
|u2_15_we0                 |  out|    1|   ap_memory|         u2_15|         array|
|u2_15_d0                  |  out|   32|   ap_memory|         u2_15|         array|
|m_axi_kernel_u2_AWVALID   |  out|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_AWREADY   |   in|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_AWADDR    |  out|   64|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_AWID      |  out|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_AWLEN     |  out|   32|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_AWSIZE    |  out|    3|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_AWBURST   |  out|    2|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_AWLOCK    |  out|    2|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_AWCACHE   |  out|    4|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_AWPROT    |  out|    3|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_AWQOS     |  out|    4|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_AWREGION  |  out|    4|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_AWUSER    |  out|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_WVALID    |  out|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_WREADY    |   in|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_WDATA     |  out|  512|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_WSTRB     |  out|   64|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_WLAST     |  out|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_WID       |  out|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_WUSER     |  out|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_ARVALID   |  out|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_ARREADY   |   in|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_ARADDR    |  out|   64|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_ARID      |  out|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_ARLEN     |  out|   32|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_ARSIZE    |  out|    3|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_ARBURST   |  out|    2|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_ARLOCK    |  out|    2|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_ARCACHE   |  out|    4|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_ARPROT    |  out|    3|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_ARQOS     |  out|    4|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_ARREGION  |  out|    4|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_ARUSER    |  out|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_RVALID    |   in|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_RREADY    |  out|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_RDATA     |   in|  512|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_RLAST     |   in|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_RID       |   in|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_RFIFONUM  |   in|    9|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_RUSER     |   in|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_RRESP     |   in|    2|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_BVALID    |   in|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_BREADY    |  out|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_BRESP     |   in|    2|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_BID       |   in|    1|       m_axi|     kernel_u2|       pointer|
|m_axi_kernel_u2_BUSER     |   in|    1|       m_axi|     kernel_u2|       pointer|
|vu2                       |   in|   64|     ap_none|           vu2|        scalar|
+--------------------------+-----+-----+------------+--------------+--------------+

