INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:49:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 buffer24/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Destination:            buffer25/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.200ns  (clk rise@13.200ns - clk rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 1.954ns (21.033%)  route 7.336ns (78.967%))
  Logic Levels:           27  (CARRY4=8 LUT3=1 LUT4=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.683 - 13.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1616, unset)         0.508     0.508    buffer24/clk
                         FDRE                                         r  buffer24/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer24/outs_reg[2]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer25/control/Memory_reg[0][31][2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.276 f  buffer25/control/Memory[0][2]_i_1/O
                         net (fo=3, unplaced)         0.395     1.671    cmpi1/buffer25_outs[2]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.714 r  cmpi1/x_loadEn_INST_0_i_49/O
                         net (fo=1, unplaced)         0.459     2.173    cmpi1/x_loadEn_INST_0_i_49_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.418 r  cmpi1/x_loadEn_INST_0_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     2.425    cmpi1/x_loadEn_INST_0_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.475 r  cmpi1/x_loadEn_INST_0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.475    cmpi1/x_loadEn_INST_0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.525 r  cmpi1/x_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.525    cmpi1/x_loadEn_INST_0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.575 r  cmpi1/x_loadEn_INST_0_i_3/CO[3]
                         net (fo=70, unplaced)        0.679     3.254    buffer24/control/result[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     3.297 f  buffer24/control/n_ready_INST_0_i_3/O
                         net (fo=5, unplaced)         0.405     3.702    control_merge0/tehb/control/index_tehb
                         LUT6 (Prop_lut6_I0_O)        0.043     3.745 f  control_merge0/tehb/control/dataReg[31]_i_6__0/O
                         net (fo=101, unplaced)       0.322     4.067    control_merge0/tehb/control/fullReg_reg_2
                         LUT5 (Prop_lut5_I1_O)        0.043     4.110 f  control_merge0/tehb/control/outs[0]_i_2/O
                         net (fo=4, unplaced)         0.401     4.511    cmpi0/buffer10_outs[0]
                         LUT4 (Prop_lut4_I1_O)        0.049     4.560 r  cmpi0/fullReg_i_38/O
                         net (fo=1, unplaced)         0.000     4.560    cmpi0/fullReg_i_38_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     4.844 r  cmpi0/fullReg_reg_i_26/CO[3]
                         net (fo=1, unplaced)         0.007     4.851    cmpi0/fullReg_reg_i_26_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.901 r  cmpi0/fullReg_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.901    cmpi0/fullReg_reg_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.951 r  cmpi0/fullReg_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.951    cmpi0/fullReg_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.001 r  cmpi0/fullReg_reg_i_3/CO[3]
                         net (fo=43, unplaced)        0.667     5.668    init0/control/result[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     5.711 r  init0/control/transmitValue_i_3__24/O
                         net (fo=5, unplaced)         0.272     5.983    init0/control/outputValid_reg
                         LUT6 (Prop_lut6_I5_O)        0.043     6.026 f  init0/control/outputValid_i_6/O
                         net (fo=1, unplaced)         0.244     6.270    buffer21/outputValid_reg
                         LUT6 (Prop_lut6_I2_O)        0.043     6.313 f  buffer21/outputValid_i_3__1/O
                         net (fo=8, unplaced)         0.282     6.595    buffer18/transmitValue_reg_7
                         LUT6 (Prop_lut6_I3_O)        0.043     6.638 f  buffer18/Head[0]_i_2__1/O
                         net (fo=7, unplaced)         0.257     6.895    fork28/control/generateBlocks[1].regblock/buffer100_outs_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     6.938 r  fork28/control/generateBlocks[1].regblock/i___1_i_12/O
                         net (fo=1, unplaced)         0.244     7.182    fork28/control/generateBlocks[2].regblock/transmitValue_i_3__20_0
                         LUT6 (Prop_lut6_I5_O)        0.043     7.225 f  fork28/control/generateBlocks[2].regblock/i___1_i_7/O
                         net (fo=4, unplaced)         0.268     7.493    fork27/control/generateBlocks[0].regblock/Full_reg_1
                         LUT6 (Prop_lut6_I4_O)        0.043     7.536 f  fork27/control/generateBlocks[0].regblock/join_inputs/Memory[0][31]_i_3/O
                         net (fo=5, unplaced)         0.272     7.808    fork16/control/generateBlocks[3].regblock/buffer91_outs_ready
                         LUT4 (Prop_lut4_I1_O)        0.043     7.851 r  fork16/control/generateBlocks[3].regblock/fullReg_i_14/O
                         net (fo=1, unplaced)         0.244     8.095    fork16/control/generateBlocks[5].regblock/fullReg_i_7__1_1
                         LUT6 (Prop_lut6_I5_O)        0.043     8.138 r  fork16/control/generateBlocks[5].regblock/fullReg_i_11/O
                         net (fo=1, unplaced)         0.244     8.382    fork16/control/generateBlocks[1].regblock/fullReg_i_5__3
                         LUT6 (Prop_lut6_I2_O)        0.043     8.425 r  fork16/control/generateBlocks[1].regblock/fullReg_i_7__1/O
                         net (fo=1, unplaced)         0.244     8.669    fork15/control/generateBlocks[13].regblock/fullReg_i_2__5_1
                         LUT6 (Prop_lut6_I1_O)        0.043     8.712 r  fork15/control/generateBlocks[13].regblock/fullReg_i_5__3/O
                         net (fo=1, unplaced)         0.377     9.089    fork15/control/generateBlocks[13].regblock/fullReg_i_5__3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     9.132 r  fork15/control/generateBlocks[13].regblock/fullReg_i_2__5/O
                         net (fo=22, unplaced)        0.306     9.438    fork12/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     9.481 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, unplaced)        0.317     9.798    buffer25/dataReg_reg[0]_0[0]
                         FDRE                                         r  buffer25/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.200    13.200 r  
                                                      0.000    13.200 r  clk (IN)
                         net (fo=1616, unset)         0.483    13.683    buffer25/clk
                         FDRE                                         r  buffer25/dataReg_reg[0]/C
                         clock pessimism              0.000    13.683    
                         clock uncertainty           -0.035    13.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    13.455    buffer25/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  3.657    




