##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Telit_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Telit_UART_IntClock:R)
		5.2::Critical Path Report for (Telit_UART_IntClock:R vs. Telit_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK            | Frequency: 58.59 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK         | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 24.00 MHz  | 
Clock: Telit_UART_IntClock  | Frequency: 52.45 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            Telit_UART_IntClock  41666.7          24598       N/A              N/A         N/A              N/A         N/A              N/A         
Telit_UART_IntClock  Telit_UART_IntClock  1.08333e+006     1064268     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase       
---------------  ------------  ---------------------  
Telit_tx(0)_PAD  28585         Telit_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.59 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24598p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13599
-------------------------------------   ----- 
End-of-path arrival time (ps)           13599
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                                iocell5         1948   1948  24598  RISE       1
\Telit_UART:BUART:rx_postpoll\/main_1         macrocell7      6010   7958  24598  RISE       1
\Telit_UART:BUART:rx_postpoll\/q              macrocell7      3350  11308  24598  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13599  24598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Telit_UART_IntClock
*************************************************
Clock: Telit_UART_IntClock
Frequency: 52.45 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064268p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12875
-------------------------------------   ----- 
End-of-path arrival time (ps)           12875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q                      macrocell11     1250   1250  1064268  RISE       1
\Telit_UART:BUART:counter_load_not\/main_0           macrocell2      5982   7232  1064268  RISE       1
\Telit_UART:BUART:counter_load_not\/q                macrocell2      3350  10582  1064268  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  12875  1064268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Telit_UART_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24598p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13599
-------------------------------------   ----- 
End-of-path arrival time (ps)           13599
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                                iocell5         1948   1948  24598  RISE       1
\Telit_UART:BUART:rx_postpoll\/main_1         macrocell7      6010   7958  24598  RISE       1
\Telit_UART:BUART:rx_postpoll\/q              macrocell7      3350  11308  24598  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13599  24598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Telit_UART_IntClock:R vs. Telit_UART_IntClock:R)
*******************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064268p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12875
-------------------------------------   ----- 
End-of-path arrival time (ps)           12875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q                      macrocell11     1250   1250  1064268  RISE       1
\Telit_UART:BUART:counter_load_not\/main_0           macrocell2      5982   7232  1064268  RISE       1
\Telit_UART:BUART:counter_load_not\/q                macrocell2      3350  10582  1064268  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  12875  1064268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24598p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13599
-------------------------------------   ----- 
End-of-path arrival time (ps)           13599
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                                iocell5         1948   1948  24598  RISE       1
\Telit_UART:BUART:rx_postpoll\/main_1         macrocell7      6010   7958  24598  RISE       1
\Telit_UART:BUART:rx_postpoll\/q              macrocell7      3350  11308  24598  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13599  24598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:pollcount_1\/main_3
Capture Clock  : \Telit_UART:BUART:pollcount_1\/clock_0
Path slack     : 30198p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7958
-------------------------------------   ---- 
End-of-path arrival time (ps)           7958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                         iocell5       1948   1948  24598  RISE       1
\Telit_UART:BUART:pollcount_1\/main_3  macrocell22   6010   7958  30198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:pollcount_0\/main_2
Capture Clock  : \Telit_UART:BUART:pollcount_0\/clock_0
Path slack     : 30198p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7958
-------------------------------------   ---- 
End-of-path arrival time (ps)           7958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                         iocell5       1948   1948  24598  RISE       1
\Telit_UART:BUART:pollcount_0\/main_2  macrocell23   6010   7958  30198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:rx_state_0\/main_9
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 31042p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7115
-------------------------------------   ---- 
End-of-path arrival time (ps)           7115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                        iocell5       1948   1948  24598  RISE       1
\Telit_UART:BUART:rx_state_0\/main_9  macrocell16   5167   7115  31042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:rx_last\/main_0
Capture Clock  : \Telit_UART:BUART:rx_last\/clock_0
Path slack     : 31042p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7115
-------------------------------------   ---- 
End-of-path arrival time (ps)           7115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                     iocell5       1948   1948  24598  RISE       1
\Telit_UART:BUART:rx_last\/main_0  macrocell25   5167   7115  31042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_last\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 31053p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7103
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                        iocell5       1948   1948  24598  RISE       1
\Telit_UART:BUART:rx_state_2\/main_8  macrocell19   5155   7103  31053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:rx_status_3\/main_6
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 31053p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7103
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                         iocell5       1948   1948  24598  RISE       1
\Telit_UART:BUART:rx_status_3\/main_6  macrocell24   5155   7103  31053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064268p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12875
-------------------------------------   ----- 
End-of-path arrival time (ps)           12875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q                      macrocell11     1250   1250  1064268  RISE       1
\Telit_UART:BUART:counter_load_not\/main_0           macrocell2      5982   7232  1064268  RISE       1
\Telit_UART:BUART:counter_load_not\/q                macrocell2      3350  10582  1064268  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  12875  1064268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Telit_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066439p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q            macrocell16   1250   1250  1066439  RISE       1
\Telit_UART:BUART:rx_counter_load\/main_1  macrocell6    4073   5323  1066439  RISE       1
\Telit_UART:BUART:rx_counter_load\/q       macrocell6    3350   8673  1066439  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/load   count7cell    2861  11534  1066439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1066843p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10480
-------------------------------------   ----- 
End-of-path arrival time (ps)           10480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   2510   2510  1066843  RISE       1
\Telit_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell3      2322   4832  1066843  RISE       1
\Telit_UART:BUART:tx_bitclk_enable_pre\/q           macrocell3      3350   8182  1066843  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   2298  10480  1066843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \Telit_UART:BUART:sTX:TxSts\/clock
Path slack     : 1069231p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13602
-------------------------------------   ----- 
End-of-path arrival time (ps)           13602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q        macrocell11    1250   1250  1064268  RISE       1
\Telit_UART:BUART:tx_status_0\/main_0  macrocell4     6677   7927  1069231  RISE       1
\Telit_UART:BUART:tx_status_0\/q       macrocell4     3350  11277  1069231  RISE       1
\Telit_UART:BUART:sTX:TxSts\/status_0  statusicell1   2326  13602  1069231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Telit_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069398p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q                macrocell11     1250   1250  1064268  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   6675   7925  1069398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Telit_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069882p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q                macrocell12     1250   1250  1064610  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   6192   7442  1069882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070555p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q                macrocell16     1250   1250  1066439  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5518   6768  1070555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Telit_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Telit_UART:BUART:sRX:RxSts\/clock
Path slack     : 1070739p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070739  RISE       1
\Telit_UART:BUART:rx_status_4\/main_1                 macrocell8      2298   5878  1070739  RISE       1
\Telit_UART:BUART:rx_status_4\/q                      macrocell8      3350   9228  1070739  RISE       1
\Telit_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2866  12094  1070739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:pollcount_1\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1071040p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8783
-------------------------------------   ---- 
End-of-path arrival time (ps)           8783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:pollcount_1\/q      macrocell22   1250   1250  1068861  RISE       1
\Telit_UART:BUART:rx_state_0\/main_8  macrocell16   7533   8783  1071040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:pollcount_1\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1071560p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8263
-------------------------------------   ---- 
End-of-path arrival time (ps)           8263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:pollcount_1\/q       macrocell22   1250   1250  1068861  RISE       1
\Telit_UART:BUART:rx_status_3\/main_5  macrocell24   7013   8263  1071560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:txn\/main_1
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1072021p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q  macrocell11   1250   1250  1064268  RISE       1
\Telit_UART:BUART:txn\/main_1    macrocell10   6553   7803  1072021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:tx_state_2\/main_1
Capture Clock  : \Telit_UART:BUART:tx_state_2\/clock_0
Path slack     : 1072152p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7671
-------------------------------------   ---- 
End-of-path arrival time (ps)           7671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q       macrocell12   1250   1250  1064610  RISE       1
\Telit_UART:BUART:tx_state_2\/main_1  macrocell13   6421   7671  1072152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:txn\/main_2
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1072166p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7657
-------------------------------------   ---- 
End-of-path arrival time (ps)           7657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q  macrocell12   1250   1250  1064610  RISE       1
\Telit_UART:BUART:txn\/main_2    macrocell10   6407   7657  1072166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Telit_UART:BUART:tx_state_0\/main_2
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072366p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069625  RISE       1
\Telit_UART:BUART:tx_state_0\/main_2                  macrocell12     3877   7457  1072366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:tx_state_0\/main_4
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072765p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q        macrocell14   1250   1250  1066892  RISE       1
\Telit_UART:BUART:tx_state_0\/main_4  macrocell12   5808   7058  1072765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Telit_UART:BUART:txn\/main_3
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1073141p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073141  RISE       1
\Telit_UART:BUART:txn\/main_3                macrocell10     2312   6682  1073141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:tx_state_1\/main_3
Capture Clock  : \Telit_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073341p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6483
-------------------------------------   ---- 
End-of-path arrival time (ps)           6483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q        macrocell14   1250   1250  1066892  RISE       1
\Telit_UART:BUART:tx_state_1\/main_3  macrocell11   5233   6483  1073341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073417p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3906
-------------------------------------   ---- 
End-of-path arrival time (ps)           3906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q          macrocell20     1250   1250  1073417  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2656   3906  1073417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:tx_state_2\/main_0
Capture Clock  : \Telit_UART:BUART:tx_state_2\/clock_0
Path slack     : 1073541p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q       macrocell11   1250   1250  1064268  RISE       1
\Telit_UART:BUART:tx_state_2\/main_0  macrocell13   5033   6283  1073541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073541p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073541  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_5       macrocell17   4342   6282  1073541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Telit_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073541p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073541  RISE       1
\Telit_UART:BUART:rx_state_2\/main_5         macrocell19   4342   6282  1073541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073547p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073547  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_6       macrocell17   4336   6276  1073547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Telit_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073547p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073547  RISE       1
\Telit_UART:BUART:rx_state_2\/main_6         macrocell19   4336   6276  1073547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073603p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066512  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_0  macrocell17   4971   6221  1073603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073603p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066512  RISE       1
\Telit_UART:BUART:rx_state_2\/main_0    macrocell19   4971   6221  1073603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073603p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066512  RISE       1
\Telit_UART:BUART:rx_status_3\/main_0   macrocell24   4971   6221  1073603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:pollcount_0\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_10
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073624p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:pollcount_0\/q       macrocell23   1250   1250  1069786  RISE       1
\Telit_UART:BUART:rx_state_0\/main_10  macrocell16   4950   6200  1073624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:pollcount_0\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_7
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073631p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6192
-------------------------------------   ---- 
End-of-path arrival time (ps)           6192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:pollcount_0\/q       macrocell23   1250   1250  1069786  RISE       1
\Telit_UART:BUART:rx_status_3\/main_7  macrocell24   4942   6192  1073631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073771p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_ctrl_mark_last\/q         macrocell15     1250   1250  1066512  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2302   3552  1073771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073977p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5846
-------------------------------------   ---- 
End-of-path arrival time (ps)           5846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q         macrocell16   1250   1250  1066439  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_1  macrocell17   4596   5846  1073977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073977p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5846
-------------------------------------   ---- 
End-of-path arrival time (ps)           5846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q       macrocell16   1250   1250  1066439  RISE       1
\Telit_UART:BUART:rx_state_2\/main_1  macrocell19   4596   5846  1073977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073977p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5846
-------------------------------------   ---- 
End-of-path arrival time (ps)           5846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q        macrocell16   1250   1250  1066439  RISE       1
\Telit_UART:BUART:rx_status_3\/main_1  macrocell24   4596   5846  1073977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:tx_state_0\/main_1
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074009p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q       macrocell12   1250   1250  1064610  RISE       1
\Telit_UART:BUART:tx_state_0\/main_1  macrocell12   4565   5815  1074009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Telit_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074073p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073541  RISE       1
\Telit_UART:BUART:rx_state_0\/main_5         macrocell16   3810   5750  1074073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Telit_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074073p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073541  RISE       1
\Telit_UART:BUART:rx_state_3\/main_5         macrocell18   3810   5750  1074073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Telit_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074079p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073547  RISE       1
\Telit_UART:BUART:rx_state_0\/main_6         macrocell16   3804   5744  1074079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Telit_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074079p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073547  RISE       1
\Telit_UART:BUART:rx_state_3\/main_6         macrocell18   3804   5744  1074079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Telit_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Telit_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074150p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_ctrl_mark_last\/q        macrocell15   1250   1250  1066512  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/main_0  macrocell21   4424   5674  1074150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:tx_state_0\/main_3
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074250p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5574
-------------------------------------   ---- 
End-of-path arrival time (ps)           5574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q       macrocell13   1250   1250  1066843  RISE       1
\Telit_UART:BUART:tx_state_0\/main_3  macrocell12   4324   5574  1074250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:pollcount_1\/q
Path End       : \Telit_UART:BUART:pollcount_1\/main_2
Capture Clock  : \Telit_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074462p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:pollcount_1\/q       macrocell22   1250   1250  1068861  RISE       1
\Telit_UART:BUART:pollcount_1\/main_2  macrocell22   4112   5362  1074462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:tx_state_1\/main_2
Capture Clock  : \Telit_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074513p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q       macrocell13   1250   1250  1066843  RISE       1
\Telit_UART:BUART:tx_state_1\/main_2  macrocell11   4061   5311  1074513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074529p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066512  RISE       1
\Telit_UART:BUART:rx_state_0\/main_0    macrocell16   4045   5295  1074529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074529p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066512  RISE       1
\Telit_UART:BUART:rx_state_3\/main_0    macrocell18   4045   5295  1074529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:tx_state_1\/main_1
Capture Clock  : \Telit_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074595p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q       macrocell12   1250   1250  1064610  RISE       1
\Telit_UART:BUART:tx_state_1\/main_1  macrocell11   3979   5229  1074595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Telit_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074812p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074812  RISE       1
\Telit_UART:BUART:rx_state_0\/main_7         macrocell16   3071   5011  1074812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Telit_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074812p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074812  RISE       1
\Telit_UART:BUART:rx_state_3\/main_7         macrocell18   3071   5011  1074812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074820p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074812  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_7       macrocell17   3064   5004  1074820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Telit_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074820p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074812  RISE       1
\Telit_UART:BUART:rx_state_2\/main_7         macrocell19   3064   5004  1074820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Telit_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074911p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q               macrocell16   1250   1250  1066439  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/main_1  macrocell21   3662   4912  1074911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074913p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q       macrocell16   1250   1250  1066439  RISE       1
\Telit_UART:BUART:rx_state_0\/main_1  macrocell16   3661   4911  1074913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074913p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q       macrocell16   1250   1250  1066439  RISE       1
\Telit_UART:BUART:rx_state_3\/main_1  macrocell18   3661   4911  1074913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Telit_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \Telit_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075026p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   2510   2510  1066843  RISE       1
\Telit_UART:BUART:tx_bitclk\/main_0                 macrocell14     2288   4798  1075026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075052p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q   macrocell20   1250   1250  1073417  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_2  macrocell17   3522   4772  1075052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075052p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1073417  RISE       1
\Telit_UART:BUART:rx_state_2\/main_2   macrocell19   3522   4772  1075052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075052p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1073417  RISE       1
\Telit_UART:BUART:rx_status_3\/main_2  macrocell24   3522   4772  1075052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:tx_state_2\/main_2
Capture Clock  : \Telit_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075165p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q       macrocell13   1250   1250  1066843  RISE       1
\Telit_UART:BUART:tx_state_2\/main_2  macrocell13   3409   4659  1075165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075184p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1073417  RISE       1
\Telit_UART:BUART:rx_state_0\/main_2   macrocell16   3389   4639  1075184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075184p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1073417  RISE       1
\Telit_UART:BUART:rx_state_3\/main_2   macrocell18   3389   4639  1075184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:txn\/main_5
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1075215p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q  macrocell14   1250   1250  1066892  RISE       1
\Telit_UART:BUART:txn\/main_5   macrocell10   3358   4608  1075215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075263p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q         macrocell19   1250   1250  1067203  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_4  macrocell17   3310   4560  1075263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075263p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q       macrocell19   1250   1250  1067203  RISE       1
\Telit_UART:BUART:rx_state_2\/main_4  macrocell19   3310   4560  1075263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075263p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q        macrocell19   1250   1250  1067203  RISE       1
\Telit_UART:BUART:rx_status_3\/main_4  macrocell24   3310   4560  1075263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075266p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q       macrocell19   1250   1250  1067203  RISE       1
\Telit_UART:BUART:rx_state_0\/main_4  macrocell16   3308   4558  1075266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075266p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q       macrocell19   1250   1250  1067203  RISE       1
\Telit_UART:BUART:rx_state_3\/main_4  macrocell18   3308   4558  1075266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:pollcount_0\/q
Path End       : \Telit_UART:BUART:pollcount_1\/main_4
Capture Clock  : \Telit_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075386p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:pollcount_0\/q       macrocell23   1250   1250  1069786  RISE       1
\Telit_UART:BUART:pollcount_1\/main_4  macrocell22   3187   4437  1075386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:pollcount_0\/q
Path End       : \Telit_UART:BUART:pollcount_0\/main_3
Capture Clock  : \Telit_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075386p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:pollcount_0\/q       macrocell23   1250   1250  1069786  RISE       1
\Telit_UART:BUART:pollcount_0\/main_3  macrocell23   3187   4437  1075386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075391p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q         macrocell18   1250   1250  1067333  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_3  macrocell17   3182   4432  1075391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075391p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q       macrocell18   1250   1250  1067333  RISE       1
\Telit_UART:BUART:rx_state_2\/main_3  macrocell19   3182   4432  1075391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075391p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q        macrocell18   1250   1250  1067333  RISE       1
\Telit_UART:BUART:rx_status_3\/main_3  macrocell24   3182   4432  1075391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075410p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q       macrocell18   1250   1250  1067333  RISE       1
\Telit_UART:BUART:rx_state_0\/main_3  macrocell16   3163   4413  1075410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075410p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q       macrocell18   1250   1250  1067333  RISE       1
\Telit_UART:BUART:rx_state_3\/main_3  macrocell18   3163   4413  1075410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Telit_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075411p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q               macrocell18   1250   1250  1067333  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/main_2  macrocell21   3162   4412  1075411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:txn\/main_4
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1075440p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q  macrocell13   1250   1250  1066843  RISE       1
\Telit_UART:BUART:txn\/main_4    macrocell10   3133   4383  1075440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:tx_state_2\/main_3
Capture Clock  : \Telit_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075458p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q        macrocell14   1250   1250  1066892  RISE       1
\Telit_UART:BUART:tx_state_2\/main_3  macrocell13   3116   4366  1075458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Telit_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075536p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4287
-------------------------------------   ---- 
End-of-path arrival time (ps)           4287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q               macrocell19   1250   1250  1067203  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/main_3  macrocell21   3037   4287  1075536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Telit_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Telit_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075563p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075563  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/main_1   macrocell20   2320   4260  1075563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Telit_UART:BUART:pollcount_1\/main_1
Capture Clock  : \Telit_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075563p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075563  RISE       1
\Telit_UART:BUART:pollcount_1\/main_1        macrocell22   2320   4260  1075563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Telit_UART:BUART:pollcount_0\/main_1
Capture Clock  : \Telit_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075563p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075563  RISE       1
\Telit_UART:BUART:pollcount_0\/main_1        macrocell23   2320   4260  1075563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Telit_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Telit_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075564p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075564  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/main_0   macrocell20   2320   4260  1075564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Telit_UART:BUART:pollcount_1\/main_0
Capture Clock  : \Telit_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075564p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075564  RISE       1
\Telit_UART:BUART:pollcount_1\/main_0        macrocell22   2320   4260  1075564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Telit_UART:BUART:pollcount_0\/main_0
Capture Clock  : \Telit_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075564p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075564  RISE       1
\Telit_UART:BUART:pollcount_0\/main_0        macrocell23   2320   4260  1075564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Telit_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Telit_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075576  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/main_2   macrocell20   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:tx_state_1\/main_0
Capture Clock  : \Telit_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075797p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q       macrocell11   1250   1250  1064268  RISE       1
\Telit_UART:BUART:tx_state_1\/main_0  macrocell11   2776   4026  1075797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:tx_state_0\/main_0
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075808p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q       macrocell11   1250   1250  1064268  RISE       1
\Telit_UART:BUART:tx_state_0\/main_0  macrocell12   2765   4015  1075808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_load_fifo\/q
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075909p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4295
-------------------------------------   ---- 
End-of-path arrival time (ps)           4295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_load_fifo\/q            macrocell17     1250   1250  1072328  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3045   4295  1075909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:txn\/q
Path End       : \Telit_UART:BUART:txn\/main_0
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1076281p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:txn\/q       macrocell10   1250   1250  1076281  RISE       1
\Telit_UART:BUART:txn\/main_0  macrocell10   2292   3542  1076281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_last\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076327p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_last\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_last\/q          macrocell25   1250   1250  1076327  RISE       1
\Telit_UART:BUART:rx_state_2\/main_9  macrocell19   2246   3496  1076327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_status_3\/q
Path End       : \Telit_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Telit_UART:BUART:sRX:RxSts\/clock
Path slack     : 1079316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_status_3\/q       macrocell24    1250   1250  1079316  RISE       1
\Telit_UART:BUART:sRX:RxSts\/status_3  statusicell2   2267   3517  1079316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

