////////////////
// RTC Registers
////////////////
#define RTC_BASE 0x07000000
#define SUN6I_LOSC_CTRL                     *(volatile uint32_t *)(RTC_BASE + 0x0000)
#define SUN6I_DCXO_CTRL_REG                 *(volatile uint32_t *)(RTC_BASE + 0x0160)

//////////////////
// R_CCU Registers
//////////////////
#define R_CCU_BASE 0x07010000
#define SUN50I_H616_CLK_R_APB1_TWD_REG      *(volatile uint32_t *)(R_CCU_BASE + 0x012c)
#define SUN50I_H616_CLK_R_APB1_RTC_REG      *(volatile uint32_t *)(R_CCU_BASE + 0x020c)


/////////////////
// CCU Registers
/////////////////
#define CCU_BASE 0x03001000
#define SUN50I_H616_PLL_CPUX_REG            *(volatile uint32_t *)(CCU_BASE + 0x0000)
#define SUN50I_H616_PLL_DDR0_REG            *(volatile uint32_t *)(CCU_BASE + 0x0010)
#define SUN50I_H616_PLL_DDR1_REG            *(volatile uint32_t *)(CCU_BASE + 0x0018)
#define SUN50I_H616_PLL_PERIPH0_REG         *(volatile uint32_t *)(CCU_BASE + 0x0020)
#define SUN50I_H616_PLL_PERIPH1_REG         *(volatile uint32_t *)(CCU_BASE + 0x0028)
#define SUN50I_H616_PLL_GPU_REG             *(volatile uint32_t *)(CCU_BASE + 0x0030)
#define SUN50I_H616_PLL_VIDEO0_REG          *(volatile uint32_t *)(CCU_BASE + 0x0040)
#define SUN50I_H616_PLL_VIDEO1_REG          *(volatile uint32_t *)(CCU_BASE + 0x0048)
#define SUN50I_H616_PLL_VIDEO2_REG          *(volatile uint32_t *)(CCU_BASE + 0x0050)
#define SUN50I_H616_PLL_VE_REG              *(volatile uint32_t *)(CCU_BASE + 0x0058)
#define SUN50I_H616_PLL_DE_REG              *(volatile uint32_t *)(CCU_BASE + 0x0060)
#define SUN50I_H616_PLL_AUDIO_REG           *(volatile uint32_t *)(CCU_BASE + 0x0078)
#define SUN50I_H616_DE_CLK_REG              *(volatile uint32_t *)(CCU_BASE + 0x0600)
#define SUN50I_H616_DE_BGR_REG              *(volatile uint32_t *)(CCU_BASE + 0x060c)
#define SUN50I_H616_GPU_CLK1_REG            *(volatile uint32_t *)(CCU_BASE + 0x0674)
#define SUN50I_H616_DMA_BGR_REG             *(volatile uint32_t *)(CCU_BASE + 0x070c)
#define SUN50I_H616_MBUS_MAT_CLK_GATING_REG *(volatile uint32_t *)(CCU_BASE + 0x0804)
#define SUN50I_H616_DRAM_BGR_REG            *(volatile uint32_t *)(CCU_BASE + 0x080c)
#define SUN50I_H616_USB0_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x0a70)
#define SUN50I_H616_USB1_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x0a74)
#define SUN50I_H616_USB2_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x0a78)
#define SUN50I_H616_USB3_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x0a7c)
#define SUN50I_H616_HDMI0_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x0b00)
#define SUN50I_H616_HDMI0_SLOW_CLK_REG      *(volatile uint32_t *)(CCU_BASE + 0x0b04)
#define SUN50I_H616_HDMI_CEC_CLK_REG        *(volatile uint32_t *)(CCU_BASE + 0x0b10)
#define SUN50I_H616_HDMI_BGR_REG            *(volatile uint32_t *)(CCU_BASE + 0x0b1c)
#define SUN50I_H616_DISPLAY_IF_TOP_BGR_REG  *(volatile uint32_t *)(CCU_BASE + 0x0b5C)
#define SUN50I_H616_TVE0_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x0b80)
#define SUN50I_H616_TCON_TV_BGR_REG         *(volatile uint32_t *)(CCU_BASE + 0x0b9c)


// Structure of CCU registers.
#define SUN8I_H3_PLL_AUDIO_REG	0x008


#define PLL_CPUX_CTRL         *(volatile uint32_t *)(CCU_BASE + 0X000)
#define PLL_AUDIO_CTRL        *(volatile uint32_t *)(CCU_BASE + 0X008)
#define PLL_VE_CTRL           *(volatile uint32_t *)(CCU_BASE + 0X018)
#define PLL_DDR_CTRL          *(volatile uint32_t *)(CCU_BASE + 0X020)
#define PLL_PERIPH0_CTRL      *(volatile uint32_t *)(CCU_BASE + 0X028)
#define PLL_GPU_CTRL          *(volatile uint32_t *)(CCU_BASE + 0X038)
#define PLL_PERIPH1_CTRL      *(volatile uint32_t *)(CCU_BASE + 0X044)
#define CPUX_AXI_CFG          *(volatile uint32_t *)(CCU_BASE + 0X050)
#define AHB1_APB1_CFG         *(volatile uint32_t *)(CCU_BASE + 0X054)
#define APB2_CFG              *(volatile uint32_t *)(CCU_BASE + 0X058)
#define AHB2_CFG              *(volatile uint32_t *)(CCU_BASE + 0X05C)
#define BUS_CLK_GATING0       *(volatile uint32_t *)(CCU_BASE + 0X060)
#define BUS_CLK_GATING1       *(volatile uint32_t *)(CCU_BASE + 0X064)
#define BUS_CLK_GATING2       *(volatile uint32_t *)(CCU_BASE + 0X068)
#define BUS_CLK_GATING3       *(volatile uint32_t *)(CCU_BASE + 0X06C)
#define BUS_CLK_GATING4       *(volatile uint32_t *)(CCU_BASE + 0X070)
#define THS_CLK               *(volatile uint32_t *)(CCU_BASE + 0X074)
#define NAND_CLK              *(volatile uint32_t *)(CCU_BASE + 0X080)
#define SDMMC0_CLK            *(volatile uint32_t *)(CCU_BASE + 0X088)
#define SDMMC1_CLK            *(volatile uint32_t *)(CCU_BASE + 0X08C)
#define SDMMC2_CLK            *(volatile uint32_t *)(CCU_BASE + 0X090)
#define CE_CLK                *(volatile uint32_t *)(CCU_BASE + 0X09C)
#define SPI0_CLK              *(volatile uint32_t *)(CCU_BASE + 0X0A0)
#define SPI1_CLK              *(volatile uint32_t *)(CCU_BASE + 0X0A4)
#define I2S_PCM0_CLK          *(volatile uint32_t *)(CCU_BASE + 0X0B0)
#define I2S_PCM1_CLK          *(volatile uint32_t *)(CCU_BASE + 0X0B4)
#define I2S_PCM2_CLK          *(volatile uint32_t *)(CCU_BASE + 0X0B8)
#define OWA_CLK               *(volatile uint32_t *)(CCU_BASE + 0X0C0)
#define USBPHY_CFG            *(volatile uint32_t *)(CCU_BASE + 0X0CC)
#define DRAM_CFG              *(volatile uint32_t *)(CCU_BASE + 0X0F4)
#define MBUS_RST              *(volatile uint32_t *)(CCU_BASE + 0X0FC)
#define DRAM_CLK_GATING       *(volatile uint32_t *)(CCU_BASE + 0X100)
#define DE_CLK                *(volatile uint32_t *)(CCU_BASE + 0X104)
#define TCON0_CLK             *(volatile uint32_t *)(CCU_BASE + 0X118)
#define TVE_CLK               *(volatile uint32_t *)(CCU_BASE + 0X120)
#define DEINTERLACE_CLK       *(volatile uint32_t *)(CCU_BASE + 0X124)
#define CSI_MISC_CLK          *(volatile uint32_t *)(CCU_BASE + 0X130)
#define CSI_CLK               *(volatile uint32_t *)(CCU_BASE + 0X134)
#define VE_CLK                *(volatile uint32_t *)(CCU_BASE + 0X13C)
#define AC_DIG_CLK            *(volatile uint32_t *)(CCU_BASE + 0X140)
#define AVS_CLK               *(volatile uint32_t *)(CCU_BASE + 0X144)
#define MBUS_CLK              *(volatile uint32_t *)(CCU_BASE + 0X15C)
#define GPU_CLK               *(volatile uint32_t *)(CCU_BASE + 0X1A0)
#define PLL_STABLE_TIME0      *(volatile uint32_t *)(CCU_BASE + 0X200)
#define PLL_STABLE_TIME1      *(volatile uint32_t *)(CCU_BASE + 0X204)
#define PLL_CPUX_BIAS         *(volatile uint32_t *)(CCU_BASE + 0X220)
#define PLL_AUDIO_BIAS        *(volatile uint32_t *)(CCU_BASE + 0X224)
#define PLL_VIDEO_BIAS        *(volatile uint32_t *)(CCU_BASE + 0X228)
#define PLL_VE_BIAS           *(volatile uint32_t *)(CCU_BASE + 0X22C)
#define PLL_DDR_BIAS          *(volatile uint32_t *)(CCU_BASE + 0X230)
#define PLL_PERIPH0_BIAS      *(volatile uint32_t *)(CCU_BASE + 0X234)
#define PLL_GPU_BIAS          *(volatile uint32_t *)(CCU_BASE + 0X23C)
#define PLL_PERIPH1_BIAS      *(volatile uint32_t *)(CCU_BASE + 0X244)
#define PLL_DE_BIAS           *(volatile uint32_t *)(CCU_BASE + 0X248)
#define PLL_CPUX_TUN          *(volatile uint32_t *)(CCU_BASE + 0X250)
#define PLL_DDR_TUN           *(volatile uint32_t *)(CCU_BASE + 0X260)
#define PLL_CPUX_PAT_CTRL     *(volatile uint32_t *)(CCU_BASE + 0X280)
#define PLL_AUDIO_PAT_CTRL0   *(volatile uint32_t *)(CCU_BASE + 0X284)
#define PLL_VIDEO_PAT_CTRL0   *(volatile uint32_t *)(CCU_BASE + 0X288)
#define PLL_VE_PAT_CTRL       *(volatile uint32_t *)(CCU_BASE + 0X28C)
#define PLL_DDR_PAT_CTRL0     *(volatile uint32_t *)(CCU_BASE + 0X290)
#define PLL_GPU_PAT_CTRL      *(volatile uint32_t *)(CCU_BASE + 0X29C)
#define PLL_PERIPH1_PAT_CTRL1 *(volatile uint32_t *)(CCU_BASE + 0X2A4)
#define PLL_DE_PAT_CTRL       *(volatile uint32_t *)(CCU_BASE + 0X2A8)
#define BUS_SOFT_RST0         *(volatile uint32_t *)(CCU_BASE + 0X2C0)
#define BUS_SOFT_RST1         *(volatile uint32_t *)(CCU_BASE + 0X2C4)
#define BUS_SOFT_RST2         *(volatile uint32_t *)(CCU_BASE + 0X2C8)
#define BUS_SOFT_RST3         *(volatile uint32_t *)(CCU_BASE + 0X2D0)
#define BUS_SOFT_RST4         *(volatile uint32_t *)(CCU_BASE + 0X2D8)
#define CCU_SEC_SWITCH        *(volatile uint32_t *)(CCU_BASE + 0X2F0)
#define PS_CTRL               *(volatile uint32_t *)(CCU_BASE + 0X300)
#define PS_CNT                *(volatile uint32_t *)(CCU_BASE + 0X304)

#define R_PRCM_BASE 0x01F01400
#define APB0_CLK_GATING       *(volatile uint32_t *)(R_PRCM_BASE + 0x28)