Partition Merge report for C5TB_top
Wed Aug 16 21:12:03 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Partition Warnings
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Wed Aug 16 21:12:03 2023           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; C5TB_top                                        ;
; Top-level Entity Name           ; C5TB_top                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 23,024 / 41,910 ( 55 % )                        ;
; Total registers                 ; 28013                                           ;
; Total pins                      ; 134 / 314 ( 43 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,512,900 / 5,662,720 ( 27 % )                  ;
; Total DSP Blocks                ; 99 / 112 ( 88 % )                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 4 / 6 ( 67 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                              ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                        ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; Source File            ;                                                                                                           ;
; cnn_top:cnn_top_0                     ; User-created   ; Post-Fit          ; Post-Fit               ; soc_system:u0|cnn_top:cnn_top_0                                                                           ;
; dvp_ddr3_top_me:dvp_ddr3_top_0        ; User-created   ; Post-Fit          ; Post-Fit               ; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0                          ;
; receive_top:vhdmi_0                   ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|receive_top:vhdmi_0                                                                         ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                          ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; vcam_top:vcam_0                       ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|vcam_top:vcam_0                                                                             ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Warnings                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+--------------------------------+------------------------+
; Port                                                                                                    ; Partition                      ; Info                   ;
+---------------------------------------------------------------------------------------------------------+--------------------------------+------------------------+
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[31]        ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[30]        ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[27]        ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[26]        ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[25]        ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[24]        ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[22]        ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[21]        ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[20]        ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[18]        ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[17]        ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[11]        ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[9]         ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[8]         ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[7]         ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[6]         ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[5]         ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[4]         ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[3]         ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[2]         ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[1]         ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_address[0]         ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant GND ;
; soc_system:u0|cnn_top:cnn_top_0|as_data_waitquest                                                       ; cnn_top:cnn_top_0              ; Driven by constant GND ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[7]                                                ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[6]                                                ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[5]                                                ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[4]                                                ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[3]                                                ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[2]                                                ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[1]                                                ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[0]                                                ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|scale_avm_byteenable[3]                                                 ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|scale_avm_byteenable[2]                                                 ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|scale_avm_byteenable[1]                                                 ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|scale_avm_byteenable[0]                                                 ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[7]                                                  ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[6]                                                  ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[5]                                                  ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[4]                                                  ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[3]                                                  ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[2]                                                  ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[1]                                                  ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[0]                                                  ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|param_avm_byteenable[3]                                                 ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|param_avm_byteenable[2]                                                 ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|param_avm_byteenable[1]                                                 ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|param_avm_byteenable[0]                                                 ; cnn_top:cnn_top_0              ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[15] ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[14] ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[13] ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[12] ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[11] ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[10] ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[9]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[8]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[7]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[6]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[5]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[4]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[3]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[2]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[1]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable1[0]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[15]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[14]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[13]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[12]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[11]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[10]  ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[9]   ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[8]   ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[7]   ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[6]   ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[5]   ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[4]   ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[3]   ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[2]   ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[1]   ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_byteenable[0]   ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[0]                                                           ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[1]                                                           ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[2]                                                           ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[3]                                                           ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[4]                                                           ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[5]                                                           ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[6]                                                           ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[7]                                                           ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[8]                                                           ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[9]                                                           ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[10]                                                          ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[11]                                                          ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[12]                                                          ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[13]                                                          ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[14]                                                          ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[15]                                                          ; receive_top:vhdmi_0            ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_size[2]                                                         ; receive_top:vhdmi_0            ; Driven by constant GND ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_size[3]                                                         ; receive_top:vhdmi_0            ; Driven by constant GND ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_size[4]                                                         ; receive_top:vhdmi_0            ; Driven by constant GND ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_size[5]                                                         ; receive_top:vhdmi_0            ; Driven by constant GND ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_size[6]                                                         ; receive_top:vhdmi_0            ; Driven by constant GND ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_size[7]                                                         ; receive_top:vhdmi_0            ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[15]                                                        ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[14]                                                        ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[13]                                                        ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[12]                                                        ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[11]                                                        ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[10]                                                        ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[9]                                                         ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[8]                                                         ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[7]                                                         ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[6]                                                         ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[5]                                                         ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[4]                                                         ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[3]                                                         ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[2]                                                         ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[1]                                                         ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[0]                                                         ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[127]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[126]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[125]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[124]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[123]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[122]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[121]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[120]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[119]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[118]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[117]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[116]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[115]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[114]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[113]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[112]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[111]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[110]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[109]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[108]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[107]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[106]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[105]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[104]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[103]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[102]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[101]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[100]                                                            ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[99]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[98]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[97]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[96]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[95]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[94]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[93]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[92]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[91]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[90]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[89]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[88]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[87]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[86]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[85]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[84]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[83]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[82]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[81]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[80]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[79]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[78]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[77]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[76]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[75]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[74]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[73]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[72]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[71]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[70]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[69]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[68]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[67]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[66]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[65]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[64]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[63]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[62]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[61]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[60]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[59]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[58]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[57]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[56]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[55]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[54]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[53]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[52]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[51]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[50]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[49]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[48]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[47]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[46]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[45]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[44]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[43]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[42]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[41]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[40]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[39]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[38]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[37]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[36]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[35]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[34]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[33]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[32]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[31]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[30]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[29]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[28]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[27]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[26]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[25]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[24]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[23]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[22]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[21]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[20]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[19]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[18]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[17]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[16]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[15]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[14]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[13]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[12]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[11]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[10]                                                             ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[9]                                                              ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[8]                                                              ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[7]                                                              ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[6]                                                              ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[5]                                                              ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[4]                                                              ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[3]                                                              ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[2]                                                              ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[1]                                                              ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[0]                                                              ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_write                                                                 ; vcam_top:vcam_0                ; Driven by constant GND ;
; soc_system:u0|cnn_top:cnn_top_0|scale_avm_address[0]                                                    ; cnn_top:cnn_top_0              ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|scale_avm_address[1]                                                    ; cnn_top:cnn_top_0              ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_address[0]                                                     ; cnn_top:cnn_top_0              ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_address[1]                                                     ; cnn_top:cnn_top_0              ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_address[2]                                                     ; cnn_top:cnn_top_0              ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|param_avm_address[0]                                                    ; cnn_top:cnn_top_0              ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|param_avm_address[1]                                                    ; cnn_top:cnn_top_0              ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_address[0]                                                   ; cnn_top:cnn_top_0              ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_address[1]                                                   ; cnn_top:cnn_top_0              ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_address[2]                                                   ; cnn_top:cnn_top_0              ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|as_address[0]                                                           ; cnn_top:cnn_top_0              ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|as_address[1]                                                           ; cnn_top:cnn_top_0              ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address[0]      ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address[1]      ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address[2]      ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address[3]      ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address1[0]     ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address1[1]     ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address1[2]     ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address1[3]     ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|cnt_go[0]              ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|cnt_go[1]              ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|cnt_go[2]              ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|cnt_go[3]              ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|cnt_go[4]              ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|cnt_go[5]              ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|cnt_go[6]              ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|cnt_go[7]              ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; No fanout              ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_addr[0]                                                         ; receive_top:vhdmi_0            ; No fanout              ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_addr[1]                                                         ; receive_top:vhdmi_0            ; No fanout              ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_addr[2]                                                         ; receive_top:vhdmi_0            ; No fanout              ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_addr[3]                                                         ; receive_top:vhdmi_0            ; No fanout              ;
; soc_system:u0|receive_top:vhdmi_0|vga_hsync                                                             ; receive_top:vhdmi_0            ; No fanout              ;
; soc_system:u0|vcam_top:vcam_0|avm_addr[0]                                                               ; vcam_top:vcam_0                ; No fanout              ;
; soc_system:u0|vcam_top:vcam_0|avm_addr[1]                                                               ; vcam_top:vcam_0                ; No fanout              ;
; soc_system:u0|vcam_top:vcam_0|avm_addr[2]                                                               ; vcam_top:vcam_0                ; No fanout              ;
; soc_system:u0|vcam_top:vcam_0|avm_addr[3]                                                               ; vcam_top:vcam_0                ; No fanout              ;
+---------------------------------------------------------------------------------------------------------+--------------------------------+------------------------+
Note: The Incremental Compilation Advisor can be used to get more detailed recommendations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                                                                                                                             ;
+----------------------------------------------+-----------------------+-------------------------+--------------------------------+------------------------+---------------------+---------------------------------------+------------------------+--------------------------------+
; Statistic                                    ; Top                   ; cnn_top:cnn_top_0       ; dvp_ddr3_top_me:dvp_ddr3_top_0 ; receive_top:vhdmi_0    ; sld_hub:auto_hub    ; soc_system_hps_0_hps_io_border:border ; vcam_top:vcam_0        ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-------------------------+--------------------------------+------------------------+---------------------+---------------------------------------+------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)  ; 7126 / 41910 ( 17 % ) ; 13457 / 41910 ( 32 % )  ; 903 / 41910 ( 2 % )            ; 643 / 41910 ( 2 % )    ; 7 / 41910 ( < 1 % ) ; 18 / 41910 ( < 1 % )                  ; 479 / 41910 ( 1 % )    ; 0 / 41910 ( 0 % )              ;
;                                              ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
; Combinational ALUT usage for logic           ; 12527                 ; 18723                   ; 1289                           ; 853                    ; 14                  ; 1                                     ; 502                    ; 0                              ;
;     -- 7 input functions                     ; 141                   ; 139                     ; 0                              ; 0                      ; 0                   ; 0                                     ; 1                      ; 0                              ;
;     -- 6 input functions                     ; 2145                  ; 4082                    ; 159                            ; 50                     ; 0                   ; 0                                     ; 216                    ; 0                              ;
;     -- 5 input functions                     ; 1751                  ; 2268                    ; 93                             ; 154                    ; 0                   ; 0                                     ; 24                     ; 0                              ;
;     -- 4 input functions                     ; 2152                  ; 1719                    ; 95                             ; 46                     ; 0                   ; 0                                     ; 25                     ; 0                              ;
;     -- <=3 input functions                   ; 6338                  ; 8467                    ; 942                            ; 603                    ; 14                  ; 1                                     ; 236                    ; 0                              ;
; Memory ALUT usage                            ; 0                     ; 2048                    ; 0                              ; 0                      ; 0                   ; 0                                     ; 0                      ; 0                              ;
;     -- 64-address deep                       ; 0                     ; 0                       ; 0                              ; 0                      ; 0                   ; 0                                     ; 0                      ; 0                              ;
;     -- 32-address deep                       ; 0                     ; 2048                    ; 0                              ; 0                      ; 0                   ; 0                                     ; 0                      ; 0                              ;
;                                              ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
; Dedicated logic registers                    ; 7129 / 167640 ( 4 % ) ; 18033 / 167640 ( 11 % ) ; 1273 / 167640 ( < 1 % )        ; 637 / 167640 ( < 1 % ) ; 0 / 167640 ( 0 % )  ; 36 / 167640 ( < 1 % )                 ; 719 / 167640 ( < 1 % ) ; 0 / 167640 ( 0 % )             ;
;                                              ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
;                                              ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
; I/O pins                                     ; 64                    ; 0                       ; 0                              ; 0                      ; 0                   ; 69                                    ; 0                      ; 1                              ;
; I/O registers                                ; 50                    ; 0                       ; 0                              ; 0                      ; 0                   ; 136                                   ; 0                      ; 0                              ;
; Total block memory bits                      ; 75328                 ; 1212556                 ; 172792                         ; 3072                   ; 0                   ; 0                                     ; 49152                  ; 0                              ;
; Total block memory implementation bits       ; 163840                ; 1884160                 ; 307200                         ; 102400                 ; 0                   ; 0                                     ; 102400                 ; 0                              ;
; JTAG                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; M10K block                                   ; 16 / 553 ( 2 % )      ; 184 / 553 ( 33 % )      ; 30 / 553 ( 5 % )               ; 10 / 553 ( 1 % )       ; 0 / 553 ( 0 % )     ; 0 / 553 ( 0 % )                       ; 10 / 553 ( 1 % )       ; 0 / 553 ( 0 % )                ;
; DSP block                                    ; 0 / 112 ( 0 % )       ; 87 / 112 ( 77 % )       ; 12 / 112 ( 10 % )              ; 0 / 112 ( 0 % )        ; 0 / 112 ( 0 % )     ; 0 / 112 ( 0 % )                       ; 0 / 112 ( 0 % )        ; 0 / 112 ( 0 % )                ;
; DLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )           ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )       ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                  ;
; Impedance control block                      ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )           ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )       ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                  ;
; MLAB cell                                    ; 0 / 19700 ( 0 % )     ; 2048 / 19700 ( 10 % )   ; 0 / 19700 ( 0 % )              ; 0 / 19700 ( 0 % )      ; 0 / 19700 ( 0 % )   ; 0 / 19700 ( 0 % )                     ; 0 / 19700 ( 0 % )      ; 0 / 19700 ( 0 % )              ;
; Double data rate I/O input circuitry         ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )         ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )     ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry        ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )        ; 0 / 1325 ( 0 % )               ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )    ; 252 / 1325 ( 19 % )                   ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O output enable circuitry ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )         ; 0 / 425 ( 0 % )                ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )     ; 4 / 425 ( < 1 % )                     ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )                ;
; Impedance logic block                        ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )           ; 0 / 8 ( 0 % )                  ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )       ; 1 / 8 ( 12 % )                        ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                          ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )          ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )      ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )          ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )      ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ;
; Delay chain                                  ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )        ; 0 / 1300 ( 0 % )               ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )    ; 124 / 1300 ( 9 % )                    ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )               ;
; Pin configuration                            ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )         ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )     ; 40 / 400 ( 10 % )                     ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                        ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )          ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )      ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                              ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )         ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )     ; 5 / 400 ( 1 % )                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                         ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )          ; 0 / 36 ( 0 % )                 ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )      ; 40 / 36 ( 111 % )                     ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                           ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )         ; 0 / 175 ( 0 % )                ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )     ; 46 / 175 ( 26 % )                     ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block            ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )         ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )     ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ;
; LFIFO                                        ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )          ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )      ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )           ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ;
; HPS SDMMC peripheral                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )           ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                           ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )           ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                   ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface            ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS loan I/O interface                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS STM event interface                      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                        ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )         ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )     ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                              ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )       ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ;
; VFIFO                                        ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )          ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )      ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ;
;                                              ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
; Connections                                  ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
;     -- Input Connections                     ; 10653                 ; 34693                   ; 2471                           ; 2076                   ; 24                  ; 208                                   ; 2090                   ; 537                            ;
;     -- Registered Input Connections          ; 7367                  ; 27621                   ; 2048                           ; 1262                   ; 0                   ; 0                                     ; 1258                   ; 0                              ;
;     -- Output Connections                    ; 14951                 ; 772                     ; 574                            ; 314                    ; 41                  ; 165                                   ; 592                    ; 35343                          ;
;     -- Registered Output Connections         ; 13799                 ; 448                     ; 256                            ; 32                     ; 0                   ; 0                                     ; 361                    ; 0                              ;
;                                              ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
; Internal Connections                         ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
;     -- Total Connections                     ; 98363                 ; 165199                  ; 10532                          ; 9581                   ; 67                  ; 5745                                  ; 12863                  ; 35906                          ;
;     -- Registered Connections                ; 54662                 ; 100566                  ; 6037                           ; 3775                   ; 0                   ; 100                                   ; 6256                   ; 0                              ;
;                                              ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
; External Connections                         ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
;     -- Top                                   ; 0                     ; 12998                   ; 1523                           ; 985                    ; 64                  ; 46                                    ; 945                    ; 9043                           ;
;     -- cnn_top:cnn_top_0                     ; 12998                 ; 0                       ; 0                              ; 0                      ; 0                   ; 0                                     ; 0                      ; 22467                          ;
;     -- dvp_ddr3_top_me:dvp_ddr3_top_0        ; 1523                  ; 0                       ; 0                              ; 0                      ; 0                   ; 0                                     ; 248                    ; 1274                           ;
;     -- receive_top:vhdmi_0                   ; 985                   ; 0                       ; 0                              ; 0                      ; 0                   ; 0                                     ; 0                      ; 1405                           ;
;     -- sld_hub:auto_hub                      ; 64                    ; 0                       ; 0                              ; 0                      ; 0                   ; 0                                     ; 0                      ; 1                              ;
;     -- soc_system_hps_0_hps_io_border:border ; 46                    ; 0                       ; 0                              ; 0                      ; 0                   ; 126                                   ; 0                      ; 201                            ;
;     -- vcam_top:vcam_0                       ; 945                   ; 0                       ; 248                            ; 0                      ; 0                   ; 0                                     ; 0                      ; 1489                           ;
;     -- hard_block:auto_generated_inst        ; 9043                  ; 22467                   ; 1274                           ; 1405                   ; 1                   ; 201                                   ; 1489                   ; 0                              ;
;                                              ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
; Partition Interface                          ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
;     -- Input Ports                           ; 48                    ; 179                     ; 86                             ; 74                     ; 76                  ; 145                                   ; 170                    ; 541                            ;
;     -- Output Ports                          ; 69                    ; 273                     ; 405                            ; 217                    ; 93                  ; 108                                   ; 231                    ; 527                            ;
;     -- Bidir Ports                           ; 63                    ; 0                       ; 0                              ; 0                      ; 0                   ; 63                                    ; 0                      ; 0                              ;
;                                              ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
; Registered Ports                             ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
;     -- Registered Input Ports                ; 0                     ; 141                     ; 59                             ; 29                     ; 0                   ; 0                                     ; 163                    ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 165                     ; 114                            ; 32                     ; 0                   ; 0                                     ; 77                     ; 0                              ;
;                                              ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
; Port Connectivity                            ;                       ;                         ;                                ;                        ;                     ;                                       ;                        ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 0                       ; 22                             ; 0                      ; 0                   ; 0                                     ; 0                      ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 1                       ; 0                              ; 6                      ; 66                  ; 0                                     ; 145                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                       ; 0                              ; 0                      ; 0                   ; 0                                     ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 24                      ; 32                             ; 16                     ; 0                   ; 0                                     ; 0                      ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 0                       ; 0                              ; 0                      ; 59                  ; 0                                     ; 0                      ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                       ; 0                              ; 0                      ; 0                   ; 0                                     ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 2                       ; 0                              ; 1                      ; 70                  ; 0                                     ; 0                      ; 19                             ;
;     -- Output Ports with no Fanout           ; 0                     ; 10                      ; 16                             ; 4                      ; 59                  ; 0                                     ; 4                      ; 0                              ;
+----------------------------------------------+-----------------------+-------------------------+--------------------------------+------------------------+---------------------+---------------------------------------+------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Partition                             ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK1_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CAS_n                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_n                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_n~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CKE[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE[0]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE[0]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_n                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_n                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_p                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_p                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CS_n[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_n[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_n[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ODT[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT[0]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT[0]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RAS_n                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_n                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_n~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RESET_n                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_n                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_n~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_WE_n                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_n                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_n~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_INT_n                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_n                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SDMMC_CLK                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SDMMC_CLK~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_CMD                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_CMD                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_DATA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_DATA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_DATA[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_DATA[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[7]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[7]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[8]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[8]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[8]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[9]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[9]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[9]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LOANIO_LED[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_LOANIO00[0]                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- LOANIO_LED[0]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_LOANIO00[0]~output                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LOANIO_LED[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_LOANIO09[0]                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- LOANIO_LED[1]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_LOANIO09[0]~output                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[7]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[7]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW6[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO34[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- SW6[0]                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO34[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW6[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- SW6[1]                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW6[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO51[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- SW6[2]                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO51[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW6[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO52[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- SW6[3]                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO52[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW6[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- SW6[4]                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW6[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- SW6[5]                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_hub_controller_core_the_node_jtag_access_ep_fabric_receive_0_                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_hub_controller_core_the_node_jtag_access_ep_fabric_send_0_                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_hub_controller_core_the_node_jtag_access_ep_fabric_send_1_                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_hub_controller_core_the_node_jtag_access_ep_fabric_send_2_                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_0_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_10_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_11_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_12_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_13_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_14_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_15_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_16_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_17_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_18_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_19_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_1_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_20_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_21_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_22_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_23_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_24_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_25_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_26_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_27_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_28_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_29_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_2_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_30_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_31_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_3_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_4_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_5_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_6_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_7_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_8_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_9_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_0_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_1_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_2_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_3_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_4_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_5_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 24876                                                                               ;
;                                             ;                                                                                     ;
; Combinational ALUT usage for logic          ; 31861                                                                               ;
;     -- 7 input functions                    ; 281                                                                                 ;
;     -- 6 input functions                    ; 6652                                                                                ;
;     -- 5 input functions                    ; 4290                                                                                ;
;     -- 4 input functions                    ; 4037                                                                                ;
;     -- <=3 input functions                  ; 16601                                                                               ;
; Memory ALUT usage                           ; 2048                                                                                ;
;     -- 64-address deep                      ; 0                                                                                   ;
;     -- 32-address deep                      ; 2048                                                                                ;
;                                             ;                                                                                     ;
; Dedicated logic registers                   ; 27827                                                                               ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 134                                                                                 ;
; I/O registers                               ; 186                                                                                 ;
; Total MLAB memory bits                      ; 18432                                                                               ;
; Total block memory bits                     ; 1512900                                                                             ;
;                                             ;                                                                                     ;
; Total DSP Blocks                            ; 99                                                                                  ;
;                                             ;                                                                                     ;
; Total PLLs                                  ; 4                                                                                   ;
;     -- PLLs                                 ; 4                                                                                   ;
;                                             ;                                                                                     ;
; Total DLLs                                  ; 1                                                                                   ;
; Maximum fan-out node                        ; soc_system:u0|soc_system_pll_1_cnn:pll_1_cnn|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 22851                                                                               ;
; Total fan-out                               ; 269397                                                                              ;
; Average fan-out                             ; 4.01                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------+
; soc_system:u0|cnn_top:cnn_top_0|conv:conv_inst|altshift_taps:output_addr_rtl_0|shift_taps_6dv:auto_generated|altsyncram_ifc1:altsyncram5|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 5            ; 22           ; 5            ; 22           ; 110    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|conv:conv_inst|conv_output_ram:conv_output_ram_inst|altsyncram:altsyncram_component_0|altsyncram_oel2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 750          ; 256          ; 750          ; 256          ; 192000 ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|conv:conv_inst|conv_output_ram:conv_output_ram_inst|altsyncram:altsyncram_component_1|altsyncram_oel2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 750          ; 256          ; 750          ; 256          ; 192000 ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|conv:conv_inst|conv_output_ram:conv_output_ram_inst|altsyncram:altsyncram_component_2|altsyncram_oel2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 750          ; 256          ; 750          ; 256          ; 192000 ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|conv:conv_inst|conv_output_ram:conv_output_ram_inst|altsyncram:altsyncram_component_3|altsyncram_oel2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 750          ; 256          ; 750          ; 256          ; 192000 ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_input_ram:load_input_ram_u0|altsyncram:INPUT_RAM0[0].altsyncram_component0|altsyncram_e3m2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; True Dual Port   ; 3322         ; 64           ; 3322         ; 64           ; 212608 ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_input_ram:load_input_ram_u1|altsyncram:INPUT_RAM0[0].altsyncram_component0|altsyncram_e3m2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; True Dual Port   ; 3322         ; 64           ; 3322         ; 64           ; 212608 ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[0].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[1].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[2].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[3].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[4].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[5].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[6].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[7].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[0].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[1].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[2].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[3].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[4].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[5].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[6].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[7].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[0].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[1].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[2].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[3].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[4].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[5].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[6].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[7].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[0].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[1].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[2].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[3].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[4].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[5].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[6].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[7].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|avalon_mm_write_master:avalon_mm_write_master_u0|dcfifo_mixed_widths:inst_user_to_master_fifo|dcfifo_1302:auto_generated|altsyncram_1va1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 128          ; 64           ; 128          ; 64           ; 8192   ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|fp_div:fp_div_u0|fp_div_altfp_div_s4h:fp_div_altfp_div_s4h_component|fp_div_altfp_div_pst_7fe:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_s6v:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                          ; AUTO ; ROM              ; 512          ; 9            ; --           ; --           ; 4608   ; fp_div.hex                                            ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|fp_div:fp_div_u1|fp_div_altfp_div_s4h:fp_div_altfp_div_s4h_component|fp_div_altfp_div_pst_7fe:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_s6v:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                          ; AUTO ; ROM              ; 512          ; 9            ; --           ; --           ; 4608   ; fp_div.hex                                            ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|fp_opt:fp_opt_inst|altshift_taps:relu_output_rtl_0|shift_taps_mev:auto_generated|altsyncram_2jc1:altsyncram5|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 5            ; 264          ; 5            ; 264          ; 1320   ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|fp_opt:fp_opt_inst|fp_add:FP_CPT[7].fp_add_inst|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component|altshift_taps:infinite_output_sign_dffe2_rtl_0|shift_taps_0vu:auto_generated|altsyncram_or91:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 4            ; 26           ; 4            ; 26           ; 104    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|fp_opt:fp_opt_inst|fp_convert:FP_CPT[7].fp_convert_inst|fp_convert_altfp_convert_7qm:fp_convert_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 4            ; 24           ; 4            ; 24           ; 96     ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|read_scales:read_scale_bias_inst|fp_mult:fp_mult_u0|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_4vu:auto_generated|altsyncram_1s91:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 3            ; 59           ; 3            ; 59           ; 177    ; None                                                  ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|read_scales:read_scale_bias_inst|fp_mult:fp_mult_u0|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vuu:auto_generated|altsyncram_pr91:altsyncram5|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 5            ; 25           ; 5            ; 25           ; 125    ; None                                                  ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|ddr3_read:ddr3_read_0|burst_read_master:a_burst_read_master|dcfifo:the_master_to_user_fifo|dcfifo_ecq1:auto_generated|altsyncram_52b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 128          ; 256          ; 128          ; 32768  ; None                                                  ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|ddr3_write:ddr3_write_0|burst_write_master:a_burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_eeq1:auto_generated|altsyncram_52b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 256          ; 128          ; 256          ; 128          ; 32768  ; None                                                  ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|ddr3_write:resize_ddr3_write_0|burst_write_master:a_burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_mcq1:auto_generated|altsyncram_jk71:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 32           ; 64           ; 128          ; 8192   ; None                                                  ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|bilinear_interpolation:u_bilinear_interpolation|altshift_taps:frac_11_c3_rtl_0|shift_taps_g0v:auto_generated|altsyncram_pu91:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 3            ; 136          ; 3            ; 136          ; 408    ; None                                                  ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|bilinear_interpolation:u_bilinear_interpolation|asyn_fifo:u_tag_fifo|altsyncram:mem_rtl_0|altsyncram_1io1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 16           ; 11           ; 16           ; 11           ; 176    ; None                                                  ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|bilinear_interpolation:u_bilinear_interpolation|asyn_fifo:u_tag_fifo|altsyncram:mem_rtl_1|altsyncram_92k1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 16           ; 11           ; 16           ; 11           ; 176    ; None                                                  ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|bilinear_interpolation:u_bilinear_interpolation|bram_ture_dual_port:u0_image_data_bram1|altsyncram:mem_rtl_0|altsyncram_a3t1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; db/C5TB_top.ram0_bram_ture_dual_port_17889653.hdl.mif ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|bilinear_interpolation:u_bilinear_interpolation|bram_ture_dual_port:u1_image_data_bram1|altsyncram:mem_rtl_0|altsyncram_a3t1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; db/C5TB_top.ram0_bram_ture_dual_port_17889653.hdl.mif ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|bilinear_interpolation:u_bilinear_interpolation|bram_ture_dual_port:u2_image_data_bram2|altsyncram:mem_rtl_0|altsyncram_a3t1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; db/C5TB_top.ram0_bram_ture_dual_port_17889653.hdl.mif ;
; soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|bilinear_interpolation:u_bilinear_interpolation|bram_ture_dual_port:u3_image_data_bram2|altsyncram:mem_rtl_0|altsyncram_a3t1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; db/C5TB_top.ram0_bram_ture_dual_port_17889653.hdl.mif ;
; soc_system:u0|receive_top:vhdmi_0|wr_ddr3_ctrl:wr_ddr3_ctrl_inst|wrfifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_usq1:auto_generated|altsyncram_32b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 8            ; 384          ; 8            ; 384          ; 3072   ; None                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_lw_axi_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_bridge_sdram0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 128          ; 64           ; 128          ; 8192   ; None                                                  ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 256          ; 128          ; 256          ; 128          ; 32768  ; None                                                  ;
; soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter:h2t_timing_adapter|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo:soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo|altsyncram:mem_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                                                  ;
; soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave:sink_to_read_slave|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                  ;
; soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                  ;
; soc_system:u0|vcam_top:vcam_0|ddr3_ctrl:u_ddr3_ctrl|sync_fifo_ahead:u_fifo|scfifo:scfifo_component|scfifo_5ba1:auto_generated|a_dpfifo_cha1:dpfifo|altsyncram_b7i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 128          ; 384          ; 128          ; 384          ; 49152  ; None                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------+


+-----------------------------------------------+
; Partition Merge DSP Block Usage Summary       ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 5           ;
; Two Independent 18x18           ; 30          ;
; Independent 18x18 plus 36       ; 1           ;
; Sum of two 18x18                ; 3           ;
; Independent 27x27               ; 60          ;
; Total number of DSP blocks      ; 99          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 32          ;
; Fixed Point Unsigned Multiplier ; 70          ;
; Fixed Point Dedicated Pre-Adder ; 1           ;
+---------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Aug 16 21:11:25 2023
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off C5TB_top -c C5TB_top --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35006): Using previously generated Fitter netlist for partition "cnn_top:cnn_top_0" File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v Line: 477
Info (35006): Using previously generated Fitter netlist for partition "dvp_ddr3_top_me:dvp_ddr3_top_0" File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v Line: 166
Info (35007): Using synthesis netlist for partition "receive_top:vhdmi_0" File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v Line: 1009
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 149
Info (35007): Using synthesis netlist for partition "vcam_top:vcam_0" File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v Line: 984
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35002): Resolved and merged 7 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 27 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 246 ports with constant drivers. For more information, refer to the Partition Merger report
Info (35047): Found 37 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (35016): Found partition port(s) not driving logic, possibly wasting area
    Warning (35018): Partition port "soc_system:u0|receive_top:vhdmi_0|vga_hsync", driven by node "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|LessThan0~1", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v Line: 103
    Warning (35018): Partition port "soc_system:u0|cnn_top:cnn_top_0|as_address[0]", driven by node "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 93
    Warning (35018): Partition port "soc_system:u0|cnn_top:cnn_top_0|as_address[1]", driven by node "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 93
    Warning (35018): Partition port "soc_system:u0|cnn_top:cnn_top_0|scale_avm_address[0]", driven by node "soc_system:u0|cnn_top:cnn_top_0|avl_fdma_read_master:avl_fdma_read_master_scale|address[0]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/cnn_top.qxp Line: -1
    Warning (35018): Partition port "soc_system:u0|cnn_top:cnn_top_0|scale_avm_address[1]", driven by node "soc_system:u0|cnn_top:cnn_top_0|avl_fdma_read_master:avl_fdma_read_master_scale|address[1]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/cnn_top.qxp Line: -1
    Warning (35018): Partition port "soc_system:u0|cnn_top:cnn_top_0|load_avm_address[0]", driven by node "soc_system:u0|cnn_top:cnn_top_0|avl_fdma_read_master:avl_fdma_read_master_load|address[0]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/cnn_top.qxp Line: -1
    Warning (35018): Partition port "soc_system:u0|cnn_top:cnn_top_0|load_avm_address[1]", driven by node "soc_system:u0|cnn_top:cnn_top_0|avl_fdma_read_master:avl_fdma_read_master_load|address[1]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/cnn_top.qxp Line: -1
    Warning (35018): Partition port "soc_system:u0|cnn_top:cnn_top_0|load_avm_address[2]", driven by node "soc_system:u0|cnn_top:cnn_top_0|avl_fdma_read_master:avl_fdma_read_master_load|address[2]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/cnn_top.qxp Line: -1
    Warning (35018): Partition port "soc_system:u0|cnn_top:cnn_top_0|param_avm_address[0]", driven by node "soc_system:u0|cnn_top:cnn_top_0|avl_fdma_read_master:avl_fdma_read_master_param|address[0]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/cnn_top.qxp Line: -1
    Warning (35018): Partition port "soc_system:u0|cnn_top:cnn_top_0|param_avm_address[1]", driven by node "soc_system:u0|cnn_top:cnn_top_0|avl_fdma_read_master:avl_fdma_read_master_param|address[1]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/cnn_top.qxp Line: -1
    Warning (35018): Partition port "soc_system:u0|cnn_top:cnn_top_0|output_avm_address[0]", driven by node "soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|avalon_mm_write_master:avalon_mm_write_master_u0|avm_address[0]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/cnn_top.qxp Line: -1
    Warning (35018): Partition port "soc_system:u0|cnn_top:cnn_top_0|output_avm_address[1]", driven by node "soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|avalon_mm_write_master:avalon_mm_write_master_u0|avm_address[1]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/cnn_top.qxp Line: -1
    Warning (35018): Partition port "soc_system:u0|cnn_top:cnn_top_0|output_avm_address[2]", driven by node "soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|avalon_mm_write_master:avalon_mm_write_master_u0|avm_address[2]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/cnn_top.qxp Line: -1
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address[0]", driven by node "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|ddr3_write:ddr3_write_0|burst_write_master:a_burst_write_master|master_address[0]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v Line: 168
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address[1]", driven by node "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|ddr3_write:ddr3_write_0|burst_write_master:a_burst_write_master|master_address[1]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v Line: 168
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address[2]", driven by node "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|ddr3_write:ddr3_write_0|burst_write_master:a_burst_write_master|master_address[2]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v Line: 168
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address[3]", driven by node "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|ddr3_write:ddr3_write_0|burst_write_master:a_burst_write_master|master_address[3]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v Line: 168
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address1[0]", driven by node "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|ddr3_write:resize_ddr3_write_0|burst_write_master:a_burst_write_master|master_address[0]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v Line: 168
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address1[1]", driven by node "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|ddr3_write:resize_ddr3_write_0|burst_write_master:a_burst_write_master|master_address[1]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v Line: 168
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|master_address1[2]", driven by node "soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|ddr3_write:resize_ddr3_write_0|burst_write_master:a_burst_write_master|master_address[2]", does not drive logic File: E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v Line: 168
    Warning (35039): Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report
Info (21057): Implemented 51210 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 60 output pins
    Info (21060): Implemented 63 bidirectional pins
    Info (21061): Implemented 46824 logic cells
    Info (21064): Implemented 3494 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 99 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 5478 megabytes
    Info: Processing ended: Wed Aug 16 21:12:06 2023
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:21


