
stm32f405rg-ros-core-controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f4e0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  0800f670  0800f670  0001f670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fc44  0800fc44  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800fc44  0800fc44  0001fc44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fc4c  0800fc4c  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800fc4c  0800fc4c  0001fc4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fc54  0800fc54  0001fc54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800fc58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000062c0  200001f4  0800fe4c  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200064b4  0800fe4c  000264b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030855  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005de3  00000000  00000000  00050a79  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001f80  00000000  00000000  00056860  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001d58  00000000  00000000  000587e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002935e  00000000  00000000  0005a538  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001b611  00000000  00000000  00083896  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dcce8  00000000  00000000  0009eea7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017bb8f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000087d8  00000000  00000000  0017bc0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f658 	.word	0x0800f658

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800f658 	.word	0x0800f658

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001f4:	f000 b972 	b.w	80004dc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	4688      	mov	r8, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14b      	bne.n	80002b6 <__udivmoddi4+0xa6>
 800021e:	428a      	cmp	r2, r1
 8000220:	4615      	mov	r5, r2
 8000222:	d967      	bls.n	80002f4 <__udivmoddi4+0xe4>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0720 	rsb	r7, r2, #32
 800022e:	fa01 f302 	lsl.w	r3, r1, r2
 8000232:	fa20 f707 	lsr.w	r7, r0, r7
 8000236:	4095      	lsls	r5, r2
 8000238:	ea47 0803 	orr.w	r8, r7, r3
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbb8 f7fe 	udiv	r7, r8, lr
 8000248:	fa1f fc85 	uxth.w	ip, r5
 800024c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000250:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000254:	fb07 f10c 	mul.w	r1, r7, ip
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18eb      	adds	r3, r5, r3
 800025e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000262:	f080 811b 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8118 	bls.w	800049c <__udivmoddi4+0x28c>
 800026c:	3f02      	subs	r7, #2
 800026e:	442b      	add	r3, r5
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0fe 	udiv	r0, r3, lr
 8000278:	fb0e 3310 	mls	r3, lr, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fc0c 	mul.w	ip, r0, ip
 8000284:	45a4      	cmp	ip, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	192c      	adds	r4, r5, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800028e:	f080 8107 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000292:	45a4      	cmp	ip, r4
 8000294:	f240 8104 	bls.w	80004a0 <__udivmoddi4+0x290>
 8000298:	3802      	subs	r0, #2
 800029a:	442c      	add	r4, r5
 800029c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a0:	eba4 040c 	sub.w	r4, r4, ip
 80002a4:	2700      	movs	r7, #0
 80002a6:	b11e      	cbz	r6, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c6 4300 	strd	r4, r3, [r6]
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0xbe>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80eb 	beq.w	8000496 <__udivmoddi4+0x286>
 80002c0:	2700      	movs	r7, #0
 80002c2:	e9c6 0100 	strd	r0, r1, [r6]
 80002c6:	4638      	mov	r0, r7
 80002c8:	4639      	mov	r1, r7
 80002ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ce:	fab3 f783 	clz	r7, r3
 80002d2:	2f00      	cmp	r7, #0
 80002d4:	d147      	bne.n	8000366 <__udivmoddi4+0x156>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xd0>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2c4>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb61 0303 	sbc.w	r3, r1, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	4698      	mov	r8, r3
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d0e0      	beq.n	80002b0 <__udivmoddi4+0xa0>
 80002ee:	e9c6 4800 	strd	r4, r8, [r6]
 80002f2:	e7dd      	b.n	80002b0 <__udivmoddi4+0xa0>
 80002f4:	b902      	cbnz	r2, 80002f8 <__udivmoddi4+0xe8>
 80002f6:	deff      	udf	#255	; 0xff
 80002f8:	fab2 f282 	clz	r2, r2
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f040 808f 	bne.w	8000420 <__udivmoddi4+0x210>
 8000302:	1b49      	subs	r1, r1, r5
 8000304:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000308:	fa1f f885 	uxth.w	r8, r5
 800030c:	2701      	movs	r7, #1
 800030e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fb0e 111c 	mls	r1, lr, ip, r1
 8000318:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800031c:	fb08 f10c 	mul.w	r1, r8, ip
 8000320:	4299      	cmp	r1, r3
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x124>
 8000324:	18eb      	adds	r3, r5, r3
 8000326:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4299      	cmp	r1, r3
 800032e:	f200 80cd 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 8000332:	4684      	mov	ip, r0
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb1 f0fe 	udiv	r0, r1, lr
 800033c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000344:	fb08 f800 	mul.w	r8, r8, r0
 8000348:	45a0      	cmp	r8, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x14c>
 800034c:	192c      	adds	r4, r5, r4
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x14a>
 8000354:	45a0      	cmp	r8, r4
 8000356:	f200 80b6 	bhi.w	80004c6 <__udivmoddi4+0x2b6>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 0408 	sub.w	r4, r4, r8
 8000360:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000364:	e79f      	b.n	80002a6 <__udivmoddi4+0x96>
 8000366:	f1c7 0c20 	rsb	ip, r7, #32
 800036a:	40bb      	lsls	r3, r7
 800036c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000370:	ea4e 0e03 	orr.w	lr, lr, r3
 8000374:	fa01 f407 	lsl.w	r4, r1, r7
 8000378:	fa20 f50c 	lsr.w	r5, r0, ip
 800037c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000380:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000384:	4325      	orrs	r5, r4
 8000386:	fbb3 f9f8 	udiv	r9, r3, r8
 800038a:	0c2c      	lsrs	r4, r5, #16
 800038c:	fb08 3319 	mls	r3, r8, r9, r3
 8000390:	fa1f fa8e 	uxth.w	sl, lr
 8000394:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000398:	fb09 f40a 	mul.w	r4, r9, sl
 800039c:	429c      	cmp	r4, r3
 800039e:	fa02 f207 	lsl.w	r2, r2, r7
 80003a2:	fa00 f107 	lsl.w	r1, r0, r7
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ac:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80003b0:	f080 8087 	bcs.w	80004c2 <__udivmoddi4+0x2b2>
 80003b4:	429c      	cmp	r4, r3
 80003b6:	f240 8084 	bls.w	80004c2 <__udivmoddi4+0x2b2>
 80003ba:	f1a9 0902 	sub.w	r9, r9, #2
 80003be:	4473      	add	r3, lr
 80003c0:	1b1b      	subs	r3, r3, r4
 80003c2:	b2ad      	uxth	r5, r5
 80003c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c8:	fb08 3310 	mls	r3, r8, r0, r3
 80003cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d4:	45a2      	cmp	sl, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1e 0404 	adds.w	r4, lr, r4
 80003dc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e0:	d26b      	bcs.n	80004ba <__udivmoddi4+0x2aa>
 80003e2:	45a2      	cmp	sl, r4
 80003e4:	d969      	bls.n	80004ba <__udivmoddi4+0x2aa>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4474      	add	r4, lr
 80003ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003ee:	fba0 8902 	umull	r8, r9, r0, r2
 80003f2:	eba4 040a 	sub.w	r4, r4, sl
 80003f6:	454c      	cmp	r4, r9
 80003f8:	46c2      	mov	sl, r8
 80003fa:	464b      	mov	r3, r9
 80003fc:	d354      	bcc.n	80004a8 <__udivmoddi4+0x298>
 80003fe:	d051      	beq.n	80004a4 <__udivmoddi4+0x294>
 8000400:	2e00      	cmp	r6, #0
 8000402:	d069      	beq.n	80004d8 <__udivmoddi4+0x2c8>
 8000404:	ebb1 050a 	subs.w	r5, r1, sl
 8000408:	eb64 0403 	sbc.w	r4, r4, r3
 800040c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000410:	40fd      	lsrs	r5, r7
 8000412:	40fc      	lsrs	r4, r7
 8000414:	ea4c 0505 	orr.w	r5, ip, r5
 8000418:	e9c6 5400 	strd	r5, r4, [r6]
 800041c:	2700      	movs	r7, #0
 800041e:	e747      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f703 	lsr.w	r7, r0, r3
 8000428:	4095      	lsls	r5, r2
 800042a:	fa01 f002 	lsl.w	r0, r1, r2
 800042e:	fa21 f303 	lsr.w	r3, r1, r3
 8000432:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000436:	4338      	orrs	r0, r7
 8000438:	0c01      	lsrs	r1, r0, #16
 800043a:	fbb3 f7fe 	udiv	r7, r3, lr
 800043e:	fa1f f885 	uxth.w	r8, r5
 8000442:	fb0e 3317 	mls	r3, lr, r7, r3
 8000446:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044a:	fb07 f308 	mul.w	r3, r7, r8
 800044e:	428b      	cmp	r3, r1
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x256>
 8000456:	1869      	adds	r1, r5, r1
 8000458:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800045c:	d22f      	bcs.n	80004be <__udivmoddi4+0x2ae>
 800045e:	428b      	cmp	r3, r1
 8000460:	d92d      	bls.n	80004be <__udivmoddi4+0x2ae>
 8000462:	3f02      	subs	r7, #2
 8000464:	4429      	add	r1, r5
 8000466:	1acb      	subs	r3, r1, r3
 8000468:	b281      	uxth	r1, r0
 800046a:	fbb3 f0fe 	udiv	r0, r3, lr
 800046e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb00 f308 	mul.w	r3, r0, r8
 800047a:	428b      	cmp	r3, r1
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x27e>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000484:	d217      	bcs.n	80004b6 <__udivmoddi4+0x2a6>
 8000486:	428b      	cmp	r3, r1
 8000488:	d915      	bls.n	80004b6 <__udivmoddi4+0x2a6>
 800048a:	3802      	subs	r0, #2
 800048c:	4429      	add	r1, r5
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000494:	e73b      	b.n	800030e <__udivmoddi4+0xfe>
 8000496:	4637      	mov	r7, r6
 8000498:	4630      	mov	r0, r6
 800049a:	e709      	b.n	80002b0 <__udivmoddi4+0xa0>
 800049c:	4607      	mov	r7, r0
 800049e:	e6e7      	b.n	8000270 <__udivmoddi4+0x60>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6fb      	b.n	800029c <__udivmoddi4+0x8c>
 80004a4:	4541      	cmp	r1, r8
 80004a6:	d2ab      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ac:	eb69 020e 	sbc.w	r2, r9, lr
 80004b0:	3801      	subs	r0, #1
 80004b2:	4613      	mov	r3, r2
 80004b4:	e7a4      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b6:	4660      	mov	r0, ip
 80004b8:	e7e9      	b.n	800048e <__udivmoddi4+0x27e>
 80004ba:	4618      	mov	r0, r3
 80004bc:	e795      	b.n	80003ea <__udivmoddi4+0x1da>
 80004be:	4667      	mov	r7, ip
 80004c0:	e7d1      	b.n	8000466 <__udivmoddi4+0x256>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e77c      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c6:	3802      	subs	r0, #2
 80004c8:	442c      	add	r4, r5
 80004ca:	e747      	b.n	800035c <__udivmoddi4+0x14c>
 80004cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d0:	442b      	add	r3, r5
 80004d2:	e72f      	b.n	8000334 <__udivmoddi4+0x124>
 80004d4:	4638      	mov	r0, r7
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xda>
 80004d8:	4637      	mov	r7, r6
 80004da:	e6e9      	b.n	80002b0 <__udivmoddi4+0xa0>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004e0:	b480      	push	{r7}
 80004e2:	b085      	sub	sp, #20
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	60f8      	str	r0, [r7, #12]
 80004e8:	60b9      	str	r1, [r7, #8]
 80004ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	4a07      	ldr	r2, [pc, #28]	; (800050c <vApplicationGetIdleTaskMemory+0x2c>)
 80004f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004f2:	68bb      	ldr	r3, [r7, #8]
 80004f4:	4a06      	ldr	r2, [pc, #24]	; (8000510 <vApplicationGetIdleTaskMemory+0x30>)
 80004f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	2280      	movs	r2, #128	; 0x80
 80004fc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004fe:	bf00      	nop
 8000500:	3714      	adds	r7, #20
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	20000210 	.word	0x20000210
 8000510:	20000264 	.word	0x20000264

08000514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000514:	b5b0      	push	{r4, r5, r7, lr}
 8000516:	b0aa      	sub	sp, #168	; 0xa8
 8000518:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051a:	f004 fae3 	bl	8004ae4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051e:	f000 f8eb 	bl	80006f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000522:	f000 f9b7 	bl	8000894 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000526:	f000 f951 	bl	80007cc <MX_CAN1_Init>
  MX_I2C1_Init();
 800052a:	f000 f985 	bl	8000838 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  ctrl = read_id();
 800052e:	f000 fca9 	bl	8000e84 <read_id>
 8000532:	4603      	mov	r3, r0
 8000534:	461a      	mov	r2, r3
 8000536:	4b5f      	ldr	r3, [pc, #380]	; (80006b4 <main+0x1a0>)
 8000538:	701a      	strb	r2, [r3, #0]
  MPU9250_calibrate();
 800053a:	f000 fcd9 	bl	8000ef0 <MPU9250_calibrate>

  HAL_Delay(2000);
 800053e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000542:	f004 fb11 	bl	8004b68 <HAL_Delay>
  MPU9250_init();
 8000546:	f000 fcb1 	bl	8000eac <MPU9250_init>
  HAL_Delay(500);
 800054a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800054e:	f004 fb0b 	bl	8004b68 <HAL_Delay>
  init_ROS();
 8000552:	f003 f841 	bl	80035d8 <init_ROS>
  HAL_Delay(500);
 8000556:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800055a:	f004 fb05 	bl	8004b68 <HAL_Delay>

  left_wheels_Header.DLC = 4;
 800055e:	4b56      	ldr	r3, [pc, #344]	; (80006b8 <main+0x1a4>)
 8000560:	2204      	movs	r2, #4
 8000562:	611a      	str	r2, [r3, #16]
  left_wheels_Header.IDE = CAN_ID_STD;
 8000564:	4b54      	ldr	r3, [pc, #336]	; (80006b8 <main+0x1a4>)
 8000566:	2200      	movs	r2, #0
 8000568:	609a      	str	r2, [r3, #8]
  left_wheels_Header.RTR = CAN_RTR_DATA;
 800056a:	4b53      	ldr	r3, [pc, #332]	; (80006b8 <main+0x1a4>)
 800056c:	2200      	movs	r2, #0
 800056e:	60da      	str	r2, [r3, #12]
  left_wheels_Header.StdId = 0xF;
 8000570:	4b51      	ldr	r3, [pc, #324]	; (80006b8 <main+0x1a4>)
 8000572:	220f      	movs	r2, #15
 8000574:	601a      	str	r2, [r3, #0]

  right_wheels_Header.DLC = 4;
 8000576:	4b51      	ldr	r3, [pc, #324]	; (80006bc <main+0x1a8>)
 8000578:	2204      	movs	r2, #4
 800057a:	611a      	str	r2, [r3, #16]
  right_wheels_Header.IDE = CAN_ID_STD;
 800057c:	4b4f      	ldr	r3, [pc, #316]	; (80006bc <main+0x1a8>)
 800057e:	2200      	movs	r2, #0
 8000580:	609a      	str	r2, [r3, #8]
  right_wheels_Header.RTR = CAN_RTR_DATA;
 8000582:	4b4e      	ldr	r3, [pc, #312]	; (80006bc <main+0x1a8>)
 8000584:	2200      	movs	r2, #0
 8000586:	60da      	str	r2, [r3, #12]
  right_wheels_Header.StdId = 0x1F;
 8000588:	4b4c      	ldr	r3, [pc, #304]	; (80006bc <main+0x1a8>)
 800058a:	221f      	movs	r2, #31
 800058c:	601a      	str	r2, [r3, #0]

  sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800058e:	4b4c      	ldr	r3, [pc, #304]	; (80006c0 <main+0x1ac>)
 8000590:	2200      	movs	r2, #0
 8000592:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterIdHigh = 0;
 8000594:	4b4a      	ldr	r3, [pc, #296]	; (80006c0 <main+0x1ac>)
 8000596:	2200      	movs	r2, #0
 8000598:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0;
 800059a:	4b49      	ldr	r3, [pc, #292]	; (80006c0 <main+0x1ac>)
 800059c:	2200      	movs	r2, #0
 800059e:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0;
 80005a0:	4b47      	ldr	r3, [pc, #284]	; (80006c0 <main+0x1ac>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0;
 80005a6:	4b46      	ldr	r3, [pc, #280]	; (80006c0 <main+0x1ac>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80005ac:	4b44      	ldr	r3, [pc, #272]	; (80006c0 <main+0x1ac>)
 80005ae:	2201      	movs	r2, #1
 80005b0:	61da      	str	r2, [r3, #28]
  //sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
  sFilterConfig.FilterActivation = ENABLE;
 80005b2:	4b43      	ldr	r3, [pc, #268]	; (80006c0 <main+0x1ac>)
 80005b4:	2201      	movs	r2, #1
 80005b6:	621a      	str	r2, [r3, #32]
  HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 80005b8:	4941      	ldr	r1, [pc, #260]	; (80006c0 <main+0x1ac>)
 80005ba:	4842      	ldr	r0, [pc, #264]	; (80006c4 <main+0x1b0>)
 80005bc:	f004 fbf2 	bl	8004da4 <HAL_CAN_ConfigFilter>

  HAL_CAN_Start(&hcan1);
 80005c0:	4840      	ldr	r0, [pc, #256]	; (80006c4 <main+0x1b0>)
 80005c2:	f004 fccf 	bl	8004f64 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80005c6:	2102      	movs	r1, #2
 80005c8:	483e      	ldr	r0, [pc, #248]	; (80006c4 <main+0x1b0>)
 80005ca:	f004 fefc 	bl	80053c6 <HAL_CAN_ActivateNotification>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005ce:	4b3e      	ldr	r3, [pc, #248]	; (80006c8 <main+0x1b4>)
 80005d0:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 80005d4:	461d      	mov	r5, r3
 80005d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005e2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80005e6:	2100      	movs	r1, #0
 80005e8:	4618      	mov	r0, r3
 80005ea:	f00c fed5 	bl	800d398 <osThreadCreate>
 80005ee:	4602      	mov	r2, r0
 80005f0:	4b36      	ldr	r3, [pc, #216]	; (80006cc <main+0x1b8>)
 80005f2:	601a      	str	r2, [r3, #0]

  /* definition and creation of task1 */
  osThreadDef(task1, StartTask02, osPriorityNormal, 0, 128);
 80005f4:	4b36      	ldr	r3, [pc, #216]	; (80006d0 <main+0x1bc>)
 80005f6:	f107 0470 	add.w	r4, r7, #112	; 0x70
 80005fa:	461d      	mov	r5, r3
 80005fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000600:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000604:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task1Handle = osThreadCreate(osThread(task1), NULL);
 8000608:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f00c fec2 	bl	800d398 <osThreadCreate>
 8000614:	4602      	mov	r2, r0
 8000616:	4b2f      	ldr	r3, [pc, #188]	; (80006d4 <main+0x1c0>)
 8000618:	601a      	str	r2, [r3, #0]

  /* definition and creation of task2 */
  osThreadDef(task2, StartTask03, osPriorityNormal, 0, 128);
 800061a:	4b2f      	ldr	r3, [pc, #188]	; (80006d8 <main+0x1c4>)
 800061c:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000620:	461d      	mov	r5, r3
 8000622:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000624:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000626:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800062a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task2Handle = osThreadCreate(osThread(task2), NULL);
 800062e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000632:	2100      	movs	r1, #0
 8000634:	4618      	mov	r0, r3
 8000636:	f00c feaf 	bl	800d398 <osThreadCreate>
 800063a:	4602      	mov	r2, r0
 800063c:	4b27      	ldr	r3, [pc, #156]	; (80006dc <main+0x1c8>)
 800063e:	601a      	str	r2, [r3, #0]

  /* definition and creation of task3 */
  osThreadDef(task3, StartTask04, osPriorityNormal, 0, 128);
 8000640:	4b27      	ldr	r3, [pc, #156]	; (80006e0 <main+0x1cc>)
 8000642:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000646:	461d      	mov	r5, r3
 8000648:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800064a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800064c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000650:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task3Handle = osThreadCreate(osThread(task3), NULL);
 8000654:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f00c fe9c 	bl	800d398 <osThreadCreate>
 8000660:	4602      	mov	r2, r0
 8000662:	4b20      	ldr	r3, [pc, #128]	; (80006e4 <main+0x1d0>)
 8000664:	601a      	str	r2, [r3, #0]

  /* definition and creation of task4 */
  osThreadDef(task4, StartTask05, osPriorityNormal, 0, 128);
 8000666:	4b20      	ldr	r3, [pc, #128]	; (80006e8 <main+0x1d4>)
 8000668:	f107 041c 	add.w	r4, r7, #28
 800066c:	461d      	mov	r5, r3
 800066e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000670:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000672:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000676:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task4Handle = osThreadCreate(osThread(task4), NULL);
 800067a:	f107 031c 	add.w	r3, r7, #28
 800067e:	2100      	movs	r1, #0
 8000680:	4618      	mov	r0, r3
 8000682:	f00c fe89 	bl	800d398 <osThreadCreate>
 8000686:	4602      	mov	r2, r0
 8000688:	4b18      	ldr	r3, [pc, #96]	; (80006ec <main+0x1d8>)
 800068a:	601a      	str	r2, [r3, #0]

  /* definition and creation of task5 */
  osThreadDef(task5, StartTask06, osPriorityNormal, 0, 128);
 800068c:	4b18      	ldr	r3, [pc, #96]	; (80006f0 <main+0x1dc>)
 800068e:	463c      	mov	r4, r7
 8000690:	461d      	mov	r5, r3
 8000692:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000694:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000696:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800069a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task5Handle = osThreadCreate(osThread(task5), NULL);
 800069e:	463b      	mov	r3, r7
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f00c fe78 	bl	800d398 <osThreadCreate>
 80006a8:	4602      	mov	r2, r0
 80006aa:	4b12      	ldr	r3, [pc, #72]	; (80006f4 <main+0x1e0>)
 80006ac:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80006ae:	f00c fe6c 	bl	800d38a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006b2:	e7fe      	b.n	80006b2 <main+0x19e>
 80006b4:	2000046c 	.word	0x2000046c
 80006b8:	20004a24 	.word	0x20004a24
 80006bc:	20004ee0 	.word	0x20004ee0
 80006c0:	200049ec 	.word	0x200049ec
 80006c4:	20004f20 	.word	0x20004f20
 80006c8:	0800f67c 	.word	0x0800f67c
 80006cc:	20004a18 	.word	0x20004a18
 80006d0:	0800f6a0 	.word	0x0800f6a0
 80006d4:	20004aa4 	.word	0x20004aa4
 80006d8:	0800f6c4 	.word	0x0800f6c4
 80006dc:	20004f90 	.word	0x20004f90
 80006e0:	0800f6e8 	.word	0x0800f6e8
 80006e4:	20004acc 	.word	0x20004acc
 80006e8:	0800f70c 	.word	0x0800f70c
 80006ec:	20004ab4 	.word	0x20004ab4
 80006f0:	0800f730 	.word	0x0800f730
 80006f4:	20004aac 	.word	0x20004aac

080006f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b094      	sub	sp, #80	; 0x50
 80006fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fe:	f107 0320 	add.w	r3, r7, #32
 8000702:	2230      	movs	r2, #48	; 0x30
 8000704:	2100      	movs	r1, #0
 8000706:	4618      	mov	r0, r3
 8000708:	f00e fe69 	bl	800f3de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800070c:	f107 030c 	add.w	r3, r7, #12
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
 8000714:	605a      	str	r2, [r3, #4]
 8000716:	609a      	str	r2, [r3, #8]
 8000718:	60da      	str	r2, [r3, #12]
 800071a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800071c:	2300      	movs	r3, #0
 800071e:	60bb      	str	r3, [r7, #8]
 8000720:	4b28      	ldr	r3, [pc, #160]	; (80007c4 <SystemClock_Config+0xcc>)
 8000722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000724:	4a27      	ldr	r2, [pc, #156]	; (80007c4 <SystemClock_Config+0xcc>)
 8000726:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800072a:	6413      	str	r3, [r2, #64]	; 0x40
 800072c:	4b25      	ldr	r3, [pc, #148]	; (80007c4 <SystemClock_Config+0xcc>)
 800072e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000734:	60bb      	str	r3, [r7, #8]
 8000736:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000738:	2300      	movs	r3, #0
 800073a:	607b      	str	r3, [r7, #4]
 800073c:	4b22      	ldr	r3, [pc, #136]	; (80007c8 <SystemClock_Config+0xd0>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a21      	ldr	r2, [pc, #132]	; (80007c8 <SystemClock_Config+0xd0>)
 8000742:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000746:	6013      	str	r3, [r2, #0]
 8000748:	4b1f      	ldr	r3, [pc, #124]	; (80007c8 <SystemClock_Config+0xd0>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000750:	607b      	str	r3, [r7, #4]
 8000752:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000754:	2301      	movs	r3, #1
 8000756:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000758:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800075c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800075e:	2302      	movs	r3, #2
 8000760:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000762:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000766:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000768:	2304      	movs	r3, #4
 800076a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800076c:	23a8      	movs	r3, #168	; 0xa8
 800076e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000770:	2302      	movs	r3, #2
 8000772:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000774:	2307      	movs	r3, #7
 8000776:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000778:	f107 0320 	add.w	r3, r7, #32
 800077c:	4618      	mov	r0, r3
 800077e:	f008 fffd 	bl	800977c <HAL_RCC_OscConfig>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000788:	f000 faf0 	bl	8000d6c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800078c:	230f      	movs	r3, #15
 800078e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000790:	2302      	movs	r3, #2
 8000792:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000798:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800079c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800079e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007a4:	f107 030c 	add.w	r3, r7, #12
 80007a8:	2105      	movs	r1, #5
 80007aa:	4618      	mov	r0, r3
 80007ac:	f009 fa56 	bl	8009c5c <HAL_RCC_ClockConfig>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007b6:	f000 fad9 	bl	8000d6c <Error_Handler>
  }
}
 80007ba:	bf00      	nop
 80007bc:	3750      	adds	r7, #80	; 0x50
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40023800 	.word	0x40023800
 80007c8:	40007000 	.word	0x40007000

080007cc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80007d0:	4b17      	ldr	r3, [pc, #92]	; (8000830 <MX_CAN1_Init+0x64>)
 80007d2:	4a18      	ldr	r2, [pc, #96]	; (8000834 <MX_CAN1_Init+0x68>)
 80007d4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80007d6:	4b16      	ldr	r3, [pc, #88]	; (8000830 <MX_CAN1_Init+0x64>)
 80007d8:	2203      	movs	r2, #3
 80007da:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80007dc:	4b14      	ldr	r3, [pc, #80]	; (8000830 <MX_CAN1_Init+0x64>)
 80007de:	2200      	movs	r2, #0
 80007e0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007e2:	4b13      	ldr	r3, [pc, #76]	; (8000830 <MX_CAN1_Init+0x64>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 80007e8:	4b11      	ldr	r3, [pc, #68]	; (8000830 <MX_CAN1_Init+0x64>)
 80007ea:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 80007ee:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80007f0:	4b0f      	ldr	r3, [pc, #60]	; (8000830 <MX_CAN1_Init+0x64>)
 80007f2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80007f6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80007f8:	4b0d      	ldr	r3, [pc, #52]	; (8000830 <MX_CAN1_Init+0x64>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80007fe:	4b0c      	ldr	r3, [pc, #48]	; (8000830 <MX_CAN1_Init+0x64>)
 8000800:	2200      	movs	r2, #0
 8000802:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000804:	4b0a      	ldr	r3, [pc, #40]	; (8000830 <MX_CAN1_Init+0x64>)
 8000806:	2200      	movs	r2, #0
 8000808:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800080a:	4b09      	ldr	r3, [pc, #36]	; (8000830 <MX_CAN1_Init+0x64>)
 800080c:	2200      	movs	r2, #0
 800080e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000810:	4b07      	ldr	r3, [pc, #28]	; (8000830 <MX_CAN1_Init+0x64>)
 8000812:	2200      	movs	r2, #0
 8000814:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000816:	4b06      	ldr	r3, [pc, #24]	; (8000830 <MX_CAN1_Init+0x64>)
 8000818:	2200      	movs	r2, #0
 800081a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800081c:	4804      	ldr	r0, [pc, #16]	; (8000830 <MX_CAN1_Init+0x64>)
 800081e:	f004 f9c5 	bl	8004bac <HAL_CAN_Init>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000828:	f000 faa0 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800082c:	bf00      	nop
 800082e:	bd80      	pop	{r7, pc}
 8000830:	20004f20 	.word	0x20004f20
 8000834:	40006400 	.word	0x40006400

08000838 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800083c:	4b12      	ldr	r3, [pc, #72]	; (8000888 <MX_I2C1_Init+0x50>)
 800083e:	4a13      	ldr	r2, [pc, #76]	; (800088c <MX_I2C1_Init+0x54>)
 8000840:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000842:	4b11      	ldr	r3, [pc, #68]	; (8000888 <MX_I2C1_Init+0x50>)
 8000844:	4a12      	ldr	r2, [pc, #72]	; (8000890 <MX_I2C1_Init+0x58>)
 8000846:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000848:	4b0f      	ldr	r3, [pc, #60]	; (8000888 <MX_I2C1_Init+0x50>)
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <MX_I2C1_Init+0x50>)
 8000850:	2200      	movs	r2, #0
 8000852:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000854:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <MX_I2C1_Init+0x50>)
 8000856:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800085a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800085c:	4b0a      	ldr	r3, [pc, #40]	; (8000888 <MX_I2C1_Init+0x50>)
 800085e:	2200      	movs	r2, #0
 8000860:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000862:	4b09      	ldr	r3, [pc, #36]	; (8000888 <MX_I2C1_Init+0x50>)
 8000864:	2200      	movs	r2, #0
 8000866:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000868:	4b07      	ldr	r3, [pc, #28]	; (8000888 <MX_I2C1_Init+0x50>)
 800086a:	2200      	movs	r2, #0
 800086c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800086e:	4b06      	ldr	r3, [pc, #24]	; (8000888 <MX_I2C1_Init+0x50>)
 8000870:	2200      	movs	r2, #0
 8000872:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000874:	4804      	ldr	r0, [pc, #16]	; (8000888 <MX_I2C1_Init+0x50>)
 8000876:	f005 fabd 	bl	8005df4 <HAL_I2C_Init>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000880:	f000 fa74 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20004a48 	.word	0x20004a48
 800088c:	40005400 	.word	0x40005400
 8000890:	00061a80 	.word	0x00061a80

08000894 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000894:	b480      	push	{r7}
 8000896:	b085      	sub	sp, #20
 8000898:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	60fb      	str	r3, [r7, #12]
 800089e:	4b17      	ldr	r3, [pc, #92]	; (80008fc <MX_GPIO_Init+0x68>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	4a16      	ldr	r2, [pc, #88]	; (80008fc <MX_GPIO_Init+0x68>)
 80008a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008a8:	6313      	str	r3, [r2, #48]	; 0x30
 80008aa:	4b14      	ldr	r3, [pc, #80]	; (80008fc <MX_GPIO_Init+0x68>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	60bb      	str	r3, [r7, #8]
 80008ba:	4b10      	ldr	r3, [pc, #64]	; (80008fc <MX_GPIO_Init+0x68>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	4a0f      	ldr	r2, [pc, #60]	; (80008fc <MX_GPIO_Init+0x68>)
 80008c0:	f043 0301 	orr.w	r3, r3, #1
 80008c4:	6313      	str	r3, [r2, #48]	; 0x30
 80008c6:	4b0d      	ldr	r3, [pc, #52]	; (80008fc <MX_GPIO_Init+0x68>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	607b      	str	r3, [r7, #4]
 80008d6:	4b09      	ldr	r3, [pc, #36]	; (80008fc <MX_GPIO_Init+0x68>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008da:	4a08      	ldr	r2, [pc, #32]	; (80008fc <MX_GPIO_Init+0x68>)
 80008dc:	f043 0302 	orr.w	r3, r3, #2
 80008e0:	6313      	str	r3, [r2, #48]	; 0x30
 80008e2:	4b06      	ldr	r3, [pc, #24]	; (80008fc <MX_GPIO_Init+0x68>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e6:	f003 0302 	and.w	r3, r3, #2
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]

}
 80008ee:	bf00      	nop
 80008f0:	3714      	adds	r7, #20
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	40023800 	.word	0x40023800

08000900 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
	can_res++;
 8000908:	4b6d      	ldr	r3, [pc, #436]	; (8000ac0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c0>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	3301      	adds	r3, #1
 800090e:	4a6c      	ldr	r2, [pc, #432]	; (8000ac0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c0>)
 8000910:	6013      	str	r3, [r2, #0]
	HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &can_RxHeader, canRXData);
 8000912:	4b6c      	ldr	r3, [pc, #432]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000914:	4a6c      	ldr	r2, [pc, #432]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000916:	2100      	movs	r1, #0
 8000918:	486c      	ldr	r0, [pc, #432]	; (8000acc <HAL_CAN_RxFifo0MsgPendingCallback+0x1cc>)
 800091a:	f004 fc42 	bl	80051a2 <HAL_CAN_GetRxMessage>

	if (can_RxHeader.StdId == 0xA) {
 800091e:	4b6a      	ldr	r3, [pc, #424]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	2b0a      	cmp	r3, #10
 8000924:	d11c      	bne.n	8000960 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>
		speedRXDataLeftFrontWheel = canRXData[0];
 8000926:	4b67      	ldr	r3, [pc, #412]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000928:	781a      	ldrb	r2, [r3, #0]
 800092a:	4b69      	ldr	r3, [pc, #420]	; (8000ad0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d0>)
 800092c:	701a      	strb	r2, [r3, #0]
		sideRXDataLeftFrontWheel = canRXData[1];
 800092e:	4b65      	ldr	r3, [pc, #404]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000930:	785a      	ldrb	r2, [r3, #1]
 8000932:	4b68      	ldr	r3, [pc, #416]	; (8000ad4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d4>)
 8000934:	701a      	strb	r2, [r3, #0]
		speedRXDataLeftBackWheel = canRXData[2];
 8000936:	4b63      	ldr	r3, [pc, #396]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000938:	789a      	ldrb	r2, [r3, #2]
 800093a:	4b67      	ldr	r3, [pc, #412]	; (8000ad8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d8>)
 800093c:	701a      	strb	r2, [r3, #0]
		sideRXDataLeftBackWheel = canRXData[3];
 800093e:	4b61      	ldr	r3, [pc, #388]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000940:	78da      	ldrb	r2, [r3, #3]
 8000942:	4b66      	ldr	r3, [pc, #408]	; (8000adc <HAL_CAN_RxFifo0MsgPendingCallback+0x1dc>)
 8000944:	701a      	strb	r2, [r3, #0]
		current_left_1 = canRXData[4];
 8000946:	4b5f      	ldr	r3, [pc, #380]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000948:	791a      	ldrb	r2, [r3, #4]
 800094a:	4b65      	ldr	r3, [pc, #404]	; (8000ae0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e0>)
 800094c:	701a      	strb	r2, [r3, #0]
		current_left_2 = canRXData[5];
 800094e:	4b5d      	ldr	r3, [pc, #372]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000950:	795a      	ldrb	r2, [r3, #5]
 8000952:	4b64      	ldr	r3, [pc, #400]	; (8000ae4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e4>)
 8000954:	701a      	strb	r2, [r3, #0]
		temp_left = canRXData[6];
 8000956:	4b5b      	ldr	r3, [pc, #364]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000958:	799a      	ldrb	r2, [r3, #6]
 800095a:	4b63      	ldr	r3, [pc, #396]	; (8000ae8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 800095c:	701a      	strb	r2, [r3, #0]
 800095e:	e08f      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x1A) {
 8000960:	4b59      	ldr	r3, [pc, #356]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2b1a      	cmp	r3, #26
 8000966:	d11c      	bne.n	80009a2 <HAL_CAN_RxFifo0MsgPendingCallback+0xa2>
		speedRXDataRightFrontWheel = canRXData[0];
 8000968:	4b56      	ldr	r3, [pc, #344]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 800096a:	781a      	ldrb	r2, [r3, #0]
 800096c:	4b5f      	ldr	r3, [pc, #380]	; (8000aec <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 800096e:	701a      	strb	r2, [r3, #0]
		sideRXDataRightFrontWheel = canRXData[1];
 8000970:	4b54      	ldr	r3, [pc, #336]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000972:	785a      	ldrb	r2, [r3, #1]
 8000974:	4b5e      	ldr	r3, [pc, #376]	; (8000af0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000976:	701a      	strb	r2, [r3, #0]
		speedRXDataRightBackWheel = canRXData[2];
 8000978:	4b52      	ldr	r3, [pc, #328]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 800097a:	789a      	ldrb	r2, [r3, #2]
 800097c:	4b5d      	ldr	r3, [pc, #372]	; (8000af4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 800097e:	701a      	strb	r2, [r3, #0]
		sideRXDataRightBackWheel = canRXData[3];
 8000980:	4b50      	ldr	r3, [pc, #320]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000982:	78da      	ldrb	r2, [r3, #3]
 8000984:	4b5c      	ldr	r3, [pc, #368]	; (8000af8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000986:	701a      	strb	r2, [r3, #0]
		current_right_1 = canRXData[4];
 8000988:	4b4e      	ldr	r3, [pc, #312]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 800098a:	791a      	ldrb	r2, [r3, #4]
 800098c:	4b5b      	ldr	r3, [pc, #364]	; (8000afc <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 800098e:	701a      	strb	r2, [r3, #0]
		current_right_2 = canRXData[5];
 8000990:	4b4c      	ldr	r3, [pc, #304]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000992:	795a      	ldrb	r2, [r3, #5]
 8000994:	4b5a      	ldr	r3, [pc, #360]	; (8000b00 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8000996:	701a      	strb	r2, [r3, #0]
		temp_right = canRXData[6];
 8000998:	4b4a      	ldr	r3, [pc, #296]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 800099a:	799a      	ldrb	r2, [r3, #6]
 800099c:	4b59      	ldr	r3, [pc, #356]	; (8000b04 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800099e:	701a      	strb	r2, [r3, #0]
 80009a0:	e06e      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x1D) {
 80009a2:	4b49      	ldr	r3, [pc, #292]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	2b1d      	cmp	r3, #29
 80009a8:	d109      	bne.n	80009be <HAL_CAN_RxFifo0MsgPendingCallback+0xbe>
		sensorData1 = canRXData[0];
 80009aa:	4b46      	ldr	r3, [pc, #280]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 80009ac:	781a      	ldrb	r2, [r3, #0]
 80009ae:	4b56      	ldr	r3, [pc, #344]	; (8000b08 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 80009b0:	701a      	strb	r2, [r3, #0]
		sensors_data[0]++;
 80009b2:	4b56      	ldr	r3, [pc, #344]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	3301      	adds	r3, #1
 80009b8:	4a54      	ldr	r2, [pc, #336]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80009ba:	6013      	str	r3, [r2, #0]
 80009bc:	e060      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x2D) {
 80009be:	4b42      	ldr	r3, [pc, #264]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	2b2d      	cmp	r3, #45	; 0x2d
 80009c4:	d109      	bne.n	80009da <HAL_CAN_RxFifo0MsgPendingCallback+0xda>
		sensorData2 = canRXData[0];
 80009c6:	4b3f      	ldr	r3, [pc, #252]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 80009c8:	781a      	ldrb	r2, [r3, #0]
 80009ca:	4b51      	ldr	r3, [pc, #324]	; (8000b10 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 80009cc:	701a      	strb	r2, [r3, #0]
		sensors_data[1]++;
 80009ce:	4b4f      	ldr	r3, [pc, #316]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	3301      	adds	r3, #1
 80009d4:	4a4d      	ldr	r2, [pc, #308]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80009d6:	6053      	str	r3, [r2, #4]
 80009d8:	e052      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x3D) {
 80009da:	4b3b      	ldr	r3, [pc, #236]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	2b3d      	cmp	r3, #61	; 0x3d
 80009e0:	d109      	bne.n	80009f6 <HAL_CAN_RxFifo0MsgPendingCallback+0xf6>
		sensorData3 = canRXData[0];
 80009e2:	4b38      	ldr	r3, [pc, #224]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 80009e4:	781a      	ldrb	r2, [r3, #0]
 80009e6:	4b4b      	ldr	r3, [pc, #300]	; (8000b14 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 80009e8:	701a      	strb	r2, [r3, #0]
		sensors_data[2]++;
 80009ea:	4b48      	ldr	r3, [pc, #288]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80009ec:	689b      	ldr	r3, [r3, #8]
 80009ee:	3301      	adds	r3, #1
 80009f0:	4a46      	ldr	r2, [pc, #280]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80009f2:	6093      	str	r3, [r2, #8]
 80009f4:	e044      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x4D) {
 80009f6:	4b34      	ldr	r3, [pc, #208]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	2b4d      	cmp	r3, #77	; 0x4d
 80009fc:	d109      	bne.n	8000a12 <HAL_CAN_RxFifo0MsgPendingCallback+0x112>
		sensorData4 = canRXData[0];
 80009fe:	4b31      	ldr	r3, [pc, #196]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000a00:	781a      	ldrb	r2, [r3, #0]
 8000a02:	4b45      	ldr	r3, [pc, #276]	; (8000b18 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8000a04:	701a      	strb	r2, [r3, #0]
		sensors_data[3]++;
 8000a06:	4b41      	ldr	r3, [pc, #260]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a08:	68db      	ldr	r3, [r3, #12]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	4a3f      	ldr	r2, [pc, #252]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a0e:	60d3      	str	r3, [r2, #12]
 8000a10:	e036      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x5D) {
 8000a12:	4b2d      	ldr	r3, [pc, #180]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	2b5d      	cmp	r3, #93	; 0x5d
 8000a18:	d109      	bne.n	8000a2e <HAL_CAN_RxFifo0MsgPendingCallback+0x12e>
		sensorData5 = canRXData[0];
 8000a1a:	4b2a      	ldr	r3, [pc, #168]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000a1c:	781a      	ldrb	r2, [r3, #0]
 8000a1e:	4b3f      	ldr	r3, [pc, #252]	; (8000b1c <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>)
 8000a20:	701a      	strb	r2, [r3, #0]
		sensors_data[4]++;
 8000a22:	4b3a      	ldr	r3, [pc, #232]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a24:	691b      	ldr	r3, [r3, #16]
 8000a26:	3301      	adds	r3, #1
 8000a28:	4a38      	ldr	r2, [pc, #224]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a2a:	6113      	str	r3, [r2, #16]
 8000a2c:	e028      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x6D) {
 8000a2e:	4b26      	ldr	r3, [pc, #152]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	2b6d      	cmp	r3, #109	; 0x6d
 8000a34:	d109      	bne.n	8000a4a <HAL_CAN_RxFifo0MsgPendingCallback+0x14a>
		sensorData6 = canRXData[0];
 8000a36:	4b23      	ldr	r3, [pc, #140]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000a38:	781a      	ldrb	r2, [r3, #0]
 8000a3a:	4b39      	ldr	r3, [pc, #228]	; (8000b20 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 8000a3c:	701a      	strb	r2, [r3, #0]
		sensors_data[5]++;
 8000a3e:	4b33      	ldr	r3, [pc, #204]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a40:	695b      	ldr	r3, [r3, #20]
 8000a42:	3301      	adds	r3, #1
 8000a44:	4a31      	ldr	r2, [pc, #196]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a46:	6153      	str	r3, [r2, #20]
 8000a48:	e01a      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x7D) {
 8000a4a:	4b1f      	ldr	r3, [pc, #124]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	2b7d      	cmp	r3, #125	; 0x7d
 8000a50:	d109      	bne.n	8000a66 <HAL_CAN_RxFifo0MsgPendingCallback+0x166>
		sensorData7 = canRXData[0];
 8000a52:	4b1c      	ldr	r3, [pc, #112]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000a54:	781a      	ldrb	r2, [r3, #0]
 8000a56:	4b33      	ldr	r3, [pc, #204]	; (8000b24 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8000a58:	701a      	strb	r2, [r3, #0]
		sensors_data[6]++;
 8000a5a:	4b2c      	ldr	r3, [pc, #176]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a5c:	699b      	ldr	r3, [r3, #24]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	4a2a      	ldr	r2, [pc, #168]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a62:	6193      	str	r3, [r2, #24]
 8000a64:	e00c      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x8D) {
 8000a66:	4b18      	ldr	r3, [pc, #96]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	2b8d      	cmp	r3, #141	; 0x8d
 8000a6c:	d108      	bne.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
		sensorData8 = canRXData[0];
 8000a6e:	4b15      	ldr	r3, [pc, #84]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000a70:	781a      	ldrb	r2, [r3, #0]
 8000a72:	4b2d      	ldr	r3, [pc, #180]	; (8000b28 <HAL_CAN_RxFifo0MsgPendingCallback+0x228>)
 8000a74:	701a      	strb	r2, [r3, #0]
		sensors_data[7]++;
 8000a76:	4b25      	ldr	r3, [pc, #148]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a78:	69db      	ldr	r3, [r3, #28]
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	4a23      	ldr	r2, [pc, #140]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a7e:	61d3      	str	r3, [r2, #28]
	}
	diagnostics_data[0] = current_left_1;
 8000a80:	4b17      	ldr	r3, [pc, #92]	; (8000ae0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e0>)
 8000a82:	781a      	ldrb	r2, [r3, #0]
 8000a84:	4b29      	ldr	r3, [pc, #164]	; (8000b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 8000a86:	701a      	strb	r2, [r3, #0]
	diagnostics_data[1] = current_left_2;
 8000a88:	4b16      	ldr	r3, [pc, #88]	; (8000ae4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e4>)
 8000a8a:	781a      	ldrb	r2, [r3, #0]
 8000a8c:	4b27      	ldr	r3, [pc, #156]	; (8000b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 8000a8e:	705a      	strb	r2, [r3, #1]
	diagnostics_data[2] = current_right_1;
 8000a90:	4b1a      	ldr	r3, [pc, #104]	; (8000afc <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 8000a92:	781a      	ldrb	r2, [r3, #0]
 8000a94:	4b25      	ldr	r3, [pc, #148]	; (8000b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 8000a96:	709a      	strb	r2, [r3, #2]
	diagnostics_data[3] = current_right_2;
 8000a98:	4b19      	ldr	r3, [pc, #100]	; (8000b00 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8000a9a:	781a      	ldrb	r2, [r3, #0]
 8000a9c:	4b23      	ldr	r3, [pc, #140]	; (8000b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 8000a9e:	70da      	strb	r2, [r3, #3]
	diagnostics_data[4] = temp_left;
 8000aa0:	4b11      	ldr	r3, [pc, #68]	; (8000ae8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 8000aa2:	781a      	ldrb	r2, [r3, #0]
 8000aa4:	4b21      	ldr	r3, [pc, #132]	; (8000b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 8000aa6:	711a      	strb	r2, [r3, #4]
	diagnostics_data[5] = temp_right;
 8000aa8:	4b16      	ldr	r3, [pc, #88]	; (8000b04 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 8000aaa:	781a      	ldrb	r2, [r3, #0]
 8000aac:	4b1f      	ldr	r3, [pc, #124]	; (8000b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 8000aae:	715a      	strb	r2, [r3, #5]
	can_RxHeader.StdId = 0x0000;
 8000ab0:	4b05      	ldr	r3, [pc, #20]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000464 	.word	0x20000464
 8000ac4:	20004ed4 	.word	0x20004ed4
 8000ac8:	20004f50 	.word	0x20004f50
 8000acc:	20004f20 	.word	0x20004f20
 8000ad0:	20004ab0 	.word	0x20004ab0
 8000ad4:	20004f14 	.word	0x20004f14
 8000ad8:	20004ab8 	.word	0x20004ab8
 8000adc:	20004ac8 	.word	0x20004ac8
 8000ae0:	2000047f 	.word	0x2000047f
 8000ae4:	20000480 	.word	0x20000480
 8000ae8:	20000482 	.word	0x20000482
 8000aec:	20004f1c 	.word	0x20004f1c
 8000af0:	20004ef8 	.word	0x20004ef8
 8000af4:	20004ad0 	.word	0x20004ad0
 8000af8:	20004a20 	.word	0x20004a20
 8000afc:	2000047d 	.word	0x2000047d
 8000b00:	2000047e 	.word	0x2000047e
 8000b04:	20000481 	.word	0x20000481
 8000b08:	20000475 	.word	0x20000475
 8000b0c:	20004f6c 	.word	0x20004f6c
 8000b10:	20000476 	.word	0x20000476
 8000b14:	20000477 	.word	0x20000477
 8000b18:	20000478 	.word	0x20000478
 8000b1c:	20000479 	.word	0x20000479
 8000b20:	2000047a 	.word	0x2000047a
 8000b24:	2000047b 	.word	0x2000047b
 8000b28:	2000047c 	.word	0x2000047c
 8000b2c:	20000484 	.word	0x20000484

08000b30 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000b38:	f00d fec2 	bl	800e8c0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  TickType_t xLastWakeTime;
  const TickType_t xFrequency = 3;
 8000b3c:	2303      	movs	r3, #3
 8000b3e:	60fb      	str	r3, [r7, #12]
  xLastWakeTime = xTaskGetTickCount();
 8000b40:	f00d f888 	bl	800dc54 <xTaskGetTickCount>
 8000b44:	4603      	mov	r3, r0
 8000b46:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
      vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8000b48:	f107 0308 	add.w	r3, r7, #8
 8000b4c:	68f9      	ldr	r1, [r7, #12]
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f00c feca 	bl	800d8e8 <vTaskDelayUntil>
	  gyro_handler();
 8000b54:	f002 ff1e 	bl	8003994 <gyro_handler>
	  osDelay(1);
 8000b58:	2001      	movs	r0, #1
 8000b5a:	f00c fc69 	bl	800d430 <osDelay>
	  accel_handler();
 8000b5e:	f002 ff3f 	bl	80039e0 <accel_handler>
	  osDelay(1);
 8000b62:	2001      	movs	r0, #1
 8000b64:	f00c fc64 	bl	800d430 <osDelay>
	  imu_pub_count++;
 8000b68:	4b02      	ldr	r3, [pc, #8]	; (8000b74 <StartDefaultTask+0x44>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	4a01      	ldr	r2, [pc, #4]	; (8000b74 <StartDefaultTask+0x44>)
 8000b70:	6013      	str	r3, [r2, #0]
      vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8000b72:	e7e9      	b.n	8000b48 <StartDefaultTask+0x18>
 8000b74:	200004b8 	.word	0x200004b8

08000b78 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  TickType_t xLastWakeTime;
  const TickType_t xFrequency = 3;
 8000b80:	2303      	movs	r3, #3
 8000b82:	60fb      	str	r3, [r7, #12]
  xLastWakeTime = xTaskGetTickCount();
 8000b84:	f00d f866 	bl	800dc54 <xTaskGetTickCount>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
      vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8000b8c:	f107 0308 	add.w	r3, r7, #8
 8000b90:	68f9      	ldr	r1, [r7, #12]
 8000b92:	4618      	mov	r0, r3
 8000b94:	f00c fea8 	bl	800d8e8 <vTaskDelayUntil>
	  MPU9250_getAllData(allData);
 8000b98:	4804      	ldr	r0, [pc, #16]	; (8000bac <StartTask02+0x34>)
 8000b9a:	f000 fbc1 	bl	8001320 <MPU9250_getAllData>
	  imu_get_count++;
 8000b9e:	4b04      	ldr	r3, [pc, #16]	; (8000bb0 <StartTask02+0x38>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	4a02      	ldr	r2, [pc, #8]	; (8000bb0 <StartTask02+0x38>)
 8000ba6:	6013      	str	r3, [r2, #0]
      vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8000ba8:	e7f0      	b.n	8000b8c <StartTask02+0x14>
 8000baa:	bf00      	nop
 8000bac:	20004f08 	.word	0x20004f08
 8000bb0:	200004bc 	.word	0x200004bc

08000bb4 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  TickType_t xLastWakeTime;
  const TickType_t xFrequency = 10;
 8000bbc:	230a      	movs	r3, #10
 8000bbe:	60fb      	str	r3, [r7, #12]
  xLastWakeTime = xTaskGetTickCount();
 8000bc0:	f00d f848 	bl	800dc54 <xTaskGetTickCount>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
      vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8000bc8:	f107 0308 	add.w	r3, r7, #8
 8000bcc:	68f9      	ldr	r1, [r7, #12]
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f00c fe8a 	bl	800d8e8 <vTaskDelayUntil>
	  left_wheels_data[0] = sideDataLeftFrontWheel;
 8000bd4:	4b25      	ldr	r3, [pc, #148]	; (8000c6c <StartTask03+0xb8>)
 8000bd6:	f993 3000 	ldrsb.w	r3, [r3]
 8000bda:	b2da      	uxtb	r2, r3
 8000bdc:	4b24      	ldr	r3, [pc, #144]	; (8000c70 <StartTask03+0xbc>)
 8000bde:	701a      	strb	r2, [r3, #0]
	  left_wheels_data[1] = speedDataLeftFrontWheel;
 8000be0:	4b24      	ldr	r3, [pc, #144]	; (8000c74 <StartTask03+0xc0>)
 8000be2:	f993 3000 	ldrsb.w	r3, [r3]
 8000be6:	b2da      	uxtb	r2, r3
 8000be8:	4b21      	ldr	r3, [pc, #132]	; (8000c70 <StartTask03+0xbc>)
 8000bea:	705a      	strb	r2, [r3, #1]
	  left_wheels_data[2] = sideDataLeftBackWheel;
 8000bec:	4b22      	ldr	r3, [pc, #136]	; (8000c78 <StartTask03+0xc4>)
 8000bee:	f993 3000 	ldrsb.w	r3, [r3]
 8000bf2:	b2da      	uxtb	r2, r3
 8000bf4:	4b1e      	ldr	r3, [pc, #120]	; (8000c70 <StartTask03+0xbc>)
 8000bf6:	709a      	strb	r2, [r3, #2]
	  left_wheels_data[3] = speedDataLeftBackWheel;
 8000bf8:	4b20      	ldr	r3, [pc, #128]	; (8000c7c <StartTask03+0xc8>)
 8000bfa:	f993 3000 	ldrsb.w	r3, [r3]
 8000bfe:	b2da      	uxtb	r2, r3
 8000c00:	4b1b      	ldr	r3, [pc, #108]	; (8000c70 <StartTask03+0xbc>)
 8000c02:	70da      	strb	r2, [r3, #3]
	  right_wheels_data[0] = sideDataRightFrontWheel;
 8000c04:	4b1e      	ldr	r3, [pc, #120]	; (8000c80 <StartTask03+0xcc>)
 8000c06:	f993 3000 	ldrsb.w	r3, [r3]
 8000c0a:	b2da      	uxtb	r2, r3
 8000c0c:	4b1d      	ldr	r3, [pc, #116]	; (8000c84 <StartTask03+0xd0>)
 8000c0e:	701a      	strb	r2, [r3, #0]
	  right_wheels_data[1] = speedDataRightFrontWheel;
 8000c10:	4b1d      	ldr	r3, [pc, #116]	; (8000c88 <StartTask03+0xd4>)
 8000c12:	f993 3000 	ldrsb.w	r3, [r3]
 8000c16:	b2da      	uxtb	r2, r3
 8000c18:	4b1a      	ldr	r3, [pc, #104]	; (8000c84 <StartTask03+0xd0>)
 8000c1a:	705a      	strb	r2, [r3, #1]
	  right_wheels_data[2] = sideDataRightBackWheel;
 8000c1c:	4b1b      	ldr	r3, [pc, #108]	; (8000c8c <StartTask03+0xd8>)
 8000c1e:	f993 3000 	ldrsb.w	r3, [r3]
 8000c22:	b2da      	uxtb	r2, r3
 8000c24:	4b17      	ldr	r3, [pc, #92]	; (8000c84 <StartTask03+0xd0>)
 8000c26:	709a      	strb	r2, [r3, #2]
	  right_wheels_data[3] = speedDataRightBackWheel;
 8000c28:	4b19      	ldr	r3, [pc, #100]	; (8000c90 <StartTask03+0xdc>)
 8000c2a:	f993 3000 	ldrsb.w	r3, [r3]
 8000c2e:	b2da      	uxtb	r2, r3
 8000c30:	4b14      	ldr	r3, [pc, #80]	; (8000c84 <StartTask03+0xd0>)
 8000c32:	70da      	strb	r2, [r3, #3]
	  if( HAL_CAN_AddTxMessage(&hcan1, &left_wheels_Header, left_wheels_data, &TxMailbox) == HAL_OK) {
 8000c34:	4b17      	ldr	r3, [pc, #92]	; (8000c94 <StartTask03+0xe0>)
 8000c36:	4a0e      	ldr	r2, [pc, #56]	; (8000c70 <StartTask03+0xbc>)
 8000c38:	4917      	ldr	r1, [pc, #92]	; (8000c98 <StartTask03+0xe4>)
 8000c3a:	4818      	ldr	r0, [pc, #96]	; (8000c9c <StartTask03+0xe8>)
 8000c3c:	f004 f9d6 	bl	8004fec <HAL_CAN_AddTxMessage>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d104      	bne.n	8000c50 <StartTask03+0x9c>
		  can2++;
 8000c46:	4b16      	ldr	r3, [pc, #88]	; (8000ca0 <StartTask03+0xec>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	4a14      	ldr	r2, [pc, #80]	; (8000ca0 <StartTask03+0xec>)
 8000c4e:	6013      	str	r3, [r2, #0]
	  }
	  osDelay(1);
 8000c50:	2001      	movs	r0, #1
 8000c52:	f00c fbed 	bl	800d430 <osDelay>
	  HAL_CAN_AddTxMessage(&hcan1, &right_wheels_Header, right_wheels_data, &TxMailbox);
 8000c56:	4b0f      	ldr	r3, [pc, #60]	; (8000c94 <StartTask03+0xe0>)
 8000c58:	4a0a      	ldr	r2, [pc, #40]	; (8000c84 <StartTask03+0xd0>)
 8000c5a:	4912      	ldr	r1, [pc, #72]	; (8000ca4 <StartTask03+0xf0>)
 8000c5c:	480f      	ldr	r0, [pc, #60]	; (8000c9c <StartTask03+0xe8>)
 8000c5e:	f004 f9c5 	bl	8004fec <HAL_CAN_AddTxMessage>
	  osDelay(1);
 8000c62:	2001      	movs	r0, #1
 8000c64:	f00c fbe4 	bl	800d430 <osDelay>
      vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8000c68:	e7ae      	b.n	8000bc8 <StartTask03+0x14>
 8000c6a:	bf00      	nop
 8000c6c:	20000472 	.word	0x20000472
 8000c70:	2000048c 	.word	0x2000048c
 8000c74:	2000046e 	.word	0x2000046e
 8000c78:	20000474 	.word	0x20000474
 8000c7c:	20000470 	.word	0x20000470
 8000c80:	20000471 	.word	0x20000471
 8000c84:	20000490 	.word	0x20000490
 8000c88:	2000046d 	.word	0x2000046d
 8000c8c:	20000473 	.word	0x20000473
 8000c90:	2000046f 	.word	0x2000046f
 8000c94:	20004efc 	.word	0x20004efc
 8000c98:	20004a24 	.word	0x20004a24
 8000c9c:	20004f20 	.word	0x20004f20
 8000ca0:	20004a9c 	.word	0x20004a9c
 8000ca4:	20004ee0 	.word	0x20004ee0

08000ca8 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  TickType_t xLastWakeTime;
  const TickType_t xFrequency = 20;
 8000cb0:	2314      	movs	r3, #20
 8000cb2:	60fb      	str	r3, [r7, #12]
  xLastWakeTime = xTaskGetTickCount();
 8000cb4:	f00c ffce 	bl	800dc54 <xTaskGetTickCount>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
	  //diagnostics_data_handler();
      vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8000cbc:	f107 0308 	add.w	r3, r7, #8
 8000cc0:	68f9      	ldr	r1, [r7, #12]
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f00c fe10 	bl	800d8e8 <vTaskDelayUntil>
	  sensors1_3_data_handler();
 8000cc8:	f002 fd30 	bl	800372c <sensors1_3_data_handler>
	  osDelay(5);
 8000ccc:	2005      	movs	r0, #5
 8000cce:	f00c fbaf 	bl	800d430 <osDelay>
	  sensors4_6_data_handler();
 8000cd2:	f002 fd61 	bl	8003798 <sensors4_6_data_handler>
	  osDelay(5);
 8000cd6:	2005      	movs	r0, #5
 8000cd8:	f00c fbaa 	bl	800d430 <osDelay>
      vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8000cdc:	e7ee      	b.n	8000cbc <StartTask04+0x14>

08000cde <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void const * argument)
{
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	b082      	sub	sp, #8
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  /* Infinite loop */
  for(;;)
  {
	  spinOnce();
 8000ce6:	f002 fea1 	bl	8003a2c <spinOnce>
	  osDelay(10);
 8000cea:	200a      	movs	r0, #10
 8000cec:	f00c fba0 	bl	800d430 <osDelay>
	  spinOnce();
 8000cf0:	e7f9      	b.n	8000ce6 <StartTask05+0x8>

08000cf2 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void const * argument)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b084      	sub	sp, #16
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
  TickType_t xLastWakeTime;
  const TickType_t xFrequency = 20;
 8000cfa:	2314      	movs	r3, #20
 8000cfc:	60fb      	str	r3, [r7, #12]
  xLastWakeTime = xTaskGetTickCount();
 8000cfe:	f00c ffa9 	bl	800dc54 <xTaskGetTickCount>
 8000d02:	4603      	mov	r3, r0
 8000d04:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
	  vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8000d06:	f107 0308 	add.w	r3, r7, #8
 8000d0a:	68f9      	ldr	r1, [r7, #12]
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f00c fdeb 	bl	800d8e8 <vTaskDelayUntil>
	  rpm_left_front_handler();
 8000d12:	f002 fda9 	bl	8003868 <rpm_left_front_handler>
	  osDelay(1);
 8000d16:	2001      	movs	r0, #1
 8000d18:	f00c fb8a 	bl	800d430 <osDelay>
	  rpm_left_back_handler();
 8000d1c:	f002 fe08 	bl	8003930 <rpm_left_back_handler>
	  osDelay(1);
 8000d20:	2001      	movs	r0, #1
 8000d22:	f00c fb85 	bl	800d430 <osDelay>
	  rpm_right_front_handler();
 8000d26:	f002 fd6d 	bl	8003804 <rpm_right_front_handler>
	  osDelay(1);
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	f00c fb80 	bl	800d430 <osDelay>
	  rpm_right_back_handler();
 8000d30:	f002 fdcc 	bl	80038cc <rpm_right_back_handler>
	  osDelay(1);
 8000d34:	2001      	movs	r0, #1
 8000d36:	f00c fb7b 	bl	800d430 <osDelay>
	  vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8000d3a:	e7e4      	b.n	8000d06 <StartTask06+0x14>

08000d3c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  ++tick;
 8000d44:	4b07      	ldr	r3, [pc, #28]	; (8000d64 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	4a06      	ldr	r2, [pc, #24]	; (8000d64 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000d4c:	6013      	str	r3, [r2, #0]
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a05      	ldr	r2, [pc, #20]	; (8000d68 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000d54:	4293      	cmp	r3, r2
 8000d56:	d101      	bne.n	8000d5c <HAL_TIM_PeriodElapsedCallback+0x20>
    HAL_IncTick();
 8000d58:	f003 fee6 	bl	8004b28 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d5c:	bf00      	nop
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	20000468 	.word	0x20000468
 8000d68:	40000400 	.word	0x40000400

08000d6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
	...

08000d7c <error>:
void delay(uint32_t delayTime){
	uint32_t startTime =  sysTick_Time;
	while ( (sysTick_Time - startTime) < delayTime );
}

void error(void) {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000d80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d84:	481d      	ldr	r0, [pc, #116]	; (8000dfc <error+0x80>)
 8000d86:	f005 f819 	bl	8005dbc <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000d8a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000d8e:	f003 feeb 	bl	8004b68 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000d92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d96:	4819      	ldr	r0, [pc, #100]	; (8000dfc <error+0x80>)
 8000d98:	f005 f810 	bl	8005dbc <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000d9c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000da0:	f003 fee2 	bl	8004b68 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000da4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000da8:	4814      	ldr	r0, [pc, #80]	; (8000dfc <error+0x80>)
 8000daa:	f005 f807 	bl	8005dbc <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000dae:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000db2:	f003 fed9 	bl	8004b68 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000db6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dba:	4810      	ldr	r0, [pc, #64]	; (8000dfc <error+0x80>)
 8000dbc:	f004 fffe 	bl	8005dbc <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000dc0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000dc4:	f003 fed0 	bl	8004b68 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000dc8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dcc:	480b      	ldr	r0, [pc, #44]	; (8000dfc <error+0x80>)
 8000dce:	f004 fff5 	bl	8005dbc <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000dd2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000dd6:	f003 fec7 	bl	8004b68 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000dda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dde:	4807      	ldr	r0, [pc, #28]	; (8000dfc <error+0x80>)
 8000de0:	f004 ffec 	bl	8005dbc <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000de4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000de8:	f003 febe 	bl	8004b68 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000dec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000df0:	4802      	ldr	r0, [pc, #8]	; (8000dfc <error+0x80>)
 8000df2:	f004 ffe3 	bl	8005dbc <HAL_GPIO_TogglePin>
}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	40021000 	.word	0x40021000

08000e00 <sensor_io_read>:

uint8_t sensor_io_read(uint16_t DeviceAddr, uint8_t RegisterAddr) {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	460a      	mov	r2, r1
 8000e0a:	80fb      	strh	r3, [r7, #6]
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	717b      	strb	r3, [r7, #5]
	return I2Cx_ReadData(DeviceAddr, RegisterAddr);
 8000e10:	797a      	ldrb	r2, [r7, #5]
 8000e12:	88fb      	ldrh	r3, [r7, #6]
 8000e14:	4611      	mov	r1, r2
 8000e16:	4618      	mov	r0, r3
 8000e18:	f000 f806 	bl	8000e28 <I2Cx_ReadData>
 8000e1c:	4603      	mov	r3, r0
	return HAL_OK;
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
	...

08000e28 <I2Cx_ReadData>:
uint8_t sensor_io_write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value) {
	I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
	return HAL_OK;
}

uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b088      	sub	sp, #32
 8000e2c:	af04      	add	r7, sp, #16
 8000e2e:	4603      	mov	r3, r0
 8000e30:	460a      	mov	r2, r1
 8000e32:	80fb      	strh	r3, [r7, #6]
 8000e34:	4613      	mov	r3, r2
 8000e36:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef status = HAL_OK;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	73fb      	strb	r3, [r7, #15]
	value = 0;
 8000e3c:	4b0f      	ldr	r3, [pc, #60]	; (8000e7c <I2Cx_ReadData+0x54>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Mem_Read(&hi2c1, Addr<<1, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 0x10000);
 8000e42:	88fb      	ldrh	r3, [r7, #6]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	b299      	uxth	r1, r3
 8000e48:	797b      	ldrb	r3, [r7, #5]
 8000e4a:	b29a      	uxth	r2, r3
 8000e4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e50:	9302      	str	r3, [sp, #8]
 8000e52:	2301      	movs	r3, #1
 8000e54:	9301      	str	r3, [sp, #4]
 8000e56:	4b09      	ldr	r3, [pc, #36]	; (8000e7c <I2Cx_ReadData+0x54>)
 8000e58:	9300      	str	r3, [sp, #0]
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	4808      	ldr	r0, [pc, #32]	; (8000e80 <I2Cx_ReadData+0x58>)
 8000e5e:	f005 f9ff 	bl	8006260 <HAL_I2C_Mem_Read>
 8000e62:	4603      	mov	r3, r0
 8000e64:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000e66:	7bfb      	ldrb	r3, [r7, #15]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <I2Cx_ReadData+0x48>
	{
	    error();
 8000e6c:	f7ff ff86 	bl	8000d7c <error>
	}
	return value;
 8000e70:	4b02      	ldr	r3, [pc, #8]	; (8000e7c <I2Cx_ReadData+0x54>)
 8000e72:	781b      	ldrb	r3, [r3, #0]
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3710      	adds	r7, #16
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	200004d8 	.word	0x200004d8
 8000e80:	20004a48 	.word	0x20004a48

08000e84 <read_id>:
	if ((read_id()==0xFF)||(read_id()==0x70)||(read_id()==0x48)) {

	}
}

uint8_t read_id(void) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
	ctrl = 0x00;
 8000e88:	4b07      	ldr	r3, [pc, #28]	; (8000ea8 <read_id+0x24>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	701a      	strb	r2, [r3, #0]
	ctrl = sensor_io_read(0x68, 0x75);
 8000e8e:	2175      	movs	r1, #117	; 0x75
 8000e90:	2068      	movs	r0, #104	; 0x68
 8000e92:	f7ff ffb5 	bl	8000e00 <sensor_io_read>
 8000e96:	4603      	mov	r3, r0
 8000e98:	461a      	mov	r2, r3
 8000e9a:	4b03      	ldr	r3, [pc, #12]	; (8000ea8 <read_id+0x24>)
 8000e9c:	701a      	strb	r2, [r3, #0]
	return ctrl;
 8000e9e:	4b02      	ldr	r3, [pc, #8]	; (8000ea8 <read_id+0x24>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	2000046c 	.word	0x2000046c

08000eac <MPU9250_init>:

void MPU9250_init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
	//power up gyro
	MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x00);
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	216b      	movs	r1, #107	; 0x6b
 8000eb4:	2068      	movs	r0, #104	; 0x68
 8000eb6:	f000 fbb3 	bl	8001620 <MPU9250_writeReg>
	//delay(100);
	MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x01);
 8000eba:	2201      	movs	r2, #1
 8000ebc:	216b      	movs	r1, #107	; 0x6b
 8000ebe:	2068      	movs	r0, #104	; 0x68
 8000ec0:	f000 fbae 	bl	8001620 <MPU9250_writeReg>

	MPU9250_writeReg(MPU9250_ADDRESS, CONFIG, 0x03);
 8000ec4:	2203      	movs	r2, #3
 8000ec6:	211a      	movs	r1, #26
 8000ec8:	2068      	movs	r0, #104	; 0x68
 8000eca:	f000 fba9 	bl	8001620 <MPU9250_writeReg>

	MPU9250_writeReg(MPU9250_ADDRESS, SMPLRT_DIV, 0x04);
 8000ece:	2204      	movs	r2, #4
 8000ed0:	2119      	movs	r1, #25
 8000ed2:	2068      	movs	r0, #104	; 0x68
 8000ed4:	f000 fba4 	bl	8001620 <MPU9250_writeReg>
	//MPU6050_SMPLRT_DIV
	//gyro config 500

	MPU9250_writeReg(MPU9250_ADDRESS, GYRO_CONFIG, 0x08);
 8000ed8:	2208      	movs	r2, #8
 8000eda:	211b      	movs	r1, #27
 8000edc:	2068      	movs	r0, #104	; 0x68
 8000ede:	f000 fb9f 	bl	8001620 <MPU9250_writeReg>
	//accel config 8g
	MPU9250_writeReg(MPU9250_ADDRESS, ACCEL_CONFIG, 0x10);
 8000ee2:	2210      	movs	r2, #16
 8000ee4:	211c      	movs	r1, #28
 8000ee6:	2068      	movs	r0, #104	; 0x68
 8000ee8:	f000 fb9a 	bl	8001620 <MPU9250_writeReg>

}
 8000eec:	bf00      	nop
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <MPU9250_calibrate>:

//void calibrateMPU9250(float * dest1, float * dest2)
void MPU9250_calibrate()
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b08a      	sub	sp, #40	; 0x28
 8000ef4:	af00      	add	r7, sp, #0
    uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
    uint16_t ii, packet_count, fifo_count;
    //int32_t gyro_bias[3]  = {0, 0, 0}, accel_bias[3] = {0, 0, 0};

    // reset device
    MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 8000ef6:	2280      	movs	r2, #128	; 0x80
 8000ef8:	216b      	movs	r1, #107	; 0x6b
 8000efa:	2068      	movs	r0, #104	; 0x68
 8000efc:	f000 fb90 	bl	8001620 <MPU9250_writeReg>
    HAL_Delay(100);
 8000f00:	2064      	movs	r0, #100	; 0x64
 8000f02:	f003 fe31 	bl	8004b68 <HAL_Delay>

    // get stable time source; Auto select clock source to be PLL gyroscope reference if ready
    // else use the internal oscillator, bits 2:0 = 001
    MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x01);
 8000f06:	2201      	movs	r2, #1
 8000f08:	216b      	movs	r1, #107	; 0x6b
 8000f0a:	2068      	movs	r0, #104	; 0x68
 8000f0c:	f000 fb88 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_2, 0x00);
 8000f10:	2200      	movs	r2, #0
 8000f12:	216c      	movs	r1, #108	; 0x6c
 8000f14:	2068      	movs	r0, #104	; 0x68
 8000f16:	f000 fb83 	bl	8001620 <MPU9250_writeReg>
    HAL_Delay(200);
 8000f1a:	20c8      	movs	r0, #200	; 0xc8
 8000f1c:	f003 fe24 	bl	8004b68 <HAL_Delay>

    // Configure device for bias calculation
    MPU9250_writeReg(MPU9250_ADDRESS, INT_ENABLE, 0x00);   // Disable all interrupts
 8000f20:	2200      	movs	r2, #0
 8000f22:	2138      	movs	r1, #56	; 0x38
 8000f24:	2068      	movs	r0, #104	; 0x68
 8000f26:	f000 fb7b 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, FIFO_EN, 0x00);      // Disable FIFO
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	2123      	movs	r1, #35	; 0x23
 8000f2e:	2068      	movs	r0, #104	; 0x68
 8000f30:	f000 fb76 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x00);   // Turn on internal clock source
 8000f34:	2200      	movs	r2, #0
 8000f36:	216b      	movs	r1, #107	; 0x6b
 8000f38:	2068      	movs	r0, #104	; 0x68
 8000f3a:	f000 fb71 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, I2C_MST_CTRL, 0x00); // Disable I2C master
 8000f3e:	2200      	movs	r2, #0
 8000f40:	2124      	movs	r1, #36	; 0x24
 8000f42:	2068      	movs	r0, #104	; 0x68
 8000f44:	f000 fb6c 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, USER_CTRL, 0x00);    // Disable FIFO and I2C master modes
 8000f48:	2200      	movs	r2, #0
 8000f4a:	216a      	movs	r1, #106	; 0x6a
 8000f4c:	2068      	movs	r0, #104	; 0x68
 8000f4e:	f000 fb67 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, USER_CTRL, 0x0C);    // Reset FIFO and DMP
 8000f52:	220c      	movs	r2, #12
 8000f54:	216a      	movs	r1, #106	; 0x6a
 8000f56:	2068      	movs	r0, #104	; 0x68
 8000f58:	f000 fb62 	bl	8001620 <MPU9250_writeReg>
    HAL_Delay(15);
 8000f5c:	200f      	movs	r0, #15
 8000f5e:	f003 fe03 	bl	8004b68 <HAL_Delay>

    // Configure MPU6050 gyro and accelerometer for bias calculation
    MPU9250_writeReg(MPU9250_ADDRESS, CONFIG, 0x01);      // Set low-pass filter to 188 Hz
 8000f62:	2201      	movs	r2, #1
 8000f64:	211a      	movs	r1, #26
 8000f66:	2068      	movs	r0, #104	; 0x68
 8000f68:	f000 fb5a 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, SMPLRT_DIV, 0x00);  // Set sample rate to 1 kHz
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2119      	movs	r1, #25
 8000f70:	2068      	movs	r0, #104	; 0x68
 8000f72:	f000 fb55 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, GYRO_CONFIG, 0x00);  // Set gyro full-scale to 250 degrees per second, maximum sensitivity
 8000f76:	2200      	movs	r2, #0
 8000f78:	211b      	movs	r1, #27
 8000f7a:	2068      	movs	r0, #104	; 0x68
 8000f7c:	f000 fb50 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, ACCEL_CONFIG, 0x00); // Set accelerometer full-scale to 2 g, maximum sensitivity
 8000f80:	2200      	movs	r2, #0
 8000f82:	211c      	movs	r1, #28
 8000f84:	2068      	movs	r0, #104	; 0x68
 8000f86:	f000 fb4b 	bl	8001620 <MPU9250_writeReg>

    //uint16_t  gyrosensitivity  = 131;   // = 131 LSB/degrees/sec
    uint16_t  accelsensitivity = 16384;  // = 16384 LSB/g
 8000f8a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f8e:	84bb      	strh	r3, [r7, #36]	; 0x24

    // Configure FIFO to capture accelerometer and gyro data for bias calculation
    MPU9250_writeReg(MPU9250_ADDRESS, USER_CTRL, 0x40);   // Enable FIFO
 8000f90:	2240      	movs	r2, #64	; 0x40
 8000f92:	216a      	movs	r1, #106	; 0x6a
 8000f94:	2068      	movs	r0, #104	; 0x68
 8000f96:	f000 fb43 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, FIFO_EN, 0x78);     // Enable gyro and accelerometer sensors for FIFO  (max size 512 bytes in MPU-9150)
 8000f9a:	2278      	movs	r2, #120	; 0x78
 8000f9c:	2123      	movs	r1, #35	; 0x23
 8000f9e:	2068      	movs	r0, #104	; 0x68
 8000fa0:	f000 fb3e 	bl	8001620 <MPU9250_writeReg>
    HAL_Delay(40); // accumulate 40 samples in 40 milliseconds = 480 bytes
 8000fa4:	2028      	movs	r0, #40	; 0x28
 8000fa6:	f003 fddf 	bl	8004b68 <HAL_Delay>

    // At end of sample accumulation, turn off FIFO sensor read
    MPU9250_writeReg(MPU9250_ADDRESS, FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
 8000faa:	2200      	movs	r2, #0
 8000fac:	2123      	movs	r1, #35	; 0x23
 8000fae:	2068      	movs	r0, #104	; 0x68
 8000fb0:	f000 fb36 	bl	8001620 <MPU9250_writeReg>
    //readBytes(MPU9250_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
    fifo_count = MPU9250_readReg16Bit(MPU9250_ADDRESS, FIFO_COUNTH);
 8000fb4:	2172      	movs	r1, #114	; 0x72
 8000fb6:	2068      	movs	r0, #104	; 0x68
 8000fb8:	f000 fb72 	bl	80016a0 <MPU9250_readReg16Bit>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	847b      	strh	r3, [r7, #34]	; 0x22
    packet_count = fifo_count / 12;// How many sets of full gyro and accelerometer data for averaging
 8000fc0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000fc2:	4a58      	ldr	r2, [pc, #352]	; (8001124 <MPU9250_calibrate+0x234>)
 8000fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fc8:	08db      	lsrs	r3, r3, #3
 8000fca:	843b      	strh	r3, [r7, #32]

    for (ii = 0; ii < packet_count; ii++)
 8000fcc:	2300      	movs	r3, #0
 8000fce:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000fd0:	e06f      	b.n	80010b2 <MPU9250_calibrate+0x1c2>
    {
        int16_t accel_temp[3] = {0, 0, 0}, gyro_temp[3] = {0, 0, 0};
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	813b      	strh	r3, [r7, #8]
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	817b      	strh	r3, [r7, #10]
 8000fda:	2300      	movs	r3, #0
 8000fdc:	81bb      	strh	r3, [r7, #12]
 8000fde:	2300      	movs	r3, #0
 8000fe0:	803b      	strh	r3, [r7, #0]
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	807b      	strh	r3, [r7, #2]
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	80bb      	strh	r3, [r7, #4]
        MPU9250_readMulti(MPU9250_ADDRESS, FIFO_R_W, data, 12); // read data for averaging
 8000fea:	f107 0214 	add.w	r2, r7, #20
 8000fee:	230c      	movs	r3, #12
 8000ff0:	2174      	movs	r1, #116	; 0x74
 8000ff2:	2068      	movs	r0, #104	; 0x68
 8000ff4:	f000 fb74 	bl	80016e0 <MPU9250_readMulti>
        accel_temp[0] = (int16_t) (((int16_t)data[0] << 8) | data[1]  ) ;  // Form signed 16-bit integer for each sample in FIFO
 8000ff8:	7d3b      	ldrb	r3, [r7, #20]
 8000ffa:	021b      	lsls	r3, r3, #8
 8000ffc:	b21a      	sxth	r2, r3
 8000ffe:	7d7b      	ldrb	r3, [r7, #21]
 8001000:	b21b      	sxth	r3, r3
 8001002:	4313      	orrs	r3, r2
 8001004:	b21b      	sxth	r3, r3
 8001006:	813b      	strh	r3, [r7, #8]
        accel_temp[1] = (int16_t) (((int16_t)data[2] << 8) | data[3]  ) ;
 8001008:	7dbb      	ldrb	r3, [r7, #22]
 800100a:	021b      	lsls	r3, r3, #8
 800100c:	b21a      	sxth	r2, r3
 800100e:	7dfb      	ldrb	r3, [r7, #23]
 8001010:	b21b      	sxth	r3, r3
 8001012:	4313      	orrs	r3, r2
 8001014:	b21b      	sxth	r3, r3
 8001016:	817b      	strh	r3, [r7, #10]
        accel_temp[2] = (int16_t) (((int16_t)data[4] << 8) | data[5]  ) ;
 8001018:	7e3b      	ldrb	r3, [r7, #24]
 800101a:	021b      	lsls	r3, r3, #8
 800101c:	b21a      	sxth	r2, r3
 800101e:	7e7b      	ldrb	r3, [r7, #25]
 8001020:	b21b      	sxth	r3, r3
 8001022:	4313      	orrs	r3, r2
 8001024:	b21b      	sxth	r3, r3
 8001026:	81bb      	strh	r3, [r7, #12]
        gyro_temp[0]  = (int16_t) (((int16_t)data[6] << 8) | data[7]  ) ;
 8001028:	7ebb      	ldrb	r3, [r7, #26]
 800102a:	021b      	lsls	r3, r3, #8
 800102c:	b21a      	sxth	r2, r3
 800102e:	7efb      	ldrb	r3, [r7, #27]
 8001030:	b21b      	sxth	r3, r3
 8001032:	4313      	orrs	r3, r2
 8001034:	b21b      	sxth	r3, r3
 8001036:	803b      	strh	r3, [r7, #0]
        gyro_temp[1]  = (int16_t) (((int16_t)data[8] << 8) | data[9]  ) ;
 8001038:	7f3b      	ldrb	r3, [r7, #28]
 800103a:	021b      	lsls	r3, r3, #8
 800103c:	b21a      	sxth	r2, r3
 800103e:	7f7b      	ldrb	r3, [r7, #29]
 8001040:	b21b      	sxth	r3, r3
 8001042:	4313      	orrs	r3, r2
 8001044:	b21b      	sxth	r3, r3
 8001046:	807b      	strh	r3, [r7, #2]
        gyro_temp[2]  = (int16_t) (((int16_t)data[10] << 8) | data[11]) ;
 8001048:	7fbb      	ldrb	r3, [r7, #30]
 800104a:	021b      	lsls	r3, r3, #8
 800104c:	b21a      	sxth	r2, r3
 800104e:	7ffb      	ldrb	r3, [r7, #31]
 8001050:	b21b      	sxth	r3, r3
 8001052:	4313      	orrs	r3, r2
 8001054:	b21b      	sxth	r3, r3
 8001056:	80bb      	strh	r3, [r7, #4]

        accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 8001058:	4b33      	ldr	r3, [pc, #204]	; (8001128 <MPU9250_calibrate+0x238>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001060:	4413      	add	r3, r2
 8001062:	4a31      	ldr	r2, [pc, #196]	; (8001128 <MPU9250_calibrate+0x238>)
 8001064:	6013      	str	r3, [r2, #0]
        accel_bias[1] += (int32_t) accel_temp[1];
 8001066:	4b30      	ldr	r3, [pc, #192]	; (8001128 <MPU9250_calibrate+0x238>)
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800106e:	4413      	add	r3, r2
 8001070:	4a2d      	ldr	r2, [pc, #180]	; (8001128 <MPU9250_calibrate+0x238>)
 8001072:	6053      	str	r3, [r2, #4]
        accel_bias[2] += (int32_t) accel_temp[2];
 8001074:	4b2c      	ldr	r3, [pc, #176]	; (8001128 <MPU9250_calibrate+0x238>)
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800107c:	4413      	add	r3, r2
 800107e:	4a2a      	ldr	r2, [pc, #168]	; (8001128 <MPU9250_calibrate+0x238>)
 8001080:	6093      	str	r3, [r2, #8]
        gyro_bias[0]  += (int32_t) gyro_temp[0];
 8001082:	4b2a      	ldr	r3, [pc, #168]	; (800112c <MPU9250_calibrate+0x23c>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f9b7 2000 	ldrsh.w	r2, [r7]
 800108a:	4413      	add	r3, r2
 800108c:	4a27      	ldr	r2, [pc, #156]	; (800112c <MPU9250_calibrate+0x23c>)
 800108e:	6013      	str	r3, [r2, #0]
        gyro_bias[1]  += (int32_t) gyro_temp[1];
 8001090:	4b26      	ldr	r3, [pc, #152]	; (800112c <MPU9250_calibrate+0x23c>)
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001098:	4413      	add	r3, r2
 800109a:	4a24      	ldr	r2, [pc, #144]	; (800112c <MPU9250_calibrate+0x23c>)
 800109c:	6053      	str	r3, [r2, #4]
        gyro_bias[2]  += (int32_t) gyro_temp[2];
 800109e:	4b23      	ldr	r3, [pc, #140]	; (800112c <MPU9250_calibrate+0x23c>)
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80010a6:	4413      	add	r3, r2
 80010a8:	4a20      	ldr	r2, [pc, #128]	; (800112c <MPU9250_calibrate+0x23c>)
 80010aa:	6093      	str	r3, [r2, #8]
    for (ii = 0; ii < packet_count; ii++)
 80010ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80010ae:	3301      	adds	r3, #1
 80010b0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80010b2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80010b4:	8c3b      	ldrh	r3, [r7, #32]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d38b      	bcc.n	8000fd2 <MPU9250_calibrate+0xe2>
    }
    accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 80010ba:	4b1b      	ldr	r3, [pc, #108]	; (8001128 <MPU9250_calibrate+0x238>)
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	8c3b      	ldrh	r3, [r7, #32]
 80010c0:	fb92 f3f3 	sdiv	r3, r2, r3
 80010c4:	4a18      	ldr	r2, [pc, #96]	; (8001128 <MPU9250_calibrate+0x238>)
 80010c6:	6013      	str	r3, [r2, #0]
    accel_bias[1] /= (int32_t) packet_count;
 80010c8:	4b17      	ldr	r3, [pc, #92]	; (8001128 <MPU9250_calibrate+0x238>)
 80010ca:	685a      	ldr	r2, [r3, #4]
 80010cc:	8c3b      	ldrh	r3, [r7, #32]
 80010ce:	fb92 f3f3 	sdiv	r3, r2, r3
 80010d2:	4a15      	ldr	r2, [pc, #84]	; (8001128 <MPU9250_calibrate+0x238>)
 80010d4:	6053      	str	r3, [r2, #4]
    accel_bias[2] /= (int32_t) packet_count;
 80010d6:	4b14      	ldr	r3, [pc, #80]	; (8001128 <MPU9250_calibrate+0x238>)
 80010d8:	689a      	ldr	r2, [r3, #8]
 80010da:	8c3b      	ldrh	r3, [r7, #32]
 80010dc:	fb92 f3f3 	sdiv	r3, r2, r3
 80010e0:	4a11      	ldr	r2, [pc, #68]	; (8001128 <MPU9250_calibrate+0x238>)
 80010e2:	6093      	str	r3, [r2, #8]
    gyro_bias[0]  /= (int32_t) packet_count;
 80010e4:	4b11      	ldr	r3, [pc, #68]	; (800112c <MPU9250_calibrate+0x23c>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	8c3b      	ldrh	r3, [r7, #32]
 80010ea:	fb92 f3f3 	sdiv	r3, r2, r3
 80010ee:	4a0f      	ldr	r2, [pc, #60]	; (800112c <MPU9250_calibrate+0x23c>)
 80010f0:	6013      	str	r3, [r2, #0]
    gyro_bias[1]  /= (int32_t) packet_count;
 80010f2:	4b0e      	ldr	r3, [pc, #56]	; (800112c <MPU9250_calibrate+0x23c>)
 80010f4:	685a      	ldr	r2, [r3, #4]
 80010f6:	8c3b      	ldrh	r3, [r7, #32]
 80010f8:	fb92 f3f3 	sdiv	r3, r2, r3
 80010fc:	4a0b      	ldr	r2, [pc, #44]	; (800112c <MPU9250_calibrate+0x23c>)
 80010fe:	6053      	str	r3, [r2, #4]
    gyro_bias[2]  /= (int32_t) packet_count;
 8001100:	4b0a      	ldr	r3, [pc, #40]	; (800112c <MPU9250_calibrate+0x23c>)
 8001102:	689a      	ldr	r2, [r3, #8]
 8001104:	8c3b      	ldrh	r3, [r7, #32]
 8001106:	fb92 f3f3 	sdiv	r3, r2, r3
 800110a:	4a08      	ldr	r2, [pc, #32]	; (800112c <MPU9250_calibrate+0x23c>)
 800110c:	6093      	str	r3, [r2, #8]

    if(accel_bias[2] > 0L) {accel_bias[2] -= (int32_t) accelsensitivity;}  // Remove gravity from the z-axis accelerometer bias calculation
 800110e:	4b06      	ldr	r3, [pc, #24]	; (8001128 <MPU9250_calibrate+0x238>)
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	2b00      	cmp	r3, #0
 8001114:	dd0c      	ble.n	8001130 <MPU9250_calibrate+0x240>
 8001116:	4b04      	ldr	r3, [pc, #16]	; (8001128 <MPU9250_calibrate+0x238>)
 8001118:	689a      	ldr	r2, [r3, #8]
 800111a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800111c:	1ad3      	subs	r3, r2, r3
 800111e:	4a02      	ldr	r2, [pc, #8]	; (8001128 <MPU9250_calibrate+0x238>)
 8001120:	6093      	str	r3, [r2, #8]
 8001122:	e00b      	b.n	800113c <MPU9250_calibrate+0x24c>
 8001124:	aaaaaaab 	.word	0xaaaaaaab
 8001128:	200004a0 	.word	0x200004a0
 800112c:	20000494 	.word	0x20000494
    else {accel_bias[2] += (int32_t) accelsensitivity;}
 8001130:	4b78      	ldr	r3, [pc, #480]	; (8001314 <MPU9250_calibrate+0x424>)
 8001132:	689a      	ldr	r2, [r3, #8]
 8001134:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001136:	4413      	add	r3, r2
 8001138:	4a76      	ldr	r2, [pc, #472]	; (8001314 <MPU9250_calibrate+0x424>)
 800113a:	6093      	str	r3, [r2, #8]

    // Construct the gyro biases for push to the hardware gyro bias registers, which are reset to zero upon device startup
    data[0] = (-gyro_bias[0] / 4  >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 800113c:	4b76      	ldr	r3, [pc, #472]	; (8001318 <MPU9250_calibrate+0x428>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	425b      	negs	r3, r3
 8001142:	2b00      	cmp	r3, #0
 8001144:	da00      	bge.n	8001148 <MPU9250_calibrate+0x258>
 8001146:	3303      	adds	r3, #3
 8001148:	109b      	asrs	r3, r3, #2
 800114a:	121b      	asrs	r3, r3, #8
 800114c:	b2db      	uxtb	r3, r3
 800114e:	753b      	strb	r3, [r7, #20]
    data[1] = (-gyro_bias[0] / 4)       & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
 8001150:	4b71      	ldr	r3, [pc, #452]	; (8001318 <MPU9250_calibrate+0x428>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	425b      	negs	r3, r3
 8001156:	2b00      	cmp	r3, #0
 8001158:	da00      	bge.n	800115c <MPU9250_calibrate+0x26c>
 800115a:	3303      	adds	r3, #3
 800115c:	109b      	asrs	r3, r3, #2
 800115e:	b2db      	uxtb	r3, r3
 8001160:	757b      	strb	r3, [r7, #21]
    data[2] = (-gyro_bias[1] / 4  >> 8) & 0xFF;
 8001162:	4b6d      	ldr	r3, [pc, #436]	; (8001318 <MPU9250_calibrate+0x428>)
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	425b      	negs	r3, r3
 8001168:	2b00      	cmp	r3, #0
 800116a:	da00      	bge.n	800116e <MPU9250_calibrate+0x27e>
 800116c:	3303      	adds	r3, #3
 800116e:	109b      	asrs	r3, r3, #2
 8001170:	121b      	asrs	r3, r3, #8
 8001172:	b2db      	uxtb	r3, r3
 8001174:	75bb      	strb	r3, [r7, #22]
    data[3] = (-gyro_bias[1] / 4)       & 0xFF;
 8001176:	4b68      	ldr	r3, [pc, #416]	; (8001318 <MPU9250_calibrate+0x428>)
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	425b      	negs	r3, r3
 800117c:	2b00      	cmp	r3, #0
 800117e:	da00      	bge.n	8001182 <MPU9250_calibrate+0x292>
 8001180:	3303      	adds	r3, #3
 8001182:	109b      	asrs	r3, r3, #2
 8001184:	b2db      	uxtb	r3, r3
 8001186:	75fb      	strb	r3, [r7, #23]
    data[4] = (-gyro_bias[2] / 4  >> 8) & 0xFF;
 8001188:	4b63      	ldr	r3, [pc, #396]	; (8001318 <MPU9250_calibrate+0x428>)
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	425b      	negs	r3, r3
 800118e:	2b00      	cmp	r3, #0
 8001190:	da00      	bge.n	8001194 <MPU9250_calibrate+0x2a4>
 8001192:	3303      	adds	r3, #3
 8001194:	109b      	asrs	r3, r3, #2
 8001196:	121b      	asrs	r3, r3, #8
 8001198:	b2db      	uxtb	r3, r3
 800119a:	763b      	strb	r3, [r7, #24]
    data[5] = (-gyro_bias[2] / 4)       & 0xFF;
 800119c:	4b5e      	ldr	r3, [pc, #376]	; (8001318 <MPU9250_calibrate+0x428>)
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	425b      	negs	r3, r3
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	da00      	bge.n	80011a8 <MPU9250_calibrate+0x2b8>
 80011a6:	3303      	adds	r3, #3
 80011a8:	109b      	asrs	r3, r3, #2
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	767b      	strb	r3, [r7, #25]

    // Push gyro biases to hardware registers
    MPU9250_writeReg(MPU9250_ADDRESS, XG_OFFSET_H, data[0]);
 80011ae:	7d3b      	ldrb	r3, [r7, #20]
 80011b0:	461a      	mov	r2, r3
 80011b2:	2113      	movs	r1, #19
 80011b4:	2068      	movs	r0, #104	; 0x68
 80011b6:	f000 fa33 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, XG_OFFSET_L, data[1]);
 80011ba:	7d7b      	ldrb	r3, [r7, #21]
 80011bc:	461a      	mov	r2, r3
 80011be:	2114      	movs	r1, #20
 80011c0:	2068      	movs	r0, #104	; 0x68
 80011c2:	f000 fa2d 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, YG_OFFSET_H, data[2]);
 80011c6:	7dbb      	ldrb	r3, [r7, #22]
 80011c8:	461a      	mov	r2, r3
 80011ca:	2115      	movs	r1, #21
 80011cc:	2068      	movs	r0, #104	; 0x68
 80011ce:	f000 fa27 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, YG_OFFSET_L, data[3]);
 80011d2:	7dfb      	ldrb	r3, [r7, #23]
 80011d4:	461a      	mov	r2, r3
 80011d6:	2116      	movs	r1, #22
 80011d8:	2068      	movs	r0, #104	; 0x68
 80011da:	f000 fa21 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, ZG_OFFSET_H, data[4]);
 80011de:	7e3b      	ldrb	r3, [r7, #24]
 80011e0:	461a      	mov	r2, r3
 80011e2:	2117      	movs	r1, #23
 80011e4:	2068      	movs	r0, #104	; 0x68
 80011e6:	f000 fa1b 	bl	8001620 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, ZG_OFFSET_L, data[5]);
 80011ea:	7e7b      	ldrb	r3, [r7, #25]
 80011ec:	461a      	mov	r2, r3
 80011ee:	2118      	movs	r1, #24
 80011f0:	2068      	movs	r0, #104	; 0x68
 80011f2:	f000 fa15 	bl	8001620 <MPU9250_writeReg>
    // the accelerometer biases calculated above must be divided by 8.


     //int32_t accel_bias_reg[3] = {0, 0, 0}; // A place to hold the factory accelerometer trim biases
     //readBytes(MPU9250_ADDRESS, XA_OFFSET_H, 2, &data[0]); // Read factory accelerometer trim values
     data[0] = MPU9250_readReg(MPU9250_ADDRESS, XA_OFFSET_H);
 80011f6:	2177      	movs	r1, #119	; 0x77
 80011f8:	2068      	movs	r0, #104	; 0x68
 80011fa:	f000 fa31 	bl	8001660 <MPU9250_readReg>
 80011fe:	4603      	mov	r3, r0
 8001200:	753b      	strb	r3, [r7, #20]
     data[1] = MPU9250_readReg(MPU9250_ADDRESS, XA_OFFSET_L);
 8001202:	2178      	movs	r1, #120	; 0x78
 8001204:	2068      	movs	r0, #104	; 0x68
 8001206:	f000 fa2b 	bl	8001660 <MPU9250_readReg>
 800120a:	4603      	mov	r3, r0
 800120c:	757b      	strb	r3, [r7, #21]
     data[2] = MPU9250_readReg(MPU9250_ADDRESS, YA_OFFSET_H);
 800120e:	217a      	movs	r1, #122	; 0x7a
 8001210:	2068      	movs	r0, #104	; 0x68
 8001212:	f000 fa25 	bl	8001660 <MPU9250_readReg>
 8001216:	4603      	mov	r3, r0
 8001218:	75bb      	strb	r3, [r7, #22]
     data[3] = MPU9250_readReg(MPU9250_ADDRESS, YA_OFFSET_L);
 800121a:	217b      	movs	r1, #123	; 0x7b
 800121c:	2068      	movs	r0, #104	; 0x68
 800121e:	f000 fa1f 	bl	8001660 <MPU9250_readReg>
 8001222:	4603      	mov	r3, r0
 8001224:	75fb      	strb	r3, [r7, #23]
     data[4] = MPU9250_readReg(MPU9250_ADDRESS, ZA_OFFSET_H);
 8001226:	217d      	movs	r1, #125	; 0x7d
 8001228:	2068      	movs	r0, #104	; 0x68
 800122a:	f000 fa19 	bl	8001660 <MPU9250_readReg>
 800122e:	4603      	mov	r3, r0
 8001230:	763b      	strb	r3, [r7, #24]
     data[5] = MPU9250_readReg(MPU9250_ADDRESS, ZA_OFFSET_L);
 8001232:	217e      	movs	r1, #126	; 0x7e
 8001234:	2068      	movs	r0, #104	; 0x68
 8001236:	f000 fa13 	bl	8001660 <MPU9250_readReg>
 800123a:	4603      	mov	r3, r0
 800123c:	767b      	strb	r3, [r7, #25]
     accel_bias_reg[0] = (int32_t) (((int16_t)data[0] << 8) | data[1]  );
 800123e:	7d3b      	ldrb	r3, [r7, #20]
 8001240:	021b      	lsls	r3, r3, #8
 8001242:	7d7a      	ldrb	r2, [r7, #21]
 8001244:	4313      	orrs	r3, r2
 8001246:	4a35      	ldr	r2, [pc, #212]	; (800131c <MPU9250_calibrate+0x42c>)
 8001248:	6013      	str	r3, [r2, #0]
     accel_bias_reg[1] = (int32_t) (((int16_t)data[2] << 8) | data[3]  );
 800124a:	7dbb      	ldrb	r3, [r7, #22]
 800124c:	021b      	lsls	r3, r3, #8
 800124e:	7dfa      	ldrb	r2, [r7, #23]
 8001250:	4313      	orrs	r3, r2
 8001252:	4a32      	ldr	r2, [pc, #200]	; (800131c <MPU9250_calibrate+0x42c>)
 8001254:	6053      	str	r3, [r2, #4]
     accel_bias_reg[2] = (int32_t) (((int16_t)data[4] << 8) | data[5]  );
 8001256:	7e3b      	ldrb	r3, [r7, #24]
 8001258:	021b      	lsls	r3, r3, #8
 800125a:	7e7a      	ldrb	r2, [r7, #25]
 800125c:	4313      	orrs	r3, r2
 800125e:	4a2f      	ldr	r2, [pc, #188]	; (800131c <MPU9250_calibrate+0x42c>)
 8001260:	6093      	str	r3, [r2, #8]
//     accel_bias_reg[1] = (int32_t) (((int16_t)data[0] << 8) | data[1]);
//     readBytes(MPU9250_ADDRESS, ZA_OFFSET_H, 2, &data[0]);
//     accel_bias_reg[2] = (int32_t) (((int16_t)data[0] << 8) | data[1]);

     //uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
     uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias axis
 8001262:	2300      	movs	r3, #0
 8001264:	743b      	strb	r3, [r7, #16]
 8001266:	2300      	movs	r3, #0
 8001268:	747b      	strb	r3, [r7, #17]
 800126a:	2300      	movs	r3, #0
 800126c:	74bb      	strb	r3, [r7, #18]
    // for(ii = 0; ii < 3; ii++) {
    //     if((accel_bias_reg[ii] & mask)) mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
    // }

     // Construct total accelerometer bias, including calculated average accelerometer bias from above
     accel_bias_reg[0] -= (accel_bias[0] / 8); // Subtract calculated averaged accelerometer bias scaled to 2048 LSB/g (16 g full scale)
 800126e:	4b2b      	ldr	r3, [pc, #172]	; (800131c <MPU9250_calibrate+0x42c>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	4b28      	ldr	r3, [pc, #160]	; (8001314 <MPU9250_calibrate+0x424>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	da00      	bge.n	800127c <MPU9250_calibrate+0x38c>
 800127a:	3307      	adds	r3, #7
 800127c:	10db      	asrs	r3, r3, #3
 800127e:	425b      	negs	r3, r3
 8001280:	4413      	add	r3, r2
 8001282:	4a26      	ldr	r2, [pc, #152]	; (800131c <MPU9250_calibrate+0x42c>)
 8001284:	6013      	str	r3, [r2, #0]
     accel_bias_reg[1] -= (accel_bias[1] / 8);
 8001286:	4b25      	ldr	r3, [pc, #148]	; (800131c <MPU9250_calibrate+0x42c>)
 8001288:	685a      	ldr	r2, [r3, #4]
 800128a:	4b22      	ldr	r3, [pc, #136]	; (8001314 <MPU9250_calibrate+0x424>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	2b00      	cmp	r3, #0
 8001290:	da00      	bge.n	8001294 <MPU9250_calibrate+0x3a4>
 8001292:	3307      	adds	r3, #7
 8001294:	10db      	asrs	r3, r3, #3
 8001296:	425b      	negs	r3, r3
 8001298:	4413      	add	r3, r2
 800129a:	4a20      	ldr	r2, [pc, #128]	; (800131c <MPU9250_calibrate+0x42c>)
 800129c:	6053      	str	r3, [r2, #4]
     accel_bias_reg[2] -= (accel_bias[2] / 8);
 800129e:	4b1f      	ldr	r3, [pc, #124]	; (800131c <MPU9250_calibrate+0x42c>)
 80012a0:	689a      	ldr	r2, [r3, #8]
 80012a2:	4b1c      	ldr	r3, [pc, #112]	; (8001314 <MPU9250_calibrate+0x424>)
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	da00      	bge.n	80012ac <MPU9250_calibrate+0x3bc>
 80012aa:	3307      	adds	r3, #7
 80012ac:	10db      	asrs	r3, r3, #3
 80012ae:	425b      	negs	r3, r3
 80012b0:	4413      	add	r3, r2
 80012b2:	4a1a      	ldr	r2, [pc, #104]	; (800131c <MPU9250_calibrate+0x42c>)
 80012b4:	6093      	str	r3, [r2, #8]

     data[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 80012b6:	4b19      	ldr	r3, [pc, #100]	; (800131c <MPU9250_calibrate+0x42c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	121b      	asrs	r3, r3, #8
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	753b      	strb	r3, [r7, #20]
     data[1] = (accel_bias_reg[0])      & 0xFF;
 80012c0:	4b16      	ldr	r3, [pc, #88]	; (800131c <MPU9250_calibrate+0x42c>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	757b      	strb	r3, [r7, #21]
     data[1] = data[1] | mask_bit[0]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 80012c8:	7d7a      	ldrb	r2, [r7, #21]
 80012ca:	7c3b      	ldrb	r3, [r7, #16]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	757b      	strb	r3, [r7, #21]
     data[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 80012d2:	4b12      	ldr	r3, [pc, #72]	; (800131c <MPU9250_calibrate+0x42c>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	121b      	asrs	r3, r3, #8
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	75bb      	strb	r3, [r7, #22]
     data[3] = (accel_bias_reg[1])      & 0xFF;
 80012dc:	4b0f      	ldr	r3, [pc, #60]	; (800131c <MPU9250_calibrate+0x42c>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	75fb      	strb	r3, [r7, #23]
     data[3] = data[3] | mask_bit[1]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 80012e4:	7dfa      	ldrb	r2, [r7, #23]
 80012e6:	7c7b      	ldrb	r3, [r7, #17]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	75fb      	strb	r3, [r7, #23]
     data[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 80012ee:	4b0b      	ldr	r3, [pc, #44]	; (800131c <MPU9250_calibrate+0x42c>)
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	121b      	asrs	r3, r3, #8
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	763b      	strb	r3, [r7, #24]
     data[5] = (accel_bias_reg[2])      & 0xFF;
 80012f8:	4b08      	ldr	r3, [pc, #32]	; (800131c <MPU9250_calibrate+0x42c>)
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	767b      	strb	r3, [r7, #25]
     data[5] = data[5] | mask_bit[2]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8001300:	7e7a      	ldrb	r2, [r7, #25]
 8001302:	7cbb      	ldrb	r3, [r7, #18]
 8001304:	4313      	orrs	r3, r2
 8001306:	b2db      	uxtb	r3, r3
 8001308:	767b      	strb	r3, [r7, #25]
//     MPU9250_writeReg(MPU9250_ADDRESS, YA_OFFSET_H, data[2]);
//     MPU9250_writeReg(MPU9250_ADDRESS, YA_OFFSET_L, data[3]);
//     MPU9250_writeReg(MPU9250_ADDRESS, ZA_OFFSET_H, data[4]);
//     MPU9250_writeReg(MPU9250_ADDRESS, ZA_OFFSET_L, data[5]);

}
 800130a:	bf00      	nop
 800130c:	3728      	adds	r7, #40	; 0x28
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	200004a0 	.word	0x200004a0
 8001318:	20000494 	.word	0x20000494
 800131c:	200004ac 	.word	0x200004ac

08001320 <MPU9250_getAllData>:

void MPU9250_getAllData(int16_t *Data)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b086      	sub	sp, #24
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
	uint8_t buffer[12];
	buffer[0] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_XOUT_H);
 8001328:	2143      	movs	r1, #67	; 0x43
 800132a:	2068      	movs	r0, #104	; 0x68
 800132c:	f000 f998 	bl	8001660 <MPU9250_readReg>
 8001330:	4603      	mov	r3, r0
 8001332:	733b      	strb	r3, [r7, #12]
	buffer[1] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_XOUT_L);
 8001334:	2144      	movs	r1, #68	; 0x44
 8001336:	2068      	movs	r0, #104	; 0x68
 8001338:	f000 f992 	bl	8001660 <MPU9250_readReg>
 800133c:	4603      	mov	r3, r0
 800133e:	737b      	strb	r3, [r7, #13]
	buffer[2] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_YOUT_H);
 8001340:	2145      	movs	r1, #69	; 0x45
 8001342:	2068      	movs	r0, #104	; 0x68
 8001344:	f000 f98c 	bl	8001660 <MPU9250_readReg>
 8001348:	4603      	mov	r3, r0
 800134a:	73bb      	strb	r3, [r7, #14]
	buffer[3] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_YOUT_L);
 800134c:	2146      	movs	r1, #70	; 0x46
 800134e:	2068      	movs	r0, #104	; 0x68
 8001350:	f000 f986 	bl	8001660 <MPU9250_readReg>
 8001354:	4603      	mov	r3, r0
 8001356:	73fb      	strb	r3, [r7, #15]
	buffer[4] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_ZOUT_H);
 8001358:	2147      	movs	r1, #71	; 0x47
 800135a:	2068      	movs	r0, #104	; 0x68
 800135c:	f000 f980 	bl	8001660 <MPU9250_readReg>
 8001360:	4603      	mov	r3, r0
 8001362:	743b      	strb	r3, [r7, #16]
	buffer[5] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_ZOUT_L);
 8001364:	2148      	movs	r1, #72	; 0x48
 8001366:	2068      	movs	r0, #104	; 0x68
 8001368:	f000 f97a 	bl	8001660 <MPU9250_readReg>
 800136c:	4603      	mov	r3, r0
 800136e:	747b      	strb	r3, [r7, #17]
	buffer[6] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_XOUT_H);
 8001370:	213b      	movs	r1, #59	; 0x3b
 8001372:	2068      	movs	r0, #104	; 0x68
 8001374:	f000 f974 	bl	8001660 <MPU9250_readReg>
 8001378:	4603      	mov	r3, r0
 800137a:	74bb      	strb	r3, [r7, #18]
	buffer[7] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_XOUT_L);
 800137c:	213c      	movs	r1, #60	; 0x3c
 800137e:	2068      	movs	r0, #104	; 0x68
 8001380:	f000 f96e 	bl	8001660 <MPU9250_readReg>
 8001384:	4603      	mov	r3, r0
 8001386:	74fb      	strb	r3, [r7, #19]
	buffer[8] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_YOUT_H);
 8001388:	213d      	movs	r1, #61	; 0x3d
 800138a:	2068      	movs	r0, #104	; 0x68
 800138c:	f000 f968 	bl	8001660 <MPU9250_readReg>
 8001390:	4603      	mov	r3, r0
 8001392:	753b      	strb	r3, [r7, #20]
	buffer[9] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_YOUT_L);
 8001394:	213e      	movs	r1, #62	; 0x3e
 8001396:	2068      	movs	r0, #104	; 0x68
 8001398:	f000 f962 	bl	8001660 <MPU9250_readReg>
 800139c:	4603      	mov	r3, r0
 800139e:	757b      	strb	r3, [r7, #21]
	buffer[10] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_ZOUT_H);
 80013a0:	213f      	movs	r1, #63	; 0x3f
 80013a2:	2068      	movs	r0, #104	; 0x68
 80013a4:	f000 f95c 	bl	8001660 <MPU9250_readReg>
 80013a8:	4603      	mov	r3, r0
 80013aa:	75bb      	strb	r3, [r7, #22]
	buffer[11] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_ZOUT_L);
 80013ac:	2140      	movs	r1, #64	; 0x40
 80013ae:	2068      	movs	r0, #104	; 0x68
 80013b0:	f000 f956 	bl	8001660 <MPU9250_readReg>
 80013b4:	4603      	mov	r3, r0
 80013b6:	75fb      	strb	r3, [r7, #23]
	gyroX=(((int16_t)((uint16_t)buffer[0] << 8) + buffer[1]))/65.5f*3.14f/180.0f;
 80013b8:	7b3b      	ldrb	r3, [r7, #12]
 80013ba:	021b      	lsls	r3, r3, #8
 80013bc:	b21b      	sxth	r3, r3
 80013be:	461a      	mov	r2, r3
 80013c0:	7b7b      	ldrb	r3, [r7, #13]
 80013c2:	4413      	add	r3, r2
 80013c4:	ee07 3a90 	vmov	s15, r3
 80013c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013cc:	eddf 6a53 	vldr	s13, [pc, #332]	; 800151c <MPU9250_getAllData+0x1fc>
 80013d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013d4:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8001520 <MPU9250_getAllData+0x200>
 80013d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013dc:	eddf 6a51 	vldr	s13, [pc, #324]	; 8001524 <MPU9250_getAllData+0x204>
 80013e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013e4:	4b50      	ldr	r3, [pc, #320]	; (8001528 <MPU9250_getAllData+0x208>)
 80013e6:	edc3 7a00 	vstr	s15, [r3]
	gyroY=(((int16_t)((uint16_t)buffer[2] << 8) + buffer[3]))/65.5f*3.14f/180.0f;
 80013ea:	7bbb      	ldrb	r3, [r7, #14]
 80013ec:	021b      	lsls	r3, r3, #8
 80013ee:	b21b      	sxth	r3, r3
 80013f0:	461a      	mov	r2, r3
 80013f2:	7bfb      	ldrb	r3, [r7, #15]
 80013f4:	4413      	add	r3, r2
 80013f6:	ee07 3a90 	vmov	s15, r3
 80013fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013fe:	eddf 6a47 	vldr	s13, [pc, #284]	; 800151c <MPU9250_getAllData+0x1fc>
 8001402:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001406:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8001520 <MPU9250_getAllData+0x200>
 800140a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800140e:	eddf 6a45 	vldr	s13, [pc, #276]	; 8001524 <MPU9250_getAllData+0x204>
 8001412:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001416:	4b45      	ldr	r3, [pc, #276]	; (800152c <MPU9250_getAllData+0x20c>)
 8001418:	edc3 7a00 	vstr	s15, [r3]
	gyroZ=(((int16_t)((uint16_t)buffer[4] << 8) + buffer[5]))/65.5f*3.14f/180.0f;
 800141c:	7c3b      	ldrb	r3, [r7, #16]
 800141e:	021b      	lsls	r3, r3, #8
 8001420:	b21b      	sxth	r3, r3
 8001422:	461a      	mov	r2, r3
 8001424:	7c7b      	ldrb	r3, [r7, #17]
 8001426:	4413      	add	r3, r2
 8001428:	ee07 3a90 	vmov	s15, r3
 800142c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001430:	eddf 6a3a 	vldr	s13, [pc, #232]	; 800151c <MPU9250_getAllData+0x1fc>
 8001434:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001438:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001520 <MPU9250_getAllData+0x200>
 800143c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001440:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001524 <MPU9250_getAllData+0x204>
 8001444:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001448:	4b39      	ldr	r3, [pc, #228]	; (8001530 <MPU9250_getAllData+0x210>)
 800144a:	edc3 7a00 	vstr	s15, [r3]
//	accelX=((((int16_t)((uint16_t)buffer[6] << 8) + buffer[7])))/4096.0f*9.8f;
//	accelY=((((int16_t)((uint16_t)buffer[8] << 8) + buffer[9])))/4096.0f*9.8f;
	accelX=((((int16_t)((uint16_t)buffer[6] << 8) + buffer[7])))/4096.0f*9.8f;
 800144e:	7cbb      	ldrb	r3, [r7, #18]
 8001450:	021b      	lsls	r3, r3, #8
 8001452:	b21b      	sxth	r3, r3
 8001454:	461a      	mov	r2, r3
 8001456:	7cfb      	ldrb	r3, [r7, #19]
 8001458:	4413      	add	r3, r2
 800145a:	ee07 3a90 	vmov	s15, r3
 800145e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001462:	eddf 6a34 	vldr	s13, [pc, #208]	; 8001534 <MPU9250_getAllData+0x214>
 8001466:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800146a:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001538 <MPU9250_getAllData+0x218>
 800146e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001472:	4b32      	ldr	r3, [pc, #200]	; (800153c <MPU9250_getAllData+0x21c>)
 8001474:	edc3 7a00 	vstr	s15, [r3]
	accelY=((((int16_t)((uint16_t)buffer[8] << 8) + buffer[9])))/4096.0f*9.8f;
 8001478:	7d3b      	ldrb	r3, [r7, #20]
 800147a:	021b      	lsls	r3, r3, #8
 800147c:	b21b      	sxth	r3, r3
 800147e:	461a      	mov	r2, r3
 8001480:	7d7b      	ldrb	r3, [r7, #21]
 8001482:	4413      	add	r3, r2
 8001484:	ee07 3a90 	vmov	s15, r3
 8001488:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800148c:	eddf 6a29 	vldr	s13, [pc, #164]	; 8001534 <MPU9250_getAllData+0x214>
 8001490:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001494:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001538 <MPU9250_getAllData+0x218>
 8001498:	ee67 7a87 	vmul.f32	s15, s15, s14
 800149c:	4b28      	ldr	r3, [pc, #160]	; (8001540 <MPU9250_getAllData+0x220>)
 800149e:	edc3 7a00 	vstr	s15, [r3]
	accelZ=(((int16_t)((uint16_t)buffer[10] << 8) + buffer[11]))/4096.0f*9.8f;
 80014a2:	7dbb      	ldrb	r3, [r7, #22]
 80014a4:	021b      	lsls	r3, r3, #8
 80014a6:	b21b      	sxth	r3, r3
 80014a8:	461a      	mov	r2, r3
 80014aa:	7dfb      	ldrb	r3, [r7, #23]
 80014ac:	4413      	add	r3, r2
 80014ae:	ee07 3a90 	vmov	s15, r3
 80014b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014b6:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8001534 <MPU9250_getAllData+0x214>
 80014ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014be:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001538 <MPU9250_getAllData+0x218>
 80014c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014c6:	4b1f      	ldr	r3, [pc, #124]	; (8001544 <MPU9250_getAllData+0x224>)
 80014c8:	edc3 7a00 	vstr	s15, [r3]
	gyroX_filtered = filter(gyroX);
 80014cc:	4b16      	ldr	r3, [pc, #88]	; (8001528 <MPU9250_getAllData+0x208>)
 80014ce:	edd3 7a00 	vldr	s15, [r3]
 80014d2:	eeb0 0a67 	vmov.f32	s0, s15
 80014d6:	f000 f83d 	bl	8001554 <filter>
 80014da:	eef0 7a40 	vmov.f32	s15, s0
 80014de:	4b1a      	ldr	r3, [pc, #104]	; (8001548 <MPU9250_getAllData+0x228>)
 80014e0:	edc3 7a00 	vstr	s15, [r3]
	gyroY_filtered = filter(gyroY);
 80014e4:	4b11      	ldr	r3, [pc, #68]	; (800152c <MPU9250_getAllData+0x20c>)
 80014e6:	edd3 7a00 	vldr	s15, [r3]
 80014ea:	eeb0 0a67 	vmov.f32	s0, s15
 80014ee:	f000 f831 	bl	8001554 <filter>
 80014f2:	eef0 7a40 	vmov.f32	s15, s0
 80014f6:	4b15      	ldr	r3, [pc, #84]	; (800154c <MPU9250_getAllData+0x22c>)
 80014f8:	edc3 7a00 	vstr	s15, [r3]
	gyroZ_filtered = filter(gyroZ);
 80014fc:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <MPU9250_getAllData+0x210>)
 80014fe:	edd3 7a00 	vldr	s15, [r3]
 8001502:	eeb0 0a67 	vmov.f32	s0, s15
 8001506:	f000 f825 	bl	8001554 <filter>
 800150a:	eef0 7a40 	vmov.f32	s15, s0
 800150e:	4b10      	ldr	r3, [pc, #64]	; (8001550 <MPU9250_getAllData+0x230>)
 8001510:	edc3 7a00 	vstr	s15, [r3]
//	accelX=((((int16_t)((uint16_t)buffer[6] << 8) + buffer[7])));
//	accelY=((((int16_t)((uint16_t)buffer[8] << 8) + buffer[9])));
//	accelZ=((((int16_t)((uint16_t)buffer[10] << 8) + buffer[11])));
	//accelX_offset=(((int16_t)((uint16_t)buffer[6] << 8) + buffer[7]))/4096.0f*9.8f;
}
 8001514:	bf00      	nop
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	42830000 	.word	0x42830000
 8001520:	4048f5c3 	.word	0x4048f5c3
 8001524:	43340000 	.word	0x43340000
 8001528:	20004aa0 	.word	0x20004aa0
 800152c:	20004f48 	.word	0x20004f48
 8001530:	20004abc 	.word	0x20004abc
 8001534:	45800000 	.word	0x45800000
 8001538:	411ccccd 	.word	0x411ccccd
 800153c:	20004a1c 	.word	0x20004a1c
 8001540:	20004a14 	.word	0x20004a14
 8001544:	20004f00 	.word	0x20004f00
 8001548:	20004f04 	.word	0x20004f04
 800154c:	20004edc 	.word	0x20004edc
 8001550:	20004f4c 	.word	0x20004f4c

08001554 <filter>:

float filter(float val) { // 
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	ed87 0a01 	vstr	s0, [r7, #4]
	Pc = P + varProcess;
 800155e:	4b28      	ldr	r3, [pc, #160]	; (8001600 <filter+0xac>)
 8001560:	ed93 7a00 	vldr	s14, [r3]
 8001564:	4b27      	ldr	r3, [pc, #156]	; (8001604 <filter+0xb0>)
 8001566:	edd3 7a00 	vldr	s15, [r3]
 800156a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800156e:	4b26      	ldr	r3, [pc, #152]	; (8001608 <filter+0xb4>)
 8001570:	edc3 7a00 	vstr	s15, [r3]
	G = Pc/(Pc + varVolt);
 8001574:	4b24      	ldr	r3, [pc, #144]	; (8001608 <filter+0xb4>)
 8001576:	edd3 6a00 	vldr	s13, [r3]
 800157a:	4b23      	ldr	r3, [pc, #140]	; (8001608 <filter+0xb4>)
 800157c:	ed93 7a00 	vldr	s14, [r3]
 8001580:	4b22      	ldr	r3, [pc, #136]	; (800160c <filter+0xb8>)
 8001582:	edd3 7a00 	vldr	s15, [r3]
 8001586:	ee37 7a27 	vadd.f32	s14, s14, s15
 800158a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800158e:	4b20      	ldr	r3, [pc, #128]	; (8001610 <filter+0xbc>)
 8001590:	edc3 7a00 	vstr	s15, [r3]
	P = (1-G)*Pc;
 8001594:	4b1e      	ldr	r3, [pc, #120]	; (8001610 <filter+0xbc>)
 8001596:	edd3 7a00 	vldr	s15, [r3]
 800159a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800159e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015a2:	4b19      	ldr	r3, [pc, #100]	; (8001608 <filter+0xb4>)
 80015a4:	edd3 7a00 	vldr	s15, [r3]
 80015a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ac:	4b14      	ldr	r3, [pc, #80]	; (8001600 <filter+0xac>)
 80015ae:	edc3 7a00 	vstr	s15, [r3]
	Xp = Xe;
 80015b2:	4b18      	ldr	r3, [pc, #96]	; (8001614 <filter+0xc0>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a18      	ldr	r2, [pc, #96]	; (8001618 <filter+0xc4>)
 80015b8:	6013      	str	r3, [r2, #0]
	Zp = Xp;
 80015ba:	4b17      	ldr	r3, [pc, #92]	; (8001618 <filter+0xc4>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a17      	ldr	r2, [pc, #92]	; (800161c <filter+0xc8>)
 80015c0:	6013      	str	r3, [r2, #0]
	Xe = G*(val-Zp)+Xp; // "" 
 80015c2:	4b16      	ldr	r3, [pc, #88]	; (800161c <filter+0xc8>)
 80015c4:	edd3 7a00 	vldr	s15, [r3]
 80015c8:	ed97 7a01 	vldr	s14, [r7, #4]
 80015cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015d0:	4b0f      	ldr	r3, [pc, #60]	; (8001610 <filter+0xbc>)
 80015d2:	edd3 7a00 	vldr	s15, [r3]
 80015d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015da:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <filter+0xc4>)
 80015dc:	edd3 7a00 	vldr	s15, [r3]
 80015e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015e4:	4b0b      	ldr	r3, [pc, #44]	; (8001614 <filter+0xc0>)
 80015e6:	edc3 7a00 	vstr	s15, [r3]
return(Xe);
 80015ea:	4b0a      	ldr	r3, [pc, #40]	; (8001614 <filter+0xc0>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	ee07 3a90 	vmov	s15, r3
}
 80015f2:	eeb0 0a67 	vmov.f32	s0, s15
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	20000004 	.word	0x20000004
 8001604:	20000000 	.word	0x20000000
 8001608:	200004c4 	.word	0x200004c4
 800160c:	200004c0 	.word	0x200004c0
 8001610:	200004c8 	.word	0x200004c8
 8001614:	200004d4 	.word	0x200004d4
 8001618:	200004cc 	.word	0x200004cc
 800161c:	200004d0 	.word	0x200004d0

08001620 <MPU9250_writeReg>:

void MPU9250_writeReg(uint16_t Addr, uint8_t reg, uint8_t value)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af02      	add	r7, sp, #8
 8001626:	4603      	mov	r3, r0
 8001628:	80fb      	strh	r3, [r7, #6]
 800162a:	460b      	mov	r3, r1
 800162c:	717b      	strb	r3, [r7, #5]
 800162e:	4613      	mov	r3, r2
 8001630:	713b      	strb	r3, [r7, #4]
	uint8_t buf[2];
	buf[0] = reg;
 8001632:	797b      	ldrb	r3, [r7, #5]
 8001634:	733b      	strb	r3, [r7, #12]
	buf[1] = value;
 8001636:	793b      	ldrb	r3, [r7, #4]
 8001638:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(Addr << 1), buf, 2, 1000);
 800163a:	88fb      	ldrh	r3, [r7, #6]
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	b299      	uxth	r1, r3
 8001640:	f107 020c 	add.w	r2, r7, #12
 8001644:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	2302      	movs	r3, #2
 800164c:	4803      	ldr	r0, [pc, #12]	; (800165c <MPU9250_writeReg+0x3c>)
 800164e:	f004 fd09 	bl	8006064 <HAL_I2C_Master_Transmit>
}
 8001652:	bf00      	nop
 8001654:	3710      	adds	r7, #16
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20004a48 	.word	0x20004a48

08001660 <MPU9250_readReg>:
	HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(Addr << 1), buf, 5, 1000);
}

// Read an 8-bit register
uint8_t MPU9250_readReg(uint16_t Addr, uint8_t reg)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b088      	sub	sp, #32
 8001664:	af04      	add	r7, sp, #16
 8001666:	4603      	mov	r3, r0
 8001668:	460a      	mov	r2, r1
 800166a:	80fb      	strh	r3, [r7, #6]
 800166c:	4613      	mov	r3, r2
 800166e:	717b      	strb	r3, [r7, #5]
  uint8_t value;
  HAL_I2C_Mem_Read(&hi2c1, (uint16_t)(Addr << 1), reg, 1, &value, 1, 1000);
 8001670:	88fb      	ldrh	r3, [r7, #6]
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	b299      	uxth	r1, r3
 8001676:	797b      	ldrb	r3, [r7, #5]
 8001678:	b29a      	uxth	r2, r3
 800167a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800167e:	9302      	str	r3, [sp, #8]
 8001680:	2301      	movs	r3, #1
 8001682:	9301      	str	r3, [sp, #4]
 8001684:	f107 030f 	add.w	r3, r7, #15
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	2301      	movs	r3, #1
 800168c:	4803      	ldr	r0, [pc, #12]	; (800169c <MPU9250_readReg+0x3c>)
 800168e:	f004 fde7 	bl	8006260 <HAL_I2C_Mem_Read>
  return value;
 8001692:	7bfb      	ldrb	r3, [r7, #15]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3710      	adds	r7, #16
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20004a48 	.word	0x20004a48

080016a0 <MPU9250_readReg16Bit>:

// Read a 16-bit register
uint16_t MPU9250_readReg16Bit(uint16_t Addr, uint8_t reg)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	460a      	mov	r2, r1
 80016aa:	80fb      	strh	r3, [r7, #6]
 80016ac:	4613      	mov	r3, r2
 80016ae:	717b      	strb	r3, [r7, #5]
  uint16_t value;
  uint8_t buff[2];
  MPU9250_readMulti(Addr, reg, buff, 2);
 80016b0:	f107 0208 	add.w	r2, r7, #8
 80016b4:	7979      	ldrb	r1, [r7, #5]
 80016b6:	88f8      	ldrh	r0, [r7, #6]
 80016b8:	2302      	movs	r3, #2
 80016ba:	f000 f811 	bl	80016e0 <MPU9250_readMulti>
  uint16_t tmp;
  tmp = buff[0];
 80016be:	7a3b      	ldrb	r3, [r7, #8]
 80016c0:	81fb      	strh	r3, [r7, #14]
  tmp <<= 8;
 80016c2:	89fb      	ldrh	r3, [r7, #14]
 80016c4:	021b      	lsls	r3, r3, #8
 80016c6:	81fb      	strh	r3, [r7, #14]
  tmp |= buff[1];
 80016c8:	7a7b      	ldrb	r3, [r7, #9]
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	89fb      	ldrh	r3, [r7, #14]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	81fb      	strh	r3, [r7, #14]
  value = tmp;
 80016d2:	89fb      	ldrh	r3, [r7, #14]
 80016d4:	81bb      	strh	r3, [r7, #12]
  return value;
 80016d6:	89bb      	ldrh	r3, [r7, #12]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <MPU9250_readMulti>:
}

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void MPU9250_readMulti(uint16_t Addr, uint8_t reg, uint8_t * dst, uint8_t count)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af04      	add	r7, sp, #16
 80016e6:	603a      	str	r2, [r7, #0]
 80016e8:	461a      	mov	r2, r3
 80016ea:	4603      	mov	r3, r0
 80016ec:	80fb      	strh	r3, [r7, #6]
 80016ee:	460b      	mov	r3, r1
 80016f0:	717b      	strb	r3, [r7, #5]
 80016f2:	4613      	mov	r3, r2
 80016f4:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)(Addr << 1), reg, 1, dst, count, 1000);
 80016f6:	88fb      	ldrh	r3, [r7, #6]
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	b299      	uxth	r1, r3
 80016fc:	797b      	ldrb	r3, [r7, #5]
 80016fe:	b298      	uxth	r0, r3
 8001700:	793b      	ldrb	r3, [r7, #4]
 8001702:	b29b      	uxth	r3, r3
 8001704:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001708:	9202      	str	r2, [sp, #8]
 800170a:	9301      	str	r3, [sp, #4]
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	9300      	str	r3, [sp, #0]
 8001710:	2301      	movs	r3, #1
 8001712:	4602      	mov	r2, r0
 8001714:	4803      	ldr	r0, [pc, #12]	; (8001724 <MPU9250_readMulti+0x44>)
 8001716:	f004 fda3 	bl	8006260 <HAL_I2C_Mem_Read>
}
 800171a:	bf00      	nop
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	20004a48 	.word	0x20004a48

08001728 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	607b      	str	r3, [r7, #4]
 8001732:	4b13      	ldr	r3, [pc, #76]	; (8001780 <HAL_MspInit+0x58>)
 8001734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001736:	4a12      	ldr	r2, [pc, #72]	; (8001780 <HAL_MspInit+0x58>)
 8001738:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800173c:	6453      	str	r3, [r2, #68]	; 0x44
 800173e:	4b10      	ldr	r3, [pc, #64]	; (8001780 <HAL_MspInit+0x58>)
 8001740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001742:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001746:	607b      	str	r3, [r7, #4]
 8001748:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	603b      	str	r3, [r7, #0]
 800174e:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <HAL_MspInit+0x58>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001752:	4a0b      	ldr	r2, [pc, #44]	; (8001780 <HAL_MspInit+0x58>)
 8001754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001758:	6413      	str	r3, [r2, #64]	; 0x40
 800175a:	4b09      	ldr	r3, [pc, #36]	; (8001780 <HAL_MspInit+0x58>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001762:	603b      	str	r3, [r7, #0]
 8001764:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001766:	2200      	movs	r2, #0
 8001768:	2100      	movs	r1, #0
 800176a:	2005      	movs	r0, #5
 800176c:	f004 f932 	bl	80059d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001770:	2005      	movs	r0, #5
 8001772:	f004 f94b 	bl	8005a0c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40023800 	.word	0x40023800

08001784 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08a      	sub	sp, #40	; 0x28
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178c:	f107 0314 	add.w	r3, r7, #20
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	60da      	str	r2, [r3, #12]
 800179a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a21      	ldr	r2, [pc, #132]	; (8001828 <HAL_CAN_MspInit+0xa4>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d13c      	bne.n	8001820 <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
 80017aa:	4b20      	ldr	r3, [pc, #128]	; (800182c <HAL_CAN_MspInit+0xa8>)
 80017ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ae:	4a1f      	ldr	r2, [pc, #124]	; (800182c <HAL_CAN_MspInit+0xa8>)
 80017b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017b4:	6413      	str	r3, [r2, #64]	; 0x40
 80017b6:	4b1d      	ldr	r3, [pc, #116]	; (800182c <HAL_CAN_MspInit+0xa8>)
 80017b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	4b19      	ldr	r3, [pc, #100]	; (800182c <HAL_CAN_MspInit+0xa8>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	4a18      	ldr	r2, [pc, #96]	; (800182c <HAL_CAN_MspInit+0xa8>)
 80017cc:	f043 0302 	orr.w	r3, r3, #2
 80017d0:	6313      	str	r3, [r2, #48]	; 0x30
 80017d2:	4b16      	ldr	r3, [pc, #88]	; (800182c <HAL_CAN_MspInit+0xa8>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	f003 0302 	and.w	r3, r3, #2
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017de:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e4:	2302      	movs	r3, #2
 80017e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ec:	2303      	movs	r3, #3
 80017ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80017f0:	2309      	movs	r3, #9
 80017f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	4619      	mov	r1, r3
 80017fa:	480d      	ldr	r0, [pc, #52]	; (8001830 <HAL_CAN_MspInit+0xac>)
 80017fc:	f004 f944 	bl	8005a88 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001800:	2200      	movs	r2, #0
 8001802:	2100      	movs	r1, #0
 8001804:	2014      	movs	r0, #20
 8001806:	f004 f8e5 	bl	80059d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800180a:	2014      	movs	r0, #20
 800180c:	f004 f8fe 	bl	8005a0c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001810:	2200      	movs	r2, #0
 8001812:	2100      	movs	r1, #0
 8001814:	2015      	movs	r0, #21
 8001816:	f004 f8dd 	bl	80059d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800181a:	2015      	movs	r0, #21
 800181c:	f004 f8f6 	bl	8005a0c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001820:	bf00      	nop
 8001822:	3728      	adds	r7, #40	; 0x28
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	40006400 	.word	0x40006400
 800182c:	40023800 	.word	0x40023800
 8001830:	40020400 	.word	0x40020400

08001834 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08a      	sub	sp, #40	; 0x28
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
 800184a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a1d      	ldr	r2, [pc, #116]	; (80018c8 <HAL_I2C_MspInit+0x94>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d133      	bne.n	80018be <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001856:	2300      	movs	r3, #0
 8001858:	613b      	str	r3, [r7, #16]
 800185a:	4b1c      	ldr	r3, [pc, #112]	; (80018cc <HAL_I2C_MspInit+0x98>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185e:	4a1b      	ldr	r2, [pc, #108]	; (80018cc <HAL_I2C_MspInit+0x98>)
 8001860:	f043 0302 	orr.w	r3, r3, #2
 8001864:	6313      	str	r3, [r2, #48]	; 0x30
 8001866:	4b19      	ldr	r3, [pc, #100]	; (80018cc <HAL_I2C_MspInit+0x98>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	613b      	str	r3, [r7, #16]
 8001870:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001872:	23c0      	movs	r3, #192	; 0xc0
 8001874:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001876:	2312      	movs	r3, #18
 8001878:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800187a:	2301      	movs	r3, #1
 800187c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187e:	2303      	movs	r3, #3
 8001880:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001882:	2304      	movs	r3, #4
 8001884:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001886:	f107 0314 	add.w	r3, r7, #20
 800188a:	4619      	mov	r1, r3
 800188c:	4810      	ldr	r0, [pc, #64]	; (80018d0 <HAL_I2C_MspInit+0x9c>)
 800188e:	f004 f8fb 	bl	8005a88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	4b0d      	ldr	r3, [pc, #52]	; (80018cc <HAL_I2C_MspInit+0x98>)
 8001898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189a:	4a0c      	ldr	r2, [pc, #48]	; (80018cc <HAL_I2C_MspInit+0x98>)
 800189c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018a0:	6413      	str	r3, [r2, #64]	; 0x40
 80018a2:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <HAL_I2C_MspInit+0x98>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2100      	movs	r1, #0
 80018b2:	201f      	movs	r0, #31
 80018b4:	f004 f88e 	bl	80059d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80018b8:	201f      	movs	r0, #31
 80018ba:	f004 f8a7 	bl	8005a0c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80018be:	bf00      	nop
 80018c0:	3728      	adds	r7, #40	; 0x28
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40005400 	.word	0x40005400
 80018cc:	40023800 	.word	0x40023800
 80018d0:	40020400 	.word	0x40020400

080018d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08c      	sub	sp, #48	; 0x30
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80018dc:	2300      	movs	r3, #0
 80018de:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 80018e4:	2200      	movs	r2, #0
 80018e6:	6879      	ldr	r1, [r7, #4]
 80018e8:	201d      	movs	r0, #29
 80018ea:	f004 f873 	bl	80059d4 <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80018ee:	201d      	movs	r0, #29
 80018f0:	f004 f88c 	bl	8005a0c <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80018f4:	2300      	movs	r3, #0
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	4b1f      	ldr	r3, [pc, #124]	; (8001978 <HAL_InitTick+0xa4>)
 80018fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fc:	4a1e      	ldr	r2, [pc, #120]	; (8001978 <HAL_InitTick+0xa4>)
 80018fe:	f043 0302 	orr.w	r3, r3, #2
 8001902:	6413      	str	r3, [r2, #64]	; 0x40
 8001904:	4b1c      	ldr	r3, [pc, #112]	; (8001978 <HAL_InitTick+0xa4>)
 8001906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001908:	f003 0302 	and.w	r3, r3, #2
 800190c:	60fb      	str	r3, [r7, #12]
 800190e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001910:	f107 0210 	add.w	r2, r7, #16
 8001914:	f107 0314 	add.w	r3, r7, #20
 8001918:	4611      	mov	r1, r2
 800191a:	4618      	mov	r0, r3
 800191c:	f008 fb7c 	bl	800a018 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001920:	f008 fb66 	bl	8009ff0 <HAL_RCC_GetPCLK1Freq>
 8001924:	4603      	mov	r3, r0
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800192a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800192c:	4a13      	ldr	r2, [pc, #76]	; (800197c <HAL_InitTick+0xa8>)
 800192e:	fba2 2303 	umull	r2, r3, r2, r3
 8001932:	0c9b      	lsrs	r3, r3, #18
 8001934:	3b01      	subs	r3, #1
 8001936:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001938:	4b11      	ldr	r3, [pc, #68]	; (8001980 <HAL_InitTick+0xac>)
 800193a:	4a12      	ldr	r2, [pc, #72]	; (8001984 <HAL_InitTick+0xb0>)
 800193c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000 / 1000) - 1;
 800193e:	4b10      	ldr	r3, [pc, #64]	; (8001980 <HAL_InitTick+0xac>)
 8001940:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001944:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8001946:	4a0e      	ldr	r2, [pc, #56]	; (8001980 <HAL_InitTick+0xac>)
 8001948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800194a:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 800194c:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <HAL_InitTick+0xac>)
 800194e:	2200      	movs	r2, #0
 8001950:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001952:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <HAL_InitTick+0xac>)
 8001954:	2200      	movs	r2, #0
 8001956:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8001958:	4809      	ldr	r0, [pc, #36]	; (8001980 <HAL_InitTick+0xac>)
 800195a:	f008 fb8f 	bl	800a07c <HAL_TIM_Base_Init>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d104      	bne.n	800196e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 8001964:	4806      	ldr	r0, [pc, #24]	; (8001980 <HAL_InitTick+0xac>)
 8001966:	f008 fbbe 	bl	800a0e6 <HAL_TIM_Base_Start_IT>
 800196a:	4603      	mov	r3, r0
 800196c:	e000      	b.n	8001970 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
}
 8001970:	4618      	mov	r0, r3
 8001972:	3730      	adds	r7, #48	; 0x30
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40023800 	.word	0x40023800
 800197c:	431bde83 	.word	0x431bde83
 8001980:	20004f94 	.word	0x20004f94
 8001984:	40000400 	.word	0x40000400

08001988 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800198c:	bf00      	nop
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001996:	b480      	push	{r7}
 8001998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800199a:	e7fe      	b.n	800199a <HardFault_Handler+0x4>

0800199c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019a0:	e7fe      	b.n	80019a0 <MemManage_Handler+0x4>

080019a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019a6:	e7fe      	b.n	80019a6 <BusFault_Handler+0x4>

080019a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019ac:	e7fe      	b.n	80019ac <UsageFault_Handler+0x4>

080019ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019ae:	b480      	push	{r7}
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80019c0:	bf00      	nop
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
	...

080019cc <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80019d0:	4802      	ldr	r0, [pc, #8]	; (80019dc <CAN1_RX0_IRQHandler+0x10>)
 80019d2:	f003 fd1e 	bl	8005412 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	20004f20 	.word	0x20004f20

080019e0 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80019e4:	4802      	ldr	r0, [pc, #8]	; (80019f0 <CAN1_RX1_IRQHandler+0x10>)
 80019e6:	f003 fd14 	bl	8005412 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	20004f20 	.word	0x20004f20

080019f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80019f8:	4802      	ldr	r0, [pc, #8]	; (8001a04 <TIM3_IRQHandler+0x10>)
 80019fa:	f008 fb98 	bl	800a12e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20004f94 	.word	0x20004f94

08001a08 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001a0c:	4802      	ldr	r0, [pc, #8]	; (8001a18 <I2C1_EV_IRQHandler+0x10>)
 8001a0e:	f004 fe4d 	bl	80066ac <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20004a48 	.word	0x20004a48

08001a1c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001a20:	4802      	ldr	r0, [pc, #8]	; (8001a2c <OTG_FS_IRQHandler+0x10>)
 8001a22:	f006 fe77 	bl	8008714 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	200060a8 	.word	0x200060a8

08001a30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
	return 1;
 8001a34:	2301      	movs	r3, #1
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <_kill>:

int _kill(int pid, int sig)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a4a:	f00d fc83 	bl	800f354 <__errno>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	2316      	movs	r3, #22
 8001a52:	6013      	str	r3, [r2, #0]
	return -1;
 8001a54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3708      	adds	r7, #8
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <_exit>:

void _exit (int status)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001a68:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f7ff ffe7 	bl	8001a40 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001a72:	e7fe      	b.n	8001a72 <_exit+0x12>

08001a74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a7c:	4a14      	ldr	r2, [pc, #80]	; (8001ad0 <_sbrk+0x5c>)
 8001a7e:	4b15      	ldr	r3, [pc, #84]	; (8001ad4 <_sbrk+0x60>)
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a88:	4b13      	ldr	r3, [pc, #76]	; (8001ad8 <_sbrk+0x64>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d102      	bne.n	8001a96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a90:	4b11      	ldr	r3, [pc, #68]	; (8001ad8 <_sbrk+0x64>)
 8001a92:	4a12      	ldr	r2, [pc, #72]	; (8001adc <_sbrk+0x68>)
 8001a94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a96:	4b10      	ldr	r3, [pc, #64]	; (8001ad8 <_sbrk+0x64>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d207      	bcs.n	8001ab4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001aa4:	f00d fc56 	bl	800f354 <__errno>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	230c      	movs	r3, #12
 8001aac:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001aae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ab2:	e009      	b.n	8001ac8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ab4:	4b08      	ldr	r3, [pc, #32]	; (8001ad8 <_sbrk+0x64>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aba:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <_sbrk+0x64>)
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4413      	add	r3, r2
 8001ac2:	4a05      	ldr	r2, [pc, #20]	; (8001ad8 <_sbrk+0x64>)
 8001ac4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3718      	adds	r7, #24
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	20020000 	.word	0x20020000
 8001ad4:	00000400 	.word	0x00000400
 8001ad8:	200004dc 	.word	0x200004dc
 8001adc:	200064b8 	.word	0x200064b8

08001ae0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ae4:	4b08      	ldr	r3, [pc, #32]	; (8001b08 <SystemInit+0x28>)
 8001ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001aea:	4a07      	ldr	r2, [pc, #28]	; (8001b08 <SystemInit+0x28>)
 8001aec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001af0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001af4:	4b04      	ldr	r3, [pc, #16]	; (8001b08 <SystemInit+0x28>)
 8001af6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001afa:	609a      	str	r2, [r3, #8]
#endif
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	e000ed00 	.word	0xe000ed00

08001b0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b44 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001b10:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001b12:	e003      	b.n	8001b1c <LoopCopyDataInit>

08001b14 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001b14:	4b0c      	ldr	r3, [pc, #48]	; (8001b48 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001b16:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001b18:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001b1a:	3104      	adds	r1, #4

08001b1c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001b1c:	480b      	ldr	r0, [pc, #44]	; (8001b4c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001b1e:	4b0c      	ldr	r3, [pc, #48]	; (8001b50 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001b20:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001b22:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001b24:	d3f6      	bcc.n	8001b14 <CopyDataInit>
  ldr  r2, =_sbss
 8001b26:	4a0b      	ldr	r2, [pc, #44]	; (8001b54 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001b28:	e002      	b.n	8001b30 <LoopFillZerobss>

08001b2a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001b2a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001b2c:	f842 3b04 	str.w	r3, [r2], #4

08001b30 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001b30:	4b09      	ldr	r3, [pc, #36]	; (8001b58 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001b32:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001b34:	d3f9      	bcc.n	8001b2a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001b36:	f7ff ffd3 	bl	8001ae0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b3a:	f00d fc11 	bl	800f360 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b3e:	f7fe fce9 	bl	8000514 <main>
  bx  lr    
 8001b42:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b44:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001b48:	0800fc58 	.word	0x0800fc58
  ldr  r0, =_sdata
 8001b4c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001b50:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 8001b54:	200001f4 	.word	0x200001f4
  ldr  r3, = _ebss
 8001b58:	200064b4 	.word	0x200064b4

08001b5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b5c:	e7fe      	b.n	8001b5c <ADC_IRQHandler>
	...

08001b60 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	0a5a      	lsrs	r2, r3, #9
 8001b70:	490f      	ldr	r1, [pc, #60]	; (8001bb0 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8001b72:	fba1 1202 	umull	r1, r2, r1, r2
 8001b76:	09d2      	lsrs	r2, r2, #7
 8001b78:	490e      	ldr	r1, [pc, #56]	; (8001bb4 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 8001b7a:	fb01 f202 	mul.w	r2, r1, r2
 8001b7e:	1a9b      	subs	r3, r3, r2
 8001b80:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	0a5b      	lsrs	r3, r3, #9
 8001b88:	4a09      	ldr	r2, [pc, #36]	; (8001bb0 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8001b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b8e:	09db      	lsrs	r3, r3, #7
 8001b90:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	441a      	add	r2, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	68fa      	ldr	r2, [r7, #12]
 8001ba2:	601a      	str	r2, [r3, #0]
}
 8001ba4:	bf00      	nop
 8001ba6:	3714      	adds	r7, #20
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr
 8001bb0:	00044b83 	.word	0x00044b83
 8001bb4:	3b9aca00 	.word	0x3b9aca00

08001bb8 <_ZN3ros3Msg19serializeAvrFloat64EPhf>:
   * @param[in] f value to serialize.
   *
   * @return number of bytes to advance the buffer pointer.
   *
   */
  static int serializeAvrFloat64(unsigned char* outbuffer, const float f)
 8001bb8:	b480      	push	{r7}
 8001bba:	b087      	sub	sp, #28
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	ed87 0a00 	vstr	s0, [r7]
  {
    const int32_t* val = (int32_t*) &f;
 8001bc4:	463b      	mov	r3, r7
 8001bc6:	613b      	str	r3, [r7, #16]
    int32_t exp = ((*val >> 23) & 255);
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	15db      	asrs	r3, r3, #23
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	617b      	str	r3, [r7, #20]
    if (exp != 0)
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d003      	beq.n	8001be0 <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x28>
    {
      exp += 1023 - 127;
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8001bde:	617b      	str	r3, [r7, #20]
    }

    int32_t sig = *val;
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	60fb      	str	r3, [r7, #12]
    *(outbuffer++) = 0;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	1c5a      	adds	r2, r3, #1
 8001bea:	607a      	str	r2, [r7, #4]
 8001bec:	2200      	movs	r2, #0
 8001bee:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = 0;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	1c5a      	adds	r2, r3, #1
 8001bf4:	607a      	str	r2, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = 0;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	1c5a      	adds	r2, r3, #1
 8001bfe:	607a      	str	r2, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig << 5) & 0xff;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	0159      	lsls	r1, r3, #5
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	1c5a      	adds	r2, r3, #1
 8001c0c:	607a      	str	r2, [r7, #4]
 8001c0e:	b2ca      	uxtb	r2, r1
 8001c10:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig >> 3) & 0xff;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	10d9      	asrs	r1, r3, #3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	1c5a      	adds	r2, r3, #1
 8001c1a:	607a      	str	r2, [r7, #4]
 8001c1c:	b2ca      	uxtb	r2, r1
 8001c1e:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig >> 11) & 0xff;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	12d9      	asrs	r1, r3, #11
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	1c5a      	adds	r2, r3, #1
 8001c28:	607a      	str	r2, [r7, #4]
 8001c2a:	b2ca      	uxtb	r2, r1
 8001c2c:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((sig >> 19) & 0x0F);
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	011b      	lsls	r3, r3, #4
 8001c32:	b25a      	sxtb	r2, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	14db      	asrs	r3, r3, #19
 8001c38:	b25b      	sxtb	r3, r3
 8001c3a:	f003 030f 	and.w	r3, r3, #15
 8001c3e:	b25b      	sxtb	r3, r3
 8001c40:	4313      	orrs	r3, r2
 8001c42:	b259      	sxtb	r1, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	1c5a      	adds	r2, r3, #1
 8001c48:	607a      	str	r2, [r7, #4]
 8001c4a:	b2ca      	uxtb	r2, r1
 8001c4c:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (exp >> 4) & 0x7F;
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	111b      	asrs	r3, r3, #4
 8001c52:	b2da      	uxtb	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	1c59      	adds	r1, r3, #1
 8001c58:	6079      	str	r1, [r7, #4]
 8001c5a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001c5e:	b2d2      	uxtb	r2, r2
 8001c60:	701a      	strb	r2, [r3, #0]

    // Mark negative bit as necessary.
    if (f < 0)
 8001c62:	edd7 7a00 	vldr	s15, [r7]
 8001c66:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6e:	d508      	bpl.n	8001c82 <_ZN3ros3Msg19serializeAvrFloat64EPhf+0xca>
    {
      *(outbuffer - 1) |= 0x80;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	3b01      	subs	r3, #1
 8001c74:	781a      	ldrb	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001c7e:	b2d2      	uxtb	r2, r2
 8001c80:	701a      	strb	r2, [r3, #0]
    }

    return 8;
 8001c82:	2308      	movs	r3, #8
  }
 8001c84:	4618      	mov	r0, r3
 8001c86:	371c      	adds	r7, #28
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>:
   * @param[in] inbuffer pointer for buffer to deserialize from.
   * @param[out] f pointer to place the deserialized value in.
   *
   * @return number of bytes to advance the buffer pointer.
   */
  static int deserializeAvrFloat64(const unsigned char* inbuffer, float* f)
 8001c90:	b480      	push	{r7}
 8001c92:	b085      	sub	sp, #20
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	6039      	str	r1, [r7, #0]
  {
    uint32_t* val = (uint32_t*)f;
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	60fb      	str	r3, [r7, #12]
    inbuffer += 3;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	3303      	adds	r3, #3
 8001ca2:	607b      	str	r3, [r7, #4]

    // Copy truncated mantissa.
    *val = ((uint32_t)(*(inbuffer++)) >> 5 & 0x07);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	1c5a      	adds	r2, r3, #1
 8001ca8:	607a      	str	r2, [r7, #4]
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	095b      	lsrs	r3, r3, #5
 8001cae:	f003 0207 	and.w	r2, r3, #7
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 3;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	1c5a      	adds	r2, r3, #1
 8001cba:	607a      	str	r2, [r7, #4]
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	00da      	lsls	r2, r3, #3
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	431a      	orrs	r2, r3
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 11;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	1c5a      	adds	r2, r3, #1
 8001cce:	607a      	str	r2, [r7, #4]
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	02da      	lsls	r2, r3, #11
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	431a      	orrs	r2, r3
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*inbuffer) & 0x0f) << 19;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	04db      	lsls	r3, r3, #19
 8001ce8:	f403 03f0 	and.w	r3, r3, #7864320	; 0x780000
 8001cec:	431a      	orrs	r2, r3
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	601a      	str	r2, [r3, #0]

    // Copy truncated exponent.
    uint32_t exp = ((uint32_t)(*(inbuffer++)) & 0xf0) >> 4;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	1c5a      	adds	r2, r3, #1
 8001cf6:	607a      	str	r2, [r7, #4]
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	091b      	lsrs	r3, r3, #4
 8001cfc:	f003 030f 	and.w	r3, r3, #15
 8001d00:	60bb      	str	r3, [r7, #8]
    exp |= ((uint32_t)(*inbuffer) & 0x7f) << 4;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	011b      	lsls	r3, r3, #4
 8001d08:	f403 62fe 	and.w	r2, r3, #2032	; 0x7f0
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	60bb      	str	r3, [r7, #8]
    if (exp != 0)
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d008      	beq.n	8001d2a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0x9a>
    {
      *val |= ((exp) - 1023 + 127) << 23;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 8001d22:	05db      	lsls	r3, r3, #23
 8001d24:	431a      	orrs	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	601a      	str	r2, [r3, #0]
    }

    // Copy negative sign.
    *val |= ((uint32_t)(*(inbuffer++)) & 0x80) << 24;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	1c5a      	adds	r2, r3, #1
 8001d2e:	607a      	str	r2, [r7, #4]
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	061b      	lsls	r3, r3, #24
 8001d34:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	431a      	orrs	r2, r3
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	601a      	str	r2, [r3, #0]

    return 8;
 8001d42:	2308      	movs	r3, #8
  }
 8001d44:	4618      	mov	r0, r3
 8001d46:	3714      	adds	r7, #20
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr

08001d50 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	605a      	str	r2, [r3, #4]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4618      	mov	r0, r3
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
	...

08001d74 <_ZN3ros3MsgC1Ev>:
class Msg
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	4a04      	ldr	r2, [pc, #16]	; (8001d90 <_ZN3ros3MsgC1Ev+0x1c>)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4618      	mov	r0, r3
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	0800fc34 	.word	0x0800fc34

08001d94 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
      data()
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff ffe8 	bl	8001d74 <_ZN3ros3MsgC1Ev>
 8001da4:	4a06      	ldr	r2, [pc, #24]	; (8001dc0 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	601a      	str	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	3304      	adds	r3, #4
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7ff ffce 	bl	8001d50 <_ZN3ros4TimeC1Ev>
    {
    }
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4618      	mov	r0, r3
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	0800fc1c 	.word	0x0800fc1c

08001dc4 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001dc4:	b480      	push	{r7}
 8001dc6:	b085      	sub	sp, #20
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6859      	ldr	r1, [r3, #4]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	683a      	ldr	r2, [r7, #0]
 8001dda:	4413      	add	r3, r2
 8001ddc:	b2ca      	uxtb	r2, r1
 8001dde:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	0a19      	lsrs	r1, r3, #8
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	3301      	adds	r3, #1
 8001dea:	683a      	ldr	r2, [r7, #0]
 8001dec:	4413      	add	r3, r2
 8001dee:	b2ca      	uxtb	r2, r1
 8001df0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	0c19      	lsrs	r1, r3, #16
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	3302      	adds	r3, #2
 8001dfc:	683a      	ldr	r2, [r7, #0]
 8001dfe:	4413      	add	r3, r2
 8001e00:	b2ca      	uxtb	r2, r1
 8001e02:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	0e19      	lsrs	r1, r3, #24
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	3303      	adds	r3, #3
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	4413      	add	r3, r2
 8001e12:	b2ca      	uxtb	r2, r1
 8001e14:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	3304      	adds	r3, #4
 8001e1a:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6899      	ldr	r1, [r3, #8]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	4413      	add	r3, r2
 8001e26:	b2ca      	uxtb	r2, r1
 8001e28:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	0a19      	lsrs	r1, r3, #8
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	3301      	adds	r3, #1
 8001e34:	683a      	ldr	r2, [r7, #0]
 8001e36:	4413      	add	r3, r2
 8001e38:	b2ca      	uxtb	r2, r1
 8001e3a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	0c19      	lsrs	r1, r3, #16
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	3302      	adds	r3, #2
 8001e46:	683a      	ldr	r2, [r7, #0]
 8001e48:	4413      	add	r3, r2
 8001e4a:	b2ca      	uxtb	r2, r1
 8001e4c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	0e19      	lsrs	r1, r3, #24
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	3303      	adds	r3, #3
 8001e58:	683a      	ldr	r2, [r7, #0]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	b2ca      	uxtb	r2, r1
 8001e5e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	3304      	adds	r3, #4
 8001e64:	60fb      	str	r3, [r7, #12]
      return offset;
 8001e66:	68fb      	ldr	r3, [r7, #12]
    }
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3714      	adds	r7, #20
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8001e74:	b480      	push	{r7}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	683a      	ldr	r2, [r7, #0]
 8001e86:	4413      	add	r3, r2
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	685a      	ldr	r2, [r3, #4]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	3301      	adds	r3, #1
 8001e98:	6839      	ldr	r1, [r7, #0]
 8001e9a:	440b      	add	r3, r1
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	021b      	lsls	r3, r3, #8
 8001ea0:	431a      	orrs	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685a      	ldr	r2, [r3, #4]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	3302      	adds	r3, #2
 8001eae:	6839      	ldr	r1, [r7, #0]
 8001eb0:	440b      	add	r3, r1
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	041b      	lsls	r3, r3, #16
 8001eb6:	431a      	orrs	r2, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	685a      	ldr	r2, [r3, #4]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	3303      	adds	r3, #3
 8001ec4:	6839      	ldr	r1, [r7, #0]
 8001ec6:	440b      	add	r3, r1
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	061b      	lsls	r3, r3, #24
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	3304      	adds	r3, #4
 8001ed6:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	683a      	ldr	r2, [r7, #0]
 8001edc:	4413      	add	r3, r2
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	689a      	ldr	r2, [r3, #8]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	3301      	adds	r3, #1
 8001eee:	6839      	ldr	r1, [r7, #0]
 8001ef0:	440b      	add	r3, r1
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	021b      	lsls	r3, r3, #8
 8001ef6:	431a      	orrs	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	689a      	ldr	r2, [r3, #8]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	3302      	adds	r3, #2
 8001f04:	6839      	ldr	r1, [r7, #0]
 8001f06:	440b      	add	r3, r1
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	041b      	lsls	r3, r3, #16
 8001f0c:	431a      	orrs	r2, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	689a      	ldr	r2, [r3, #8]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	3303      	adds	r3, #3
 8001f1a:	6839      	ldr	r1, [r7, #0]
 8001f1c:	440b      	add	r3, r1
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	061b      	lsls	r3, r3, #24
 8001f22:	431a      	orrs	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	3304      	adds	r3, #4
 8001f2c:	60fb      	str	r3, [r7, #12]
     return offset;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
    }
 8001f30:	4618      	mov	r0, r3
 8001f32:	3714      	adds	r7, #20
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	4b03      	ldr	r3, [pc, #12]	; (8001f54 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 8001f46:	4618      	mov	r0, r3
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	0800f74c 	.word	0x0800f74c

08001f58 <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	4b03      	ldr	r3, [pc, #12]	; (8001f70 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 8001f62:	4618      	mov	r0, r3
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	0800f75c 	.word	0x0800f75c

08001f74 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7ff fef8 	bl	8001d74 <_ZN3ros3MsgC1Ev>
 8001f84:	4a0b      	ldr	r2, [pc, #44]	; (8001fb4 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	809a      	strh	r2, [r3, #4]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a09      	ldr	r2, [pc, #36]	; (8001fb8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8001f94:	609a      	str	r2, [r3, #8]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a07      	ldr	r2, [pc, #28]	; (8001fb8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8001f9a:	60da      	str	r2, [r3, #12]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a06      	ldr	r2, [pc, #24]	; (8001fb8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8001fa0:	611a      	str	r2, [r3, #16]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	615a      	str	r2, [r3, #20]
    {
    }
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4618      	mov	r0, r3
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	0800fc04 	.word	0x0800fc04
 8001fb8:	0800f780 	.word	0x0800f780

08001fbc <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b088      	sub	sp, #32
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	8899      	ldrh	r1, [r3, #4]
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	683a      	ldr	r2, [r7, #0]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	b2ca      	uxtb	r2, r1
 8001fd6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	889b      	ldrh	r3, [r3, #4]
 8001fdc:	0a1b      	lsrs	r3, r3, #8
 8001fde:	b299      	uxth	r1, r3
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	683a      	ldr	r2, [r7, #0]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	b2ca      	uxtb	r2, r1
 8001fea:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	3302      	adds	r3, #2
 8001ff0:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7fe f8ea 	bl	80001d0 <strlen>
 8001ffc:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	4413      	add	r3, r2
 8002004:	69b9      	ldr	r1, [r7, #24]
 8002006:	4618      	mov	r0, r3
 8002008:	f001 fd1a 	bl	8003a40 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	3304      	adds	r3, #4
 8002010:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	18d0      	adds	r0, r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	4619      	mov	r1, r3
 8002020:	f00d f9d2 	bl	800f3c8 <memcpy>
      offset += length_topic_name;
 8002024:	69fa      	ldr	r2, [r7, #28]
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	4413      	add	r3, r2
 800202a:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	4618      	mov	r0, r3
 8002032:	f7fe f8cd 	bl	80001d0 <strlen>
 8002036:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	683a      	ldr	r2, [r7, #0]
 800203c:	4413      	add	r3, r2
 800203e:	6979      	ldr	r1, [r7, #20]
 8002040:	4618      	mov	r0, r3
 8002042:	f001 fcfd 	bl	8003a40 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	3304      	adds	r3, #4
 800204a:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	18d0      	adds	r0, r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	4619      	mov	r1, r3
 800205a:	f00d f9b5 	bl	800f3c8 <memcpy>
      offset += length_message_type;
 800205e:	69fa      	ldr	r2, [r7, #28]
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	4413      	add	r3, r2
 8002064:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	4618      	mov	r0, r3
 800206c:	f7fe f8b0 	bl	80001d0 <strlen>
 8002070:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	683a      	ldr	r2, [r7, #0]
 8002076:	4413      	add	r3, r2
 8002078:	6939      	ldr	r1, [r7, #16]
 800207a:	4618      	mov	r0, r3
 800207c:	f001 fce0 	bl	8003a40 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	3304      	adds	r3, #4
 8002084:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	683a      	ldr	r2, [r7, #0]
 800208a:	18d0      	adds	r0, r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	691b      	ldr	r3, [r3, #16]
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	4619      	mov	r1, r3
 8002094:	f00d f998 	bl	800f3c8 <memcpy>
      offset += length_md5sum;
 8002098:	69fa      	ldr	r2, [r7, #28]
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	4413      	add	r3, r2
 800209e:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	695b      	ldr	r3, [r3, #20]
 80020a4:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 80020a6:	68f9      	ldr	r1, [r7, #12]
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	4413      	add	r3, r2
 80020ae:	b2ca      	uxtb	r2, r1
 80020b0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	0a19      	lsrs	r1, r3, #8
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	3301      	adds	r3, #1
 80020ba:	683a      	ldr	r2, [r7, #0]
 80020bc:	4413      	add	r3, r2
 80020be:	b2ca      	uxtb	r2, r1
 80020c0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	0c19      	lsrs	r1, r3, #16
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	3302      	adds	r3, #2
 80020ca:	683a      	ldr	r2, [r7, #0]
 80020cc:	4413      	add	r3, r2
 80020ce:	b2ca      	uxtb	r2, r1
 80020d0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	0e19      	lsrs	r1, r3, #24
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	3303      	adds	r3, #3
 80020da:	683a      	ldr	r2, [r7, #0]
 80020dc:	4413      	add	r3, r2
 80020de:	b2ca      	uxtb	r2, r1
 80020e0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	3304      	adds	r3, #4
 80020e6:	61fb      	str	r3, [r7, #28]
      return offset;
 80020e8:	69fb      	ldr	r3, [r7, #28]
    }
 80020ea:	4618      	mov	r0, r3
 80020ec:	3720      	adds	r7, #32
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b08a      	sub	sp, #40	; 0x28
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
 80020fa:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80020fc:	2300      	movs	r3, #0
 80020fe:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	4413      	add	r3, r2
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	b29a      	uxth	r2, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	889b      	ldrh	r3, [r3, #4]
 8002112:	b21a      	sxth	r2, r3
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	3301      	adds	r3, #1
 8002118:	6839      	ldr	r1, [r7, #0]
 800211a:	440b      	add	r3, r1
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	021b      	lsls	r3, r3, #8
 8002120:	b21b      	sxth	r3, r3
 8002122:	4313      	orrs	r3, r2
 8002124:	b21b      	sxth	r3, r3
 8002126:	b29a      	uxth	r2, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	3302      	adds	r3, #2
 8002130:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	441a      	add	r2, r3
 8002138:	f107 0314 	add.w	r3, r7, #20
 800213c:	4611      	mov	r1, r2
 800213e:	4618      	mov	r0, r3
 8002140:	f001 fc9c 	bl	8003a7c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	3304      	adds	r3, #4
 8002148:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	627b      	str	r3, [r7, #36]	; 0x24
 800214e:	69ba      	ldr	r2, [r7, #24]
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	4413      	add	r3, r2
 8002154:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002156:	429a      	cmp	r2, r3
 8002158:	d20c      	bcs.n	8002174 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800215e:	441a      	add	r2, r3
 8002160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002162:	3b01      	subs	r3, #1
 8002164:	6839      	ldr	r1, [r7, #0]
 8002166:	440b      	add	r3, r1
 8002168:	7812      	ldrb	r2, [r2, #0]
 800216a:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800216c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216e:	3301      	adds	r3, #1
 8002170:	627b      	str	r3, [r7, #36]	; 0x24
 8002172:	e7ec      	b.n	800214e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	4413      	add	r3, r2
 800217a:	3b01      	subs	r3, #1
 800217c:	683a      	ldr	r2, [r7, #0]
 800217e:	4413      	add	r3, r2
 8002180:	2200      	movs	r2, #0
 8002182:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	3b01      	subs	r3, #1
 8002188:	683a      	ldr	r2, [r7, #0]
 800218a:	441a      	add	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	4413      	add	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8002198:	69bb      	ldr	r3, [r7, #24]
 800219a:	683a      	ldr	r2, [r7, #0]
 800219c:	441a      	add	r2, r3
 800219e:	f107 0310 	add.w	r3, r7, #16
 80021a2:	4611      	mov	r1, r2
 80021a4:	4618      	mov	r0, r3
 80021a6:	f001 fc69 	bl	8003a7c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80021aa:	69bb      	ldr	r3, [r7, #24]
 80021ac:	3304      	adds	r3, #4
 80021ae:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	623b      	str	r3, [r7, #32]
 80021b4:	69ba      	ldr	r2, [r7, #24]
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	4413      	add	r3, r2
 80021ba:	6a3a      	ldr	r2, [r7, #32]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d20c      	bcs.n	80021da <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	6a3b      	ldr	r3, [r7, #32]
 80021c4:	441a      	add	r2, r3
 80021c6:	6a3b      	ldr	r3, [r7, #32]
 80021c8:	3b01      	subs	r3, #1
 80021ca:	6839      	ldr	r1, [r7, #0]
 80021cc:	440b      	add	r3, r1
 80021ce:	7812      	ldrb	r2, [r2, #0]
 80021d0:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80021d2:	6a3b      	ldr	r3, [r7, #32]
 80021d4:	3301      	adds	r3, #1
 80021d6:	623b      	str	r3, [r7, #32]
 80021d8:	e7ec      	b.n	80021b4 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	4413      	add	r3, r2
 80021e0:	3b01      	subs	r3, #1
 80021e2:	683a      	ldr	r2, [r7, #0]
 80021e4:	4413      	add	r3, r2
 80021e6:	2200      	movs	r2, #0
 80021e8:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	3b01      	subs	r3, #1
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	441a      	add	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 80021f6:	69ba      	ldr	r2, [r7, #24]
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	4413      	add	r3, r2
 80021fc:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	683a      	ldr	r2, [r7, #0]
 8002202:	441a      	add	r2, r3
 8002204:	f107 030c 	add.w	r3, r7, #12
 8002208:	4611      	mov	r1, r2
 800220a:	4618      	mov	r0, r3
 800220c:	f001 fc36 	bl	8003a7c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	3304      	adds	r3, #4
 8002214:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	61fb      	str	r3, [r7, #28]
 800221a:	69ba      	ldr	r2, [r7, #24]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	4413      	add	r3, r2
 8002220:	69fa      	ldr	r2, [r7, #28]
 8002222:	429a      	cmp	r2, r3
 8002224:	d20c      	bcs.n	8002240 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 8002226:	683a      	ldr	r2, [r7, #0]
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	441a      	add	r2, r3
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	3b01      	subs	r3, #1
 8002230:	6839      	ldr	r1, [r7, #0]
 8002232:	440b      	add	r3, r1
 8002234:	7812      	ldrb	r2, [r2, #0]
 8002236:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	3301      	adds	r3, #1
 800223c:	61fb      	str	r3, [r7, #28]
 800223e:	e7ec      	b.n	800221a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	4413      	add	r3, r2
 8002246:	3b01      	subs	r3, #1
 8002248:	683a      	ldr	r2, [r7, #0]
 800224a:	4413      	add	r3, r2
 800224c:	2200      	movs	r2, #0
 800224e:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	3b01      	subs	r3, #1
 8002254:	683a      	ldr	r2, [r7, #0]
 8002256:	441a      	add	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	4413      	add	r3, r2
 8002262:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8002264:	2300      	movs	r3, #0
 8002266:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	6839      	ldr	r1, [r7, #0]
 800226e:	440a      	add	r2, r1
 8002270:	7812      	ldrb	r2, [r2, #0]
 8002272:	4313      	orrs	r3, r2
 8002274:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002276:	68ba      	ldr	r2, [r7, #8]
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	3301      	adds	r3, #1
 800227c:	6839      	ldr	r1, [r7, #0]
 800227e:	440b      	add	r3, r1
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	021b      	lsls	r3, r3, #8
 8002284:	4313      	orrs	r3, r2
 8002286:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002288:	68ba      	ldr	r2, [r7, #8]
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	3302      	adds	r3, #2
 800228e:	6839      	ldr	r1, [r7, #0]
 8002290:	440b      	add	r3, r1
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	041b      	lsls	r3, r3, #16
 8002296:	4313      	orrs	r3, r2
 8002298:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800229a:	68ba      	ldr	r2, [r7, #8]
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	3303      	adds	r3, #3
 80022a0:	6839      	ldr	r1, [r7, #0]
 80022a2:	440b      	add	r3, r1
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	061b      	lsls	r3, r3, #24
 80022a8:	4313      	orrs	r3, r2
 80022aa:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 80022ac:	68ba      	ldr	r2, [r7, #8]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	3304      	adds	r3, #4
 80022b6:	61bb      	str	r3, [r7, #24]
     return offset;
 80022b8:	69bb      	ldr	r3, [r7, #24]
    }
 80022ba:	4618      	mov	r0, r3
 80022bc:	3728      	adds	r7, #40	; 0x28
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
	...

080022c4 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	4b03      	ldr	r3, [pc, #12]	; (80022dc <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 80022ce:	4618      	mov	r0, r3
 80022d0:	370c      	adds	r7, #12
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	0800f784 	.word	0x0800f784

080022e0 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	4b03      	ldr	r3, [pc, #12]	; (80022f8 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 80022ea:	4618      	mov	r0, r3
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	0800f7a0 	.word	0x0800f7a0

080022fc <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4618      	mov	r0, r3
 8002308:	f7ff fd34 	bl	8001d74 <_ZN3ros3MsgC1Ev>
 800230c:	4a06      	ldr	r2, [pc, #24]	; (8002328 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	601a      	str	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	711a      	strb	r2, [r3, #4]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a04      	ldr	r2, [pc, #16]	; (800232c <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 800231c:	609a      	str	r2, [r3, #8]
    {
    }
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4618      	mov	r0, r3
 8002322:	3708      	adds	r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	0800fbec 	.word	0x0800fbec
 800232c:	0800f780 	.word	0x0800f780

08002330 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	683a      	ldr	r2, [r7, #0]
 8002342:	4413      	add	r3, r2
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	7912      	ldrb	r2, [r2, #4]
 8002348:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	3301      	adds	r3, #1
 800234e:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	4618      	mov	r0, r3
 8002356:	f7fd ff3b 	bl	80001d0 <strlen>
 800235a:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	683a      	ldr	r2, [r7, #0]
 8002360:	4413      	add	r3, r2
 8002362:	68b9      	ldr	r1, [r7, #8]
 8002364:	4618      	mov	r0, r3
 8002366:	f001 fb6b 	bl	8003a40 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	3304      	adds	r3, #4
 800236e:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	683a      	ldr	r2, [r7, #0]
 8002374:	18d0      	adds	r0, r2, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	68ba      	ldr	r2, [r7, #8]
 800237c:	4619      	mov	r1, r3
 800237e:	f00d f823 	bl	800f3c8 <memcpy>
      offset += length_msg;
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	4413      	add	r3, r2
 8002388:	60fb      	str	r3, [r7, #12]
      return offset;
 800238a:	68fb      	ldr	r3, [r7, #12]
    }
 800238c:	4618      	mov	r0, r3
 800238e:	3710      	adds	r7, #16
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}

08002394 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002394:	b580      	push	{r7, lr}
 8002396:	b086      	sub	sp, #24
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800239e:	2300      	movs	r3, #0
 80023a0:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	683a      	ldr	r2, [r7, #0]
 80023a6:	4413      	add	r3, r2
 80023a8:	781a      	ldrb	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	3301      	adds	r3, #1
 80023b2:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	683a      	ldr	r2, [r7, #0]
 80023b8:	441a      	add	r2, r3
 80023ba:	f107 030c 	add.w	r3, r7, #12
 80023be:	4611      	mov	r1, r2
 80023c0:	4618      	mov	r0, r3
 80023c2:	f001 fb5b 	bl	8003a7c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	3304      	adds	r3, #4
 80023ca:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	617b      	str	r3, [r7, #20]
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	4413      	add	r3, r2
 80023d6:	697a      	ldr	r2, [r7, #20]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d20c      	bcs.n	80023f6 <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 80023dc:	683a      	ldr	r2, [r7, #0]
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	441a      	add	r2, r3
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	3b01      	subs	r3, #1
 80023e6:	6839      	ldr	r1, [r7, #0]
 80023e8:	440b      	add	r3, r1
 80023ea:	7812      	ldrb	r2, [r2, #0]
 80023ec:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	3301      	adds	r3, #1
 80023f2:	617b      	str	r3, [r7, #20]
 80023f4:	e7ec      	b.n	80023d0 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	4413      	add	r3, r2
 80023fc:	3b01      	subs	r3, #1
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	4413      	add	r3, r2
 8002402:	2200      	movs	r2, #0
 8002404:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	3b01      	subs	r3, #1
 800240a:	683a      	ldr	r2, [r7, #0]
 800240c:	441a      	add	r2, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	4413      	add	r3, r2
 8002418:	613b      	str	r3, [r7, #16]
     return offset;
 800241a:	693b      	ldr	r3, [r7, #16]
    }
 800241c:	4618      	mov	r0, r3
 800241e:	3718      	adds	r7, #24
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	4b03      	ldr	r3, [pc, #12]	; (800243c <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 800242e:	4618      	mov	r0, r3
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	0800f7c4 	.word	0x0800f7c4

08002440 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	4b03      	ldr	r3, [pc, #12]	; (8002458 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 800244a:	4618      	mov	r0, r3
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	0800f7d8 	.word	0x0800f7d8

0800245c <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff fc84 	bl	8001d74 <_ZN3ros3MsgC1Ev>
 800246c:	4a0c      	ldr	r2, [pc, #48]	; (80024a0 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	605a      	str	r2, [r3, #4]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	60da      	str	r2, [r3, #12]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	611a      	str	r2, [r3, #16]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	619a      	str	r2, [r3, #24]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	61da      	str	r2, [r3, #28]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2200      	movs	r2, #0
 8002494:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4618      	mov	r0, r3
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	0800fbd4 	.word	0x0800fbd4

080024a4 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b08a      	sub	sp, #40	; 0x28
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80024ae:	2300      	movs	r3, #0
 80024b0:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6859      	ldr	r1, [r3, #4]
 80024b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b8:	683a      	ldr	r2, [r7, #0]
 80024ba:	4413      	add	r3, r2
 80024bc:	b2ca      	uxtb	r2, r1
 80024be:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	0a19      	lsrs	r1, r3, #8
 80024c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c8:	3301      	adds	r3, #1
 80024ca:	683a      	ldr	r2, [r7, #0]
 80024cc:	4413      	add	r3, r2
 80024ce:	b2ca      	uxtb	r2, r1
 80024d0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	0c19      	lsrs	r1, r3, #16
 80024d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024da:	3302      	adds	r3, #2
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	4413      	add	r3, r2
 80024e0:	b2ca      	uxtb	r2, r1
 80024e2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	0e19      	lsrs	r1, r3, #24
 80024ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ec:	3303      	adds	r3, #3
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	4413      	add	r3, r2
 80024f2:	b2ca      	uxtb	r2, r1
 80024f4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 80024f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f8:	3304      	adds	r3, #4
 80024fa:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 80024fc:	2300      	movs	r3, #0
 80024fe:	623b      	str	r3, [r7, #32]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	6a3a      	ldr	r2, [r7, #32]
 8002506:	429a      	cmp	r2, r3
 8002508:	d22b      	bcs.n	8002562 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	68da      	ldr	r2, [r3, #12]
 800250e:	6a3b      	ldr	r3, [r7, #32]
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	4413      	add	r3, r2
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8002518:	6939      	ldr	r1, [r7, #16]
 800251a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	4413      	add	r3, r2
 8002520:	b2ca      	uxtb	r2, r1
 8002522:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	0a19      	lsrs	r1, r3, #8
 8002528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252a:	3301      	adds	r3, #1
 800252c:	683a      	ldr	r2, [r7, #0]
 800252e:	4413      	add	r3, r2
 8002530:	b2ca      	uxtb	r2, r1
 8002532:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	0c19      	lsrs	r1, r3, #16
 8002538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253a:	3302      	adds	r3, #2
 800253c:	683a      	ldr	r2, [r7, #0]
 800253e:	4413      	add	r3, r2
 8002540:	b2ca      	uxtb	r2, r1
 8002542:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	0e19      	lsrs	r1, r3, #24
 8002548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800254a:	3303      	adds	r3, #3
 800254c:	683a      	ldr	r2, [r7, #0]
 800254e:	4413      	add	r3, r2
 8002550:	b2ca      	uxtb	r2, r1
 8002552:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8002554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002556:	3304      	adds	r3, #4
 8002558:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 800255a:	6a3b      	ldr	r3, [r7, #32]
 800255c:	3301      	adds	r3, #1
 800255e:	623b      	str	r3, [r7, #32]
 8002560:	e7ce      	b.n	8002500 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6919      	ldr	r1, [r3, #16]
 8002566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002568:	683a      	ldr	r2, [r7, #0]
 800256a:	4413      	add	r3, r2
 800256c:	b2ca      	uxtb	r2, r1
 800256e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	0a19      	lsrs	r1, r3, #8
 8002576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002578:	3301      	adds	r3, #1
 800257a:	683a      	ldr	r2, [r7, #0]
 800257c:	4413      	add	r3, r2
 800257e:	b2ca      	uxtb	r2, r1
 8002580:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	691b      	ldr	r3, [r3, #16]
 8002586:	0c19      	lsrs	r1, r3, #16
 8002588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258a:	3302      	adds	r3, #2
 800258c:	683a      	ldr	r2, [r7, #0]
 800258e:	4413      	add	r3, r2
 8002590:	b2ca      	uxtb	r2, r1
 8002592:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	691b      	ldr	r3, [r3, #16]
 8002598:	0e19      	lsrs	r1, r3, #24
 800259a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259c:	3303      	adds	r3, #3
 800259e:	683a      	ldr	r2, [r7, #0]
 80025a0:	4413      	add	r3, r2
 80025a2:	b2ca      	uxtb	r2, r1
 80025a4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 80025a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a8:	3304      	adds	r3, #4
 80025aa:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 80025ac:	2300      	movs	r3, #0
 80025ae:	61fb      	str	r3, [r7, #28]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	691b      	ldr	r3, [r3, #16]
 80025b4:	69fa      	ldr	r2, [r7, #28]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d22b      	bcs.n	8002612 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	699a      	ldr	r2, [r3, #24]
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	4413      	add	r3, r2
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 80025c8:	68f9      	ldr	r1, [r7, #12]
 80025ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025cc:	683a      	ldr	r2, [r7, #0]
 80025ce:	4413      	add	r3, r2
 80025d0:	b2ca      	uxtb	r2, r1
 80025d2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	0a19      	lsrs	r1, r3, #8
 80025d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025da:	3301      	adds	r3, #1
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	4413      	add	r3, r2
 80025e0:	b2ca      	uxtb	r2, r1
 80025e2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	0c19      	lsrs	r1, r3, #16
 80025e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ea:	3302      	adds	r3, #2
 80025ec:	683a      	ldr	r2, [r7, #0]
 80025ee:	4413      	add	r3, r2
 80025f0:	b2ca      	uxtb	r2, r1
 80025f2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	0e19      	lsrs	r1, r3, #24
 80025f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fa:	3303      	adds	r3, #3
 80025fc:	683a      	ldr	r2, [r7, #0]
 80025fe:	4413      	add	r3, r2
 8002600:	b2ca      	uxtb	r2, r1
 8002602:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8002604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002606:	3304      	adds	r3, #4
 8002608:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	3301      	adds	r3, #1
 800260e:	61fb      	str	r3, [r7, #28]
 8002610:	e7ce      	b.n	80025b0 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	69d9      	ldr	r1, [r3, #28]
 8002616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	4413      	add	r3, r2
 800261c:	b2ca      	uxtb	r2, r1
 800261e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	0a19      	lsrs	r1, r3, #8
 8002626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002628:	3301      	adds	r3, #1
 800262a:	683a      	ldr	r2, [r7, #0]
 800262c:	4413      	add	r3, r2
 800262e:	b2ca      	uxtb	r2, r1
 8002630:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	0c19      	lsrs	r1, r3, #16
 8002638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263a:	3302      	adds	r3, #2
 800263c:	683a      	ldr	r2, [r7, #0]
 800263e:	4413      	add	r3, r2
 8002640:	b2ca      	uxtb	r2, r1
 8002642:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	69db      	ldr	r3, [r3, #28]
 8002648:	0e19      	lsrs	r1, r3, #24
 800264a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264c:	3303      	adds	r3, #3
 800264e:	683a      	ldr	r2, [r7, #0]
 8002650:	4413      	add	r3, r2
 8002652:	b2ca      	uxtb	r2, r1
 8002654:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8002656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002658:	3304      	adds	r3, #4
 800265a:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 800265c:	2300      	movs	r3, #0
 800265e:	61bb      	str	r3, [r7, #24]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	69db      	ldr	r3, [r3, #28]
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	429a      	cmp	r2, r3
 8002668:	d228      	bcs.n	80026bc <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800266e:	69bb      	ldr	r3, [r7, #24]
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	4413      	add	r3, r2
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4618      	mov	r0, r3
 8002678:	f7fd fdaa 	bl	80001d0 <strlen>
 800267c:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 800267e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002680:	683a      	ldr	r2, [r7, #0]
 8002682:	4413      	add	r3, r2
 8002684:	6979      	ldr	r1, [r7, #20]
 8002686:	4618      	mov	r0, r3
 8002688:	f001 f9da 	bl	8003a40 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800268c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268e:	3304      	adds	r3, #4
 8002690:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8002692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002694:	683a      	ldr	r2, [r7, #0]
 8002696:	18d0      	adds	r0, r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	4413      	add	r3, r2
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	4619      	mov	r1, r3
 80026a8:	f00c fe8e 	bl	800f3c8 <memcpy>
      offset += length_stringsi;
 80026ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	4413      	add	r3, r2
 80026b2:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	3301      	adds	r3, #1
 80026b8:	61bb      	str	r3, [r7, #24]
 80026ba:	e7d1      	b.n	8002660 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 80026bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80026be:	4618      	mov	r0, r3
 80026c0:	3728      	adds	r7, #40	; 0x28
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b08e      	sub	sp, #56	; 0x38
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
 80026ce:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80026d0:	2300      	movs	r3, #0
 80026d2:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80026d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	4413      	add	r3, r2
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80026de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026e0:	3301      	adds	r3, #1
 80026e2:	683a      	ldr	r2, [r7, #0]
 80026e4:	4413      	add	r3, r2
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	021b      	lsls	r3, r3, #8
 80026ea:	6a3a      	ldr	r2, [r7, #32]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80026f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026f2:	3302      	adds	r3, #2
 80026f4:	683a      	ldr	r2, [r7, #0]
 80026f6:	4413      	add	r3, r2
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	041b      	lsls	r3, r3, #16
 80026fc:	6a3a      	ldr	r2, [r7, #32]
 80026fe:	4313      	orrs	r3, r2
 8002700:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002704:	3303      	adds	r3, #3
 8002706:	683a      	ldr	r2, [r7, #0]
 8002708:	4413      	add	r3, r2
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	061b      	lsls	r3, r3, #24
 800270e:	6a3a      	ldr	r2, [r7, #32]
 8002710:	4313      	orrs	r3, r2
 8002712:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8002714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002716:	3304      	adds	r3, #4
 8002718:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	6a3a      	ldr	r2, [r7, #32]
 8002720:	429a      	cmp	r2, r3
 8002722:	d90a      	bls.n	800273a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	68da      	ldr	r2, [r3, #12]
 8002728:	6a3b      	ldr	r3, [r7, #32]
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	4619      	mov	r1, r3
 800272e:	4610      	mov	r0, r2
 8002730:	f00c ff06 	bl	800f540 <realloc>
 8002734:	4602      	mov	r2, r0
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a3a      	ldr	r2, [r7, #32]
 800273e:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8002740:	2300      	movs	r3, #0
 8002742:	633b      	str	r3, [r7, #48]	; 0x30
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800274a:	429a      	cmp	r2, r3
 800274c:	d236      	bcs.n	80027bc <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 800274e:	2300      	movs	r3, #0
 8002750:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002756:	6839      	ldr	r1, [r7, #0]
 8002758:	440a      	add	r2, r1
 800275a:	7812      	ldrb	r2, [r2, #0]
 800275c:	4313      	orrs	r3, r2
 800275e:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002760:	697a      	ldr	r2, [r7, #20]
 8002762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002764:	3301      	adds	r3, #1
 8002766:	6839      	ldr	r1, [r7, #0]
 8002768:	440b      	add	r3, r1
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	021b      	lsls	r3, r3, #8
 800276e:	4313      	orrs	r3, r2
 8002770:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002772:	697a      	ldr	r2, [r7, #20]
 8002774:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002776:	3302      	adds	r3, #2
 8002778:	6839      	ldr	r1, [r7, #0]
 800277a:	440b      	add	r3, r1
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	041b      	lsls	r3, r3, #16
 8002780:	4313      	orrs	r3, r2
 8002782:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002784:	697a      	ldr	r2, [r7, #20]
 8002786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002788:	3303      	adds	r3, #3
 800278a:	6839      	ldr	r1, [r7, #0]
 800278c:	440b      	add	r3, r1
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	061b      	lsls	r3, r3, #24
 8002792:	4313      	orrs	r3, r2
 8002794:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8002796:	697a      	ldr	r2, [r7, #20]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 800279c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800279e:	3304      	adds	r3, #4
 80027a0:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	68da      	ldr	r2, [r3, #12]
 80027a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	4413      	add	r3, r2
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	3208      	adds	r2, #8
 80027b0:	6812      	ldr	r2, [r2, #0]
 80027b2:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 80027b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027b6:	3301      	adds	r3, #1
 80027b8:	633b      	str	r3, [r7, #48]	; 0x30
 80027ba:	e7c3      	b.n	8002744 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80027bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027be:	683a      	ldr	r2, [r7, #0]
 80027c0:	4413      	add	r3, r2
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80027c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027c8:	3301      	adds	r3, #1
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	4413      	add	r3, r2
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	021b      	lsls	r3, r3, #8
 80027d2:	69fa      	ldr	r2, [r7, #28]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80027d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027da:	3302      	adds	r3, #2
 80027dc:	683a      	ldr	r2, [r7, #0]
 80027de:	4413      	add	r3, r2
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	041b      	lsls	r3, r3, #16
 80027e4:	69fa      	ldr	r2, [r7, #28]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 80027ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027ec:	3303      	adds	r3, #3
 80027ee:	683a      	ldr	r2, [r7, #0]
 80027f0:	4413      	add	r3, r2
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	061b      	lsls	r3, r3, #24
 80027f6:	69fa      	ldr	r2, [r7, #28]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 80027fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027fe:	3304      	adds	r3, #4
 8002800:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	69fa      	ldr	r2, [r7, #28]
 8002808:	429a      	cmp	r2, r3
 800280a:	d90a      	bls.n	8002822 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	699a      	ldr	r2, [r3, #24]
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4619      	mov	r1, r3
 8002816:	4610      	mov	r0, r2
 8002818:	f00c fe92 	bl	800f540 <realloc>
 800281c:	4602      	mov	r2, r0
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	69fa      	ldr	r2, [r7, #28]
 8002826:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8002828:	2300      	movs	r3, #0
 800282a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002832:	429a      	cmp	r2, r3
 8002834:	d236      	bcs.n	80028a4 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8002836:	2300      	movs	r3, #0
 8002838:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800283e:	6839      	ldr	r1, [r7, #0]
 8002840:	440a      	add	r2, r1
 8002842:	7812      	ldrb	r2, [r2, #0]
 8002844:	4313      	orrs	r3, r2
 8002846:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002848:	693a      	ldr	r2, [r7, #16]
 800284a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800284c:	3301      	adds	r3, #1
 800284e:	6839      	ldr	r1, [r7, #0]
 8002850:	440b      	add	r3, r1
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	021b      	lsls	r3, r3, #8
 8002856:	4313      	orrs	r3, r2
 8002858:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800285a:	693a      	ldr	r2, [r7, #16]
 800285c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800285e:	3302      	adds	r3, #2
 8002860:	6839      	ldr	r1, [r7, #0]
 8002862:	440b      	add	r3, r1
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	041b      	lsls	r3, r3, #16
 8002868:	4313      	orrs	r3, r2
 800286a:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002870:	3303      	adds	r3, #3
 8002872:	6839      	ldr	r1, [r7, #0]
 8002874:	440b      	add	r3, r1
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	061b      	lsls	r3, r3, #24
 800287a:	4313      	orrs	r3, r2
 800287c:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 800287e:	693a      	ldr	r2, [r7, #16]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8002884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002886:	3304      	adds	r3, #4
 8002888:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	699a      	ldr	r2, [r3, #24]
 800288e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4413      	add	r3, r2
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	3214      	adds	r2, #20
 8002898:	6812      	ldr	r2, [r2, #0]
 800289a:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 800289c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800289e:	3301      	adds	r3, #1
 80028a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028a2:	e7c3      	b.n	800282c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80028a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028a6:	683a      	ldr	r2, [r7, #0]
 80028a8:	4413      	add	r3, r2
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80028ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028b0:	3301      	adds	r3, #1
 80028b2:	683a      	ldr	r2, [r7, #0]
 80028b4:	4413      	add	r3, r2
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	021b      	lsls	r3, r3, #8
 80028ba:	69ba      	ldr	r2, [r7, #24]
 80028bc:	4313      	orrs	r3, r2
 80028be:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80028c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028c2:	3302      	adds	r3, #2
 80028c4:	683a      	ldr	r2, [r7, #0]
 80028c6:	4413      	add	r3, r2
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	041b      	lsls	r3, r3, #16
 80028cc:	69ba      	ldr	r2, [r7, #24]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 80028d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028d4:	3303      	adds	r3, #3
 80028d6:	683a      	ldr	r2, [r7, #0]
 80028d8:	4413      	add	r3, r2
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	061b      	lsls	r3, r3, #24
 80028de:	69ba      	ldr	r2, [r7, #24]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 80028e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028e6:	3304      	adds	r3, #4
 80028e8:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69db      	ldr	r3, [r3, #28]
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d90a      	bls.n	800290a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	4619      	mov	r1, r3
 80028fe:	4610      	mov	r0, r2
 8002900:	f00c fe1e 	bl	800f540 <realloc>
 8002904:	4602      	mov	r2, r0
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8002910:	2300      	movs	r3, #0
 8002912:	62bb      	str	r3, [r7, #40]	; 0x28
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	69db      	ldr	r3, [r3, #28]
 8002918:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800291a:	429a      	cmp	r2, r3
 800291c:	d23f      	bcs.n	800299e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 800291e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002920:	683a      	ldr	r2, [r7, #0]
 8002922:	441a      	add	r2, r3
 8002924:	f107 030c 	add.w	r3, r7, #12
 8002928:	4611      	mov	r1, r2
 800292a:	4618      	mov	r0, r3
 800292c:	f001 f8a6 	bl	8003a7c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002930:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002932:	3304      	adds	r3, #4
 8002934:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002936:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002938:	627b      	str	r3, [r7, #36]	; 0x24
 800293a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	4413      	add	r3, r2
 8002940:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002942:	429a      	cmp	r2, r3
 8002944:	d20c      	bcs.n	8002960 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 8002946:	683a      	ldr	r2, [r7, #0]
 8002948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294a:	441a      	add	r2, r3
 800294c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294e:	3b01      	subs	r3, #1
 8002950:	6839      	ldr	r1, [r7, #0]
 8002952:	440b      	add	r3, r1
 8002954:	7812      	ldrb	r2, [r2, #0]
 8002956:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295a:	3301      	adds	r3, #1
 800295c:	627b      	str	r3, [r7, #36]	; 0x24
 800295e:	e7ec      	b.n	800293a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8002960:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	4413      	add	r3, r2
 8002966:	3b01      	subs	r3, #1
 8002968:	683a      	ldr	r2, [r7, #0]
 800296a:	4413      	add	r3, r2
 800296c:	2200      	movs	r2, #0
 800296e:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8002970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002972:	3b01      	subs	r3, #1
 8002974:	683a      	ldr	r2, [r7, #0]
 8002976:	441a      	add	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 800297c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	4413      	add	r3, r2
 8002982:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	4413      	add	r3, r2
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	3220      	adds	r2, #32
 8002992:	6812      	ldr	r2, [r2, #0]
 8002994:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8002996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002998:	3301      	adds	r3, #1
 800299a:	62bb      	str	r3, [r7, #40]	; 0x28
 800299c:	e7ba      	b.n	8002914 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 800299e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 80029a0:	4618      	mov	r0, r3
 80029a2:	3738      	adds	r7, #56	; 0x38
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	4b03      	ldr	r3, [pc, #12]	; (80029c0 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 80029b2:	4618      	mov	r0, r3
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	0800fae0 	.word	0x0800fae0

080029c4 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	4b03      	ldr	r3, [pc, #12]	; (80029dc <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 80029ce:	4618      	mov	r0, r3
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	0800f7fc 	.word	0x0800f7fc

080029e0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
 80029ec:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	68ba      	ldr	r2, [r7, #8]
 80029f2:	601a      	str	r2, [r3, #0]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	605a      	str	r2, [r3, #4]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	683a      	ldr	r2, [r7, #0]
 80029fe:	611a      	str	r2, [r3, #16]
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	4618      	mov	r0, r3
 8002a04:	3714      	adds	r7, #20
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr

08002a0e <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b082      	sub	sp, #8
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
 8002a16:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	68d8      	ldr	r0, [r3, #12]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	6891      	ldr	r1, [r2, #8]
 8002a28:	683a      	ldr	r2, [r7, #0]
 8002a2a:	4798      	blx	r3
 8002a2c:	4603      	mov	r3, r0
  };
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3708      	adds	r7, #8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 8002a36:	b480      	push	{r7}
 8002a38:	b083      	sub	sp, #12
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	691b      	ldr	r3, [r3, #16]
  }
 8002a42:	4618      	mov	r0, r3
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr

08002a4e <_ZN13STM32HardwareC1Ev>:
extern struct ringbuffer rb;

class STM32Hardware
{
public:
	STM32Hardware() {
 8002a4e:	b480      	push	{r7}
 8002a50:	b083      	sub	sp, #12
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
	}
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <_ZN13STM32Hardware4initEv>:

	void init() {
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
	}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <_ZN13STM32Hardware4readEv>:

	// Read a byte of data from ROS connection.
	// If no data , returns -1
	int read()
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
	{
		uint32_t r;
		uint8_t ch = -1;
 8002a80:	23ff      	movs	r3, #255	; 0xff
 8002a82:	72fb      	strb	r3, [r7, #11]

		r = ringbuffer_getchar(&rb, &ch);
 8002a84:	f107 030b 	add.w	r3, r7, #11
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4807      	ldr	r0, [pc, #28]	; (8002aa8 <_ZN13STM32Hardware4readEv+0x30>)
 8002a8c:	f001 ffa2 	bl	80049d4 <_Z18ringbuffer_getcharP10ringbufferPh>
 8002a90:	60f8      	str	r0, [r7, #12]

		if (1 == r)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d101      	bne.n	8002a9c <_ZN13STM32Hardware4readEv+0x24>
			return ch;
 8002a98:	7afb      	ldrb	r3, [r7, #11]
 8002a9a:	e001      	b.n	8002aa0 <_ZN13STM32Hardware4readEv+0x28>
		else
			return -1;
 8002a9c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3710      	adds	r7, #16
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	200004e0 	.word	0x200004e0

08002aac <_ZN13STM32Hardware5writeEPhi>:


	// Send a byte of data to ROS connection
	void write(uint8_t* data, int length)
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
	{
		CDC_Transmit_FS(data, length);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	4619      	mov	r1, r3
 8002abe:	68b8      	ldr	r0, [r7, #8]
 8002ac0:	f00b ffea 	bl	800ea98 <CDC_Transmit_FS>
	}
 8002ac4:	bf00      	nop
 8002ac6:	3710      	adds	r7, #16
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <_ZN13STM32Hardware4timeEv>:

	// Returns milliseconds since start of program
	unsigned long time(void)
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
	{
		return HAL_GetTick();
 8002ad4:	f002 f83c 	bl	8004b50 <HAL_GetTick>
 8002ad8:	4603      	mov	r3, r0
	}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3708      	adds	r7, #8
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
	...

08002ae4 <_ZN8std_msgs4Int8C1Ev>:
  {
    public:
      typedef int8_t _data_type;
      _data_type data;

    Int8():
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
      data(0)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7ff f940 	bl	8001d74 <_ZN3ros3MsgC1Ev>
 8002af4:	4a05      	ldr	r2, [pc, #20]	; (8002b0c <_ZN8std_msgs4Int8C1Ev+0x28>)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	601a      	str	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	711a      	strb	r2, [r3, #4]
    {
    }
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	4618      	mov	r0, r3
 8002b04:	3708      	adds	r7, #8
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	0800fb90 	.word	0x0800fb90

08002b10 <_ZNK8std_msgs4Int89serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	60fb      	str	r3, [r7, #12]
      union {
        int8_t real;
        uint8_t base;
      } u_data;
      u_data.real = this->data;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8002b24:	723b      	strb	r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	7a3a      	ldrb	r2, [r7, #8]
 8002b2e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	3301      	adds	r3, #1
 8002b34:	60fb      	str	r3, [r7, #12]
      return offset;
 8002b36:	68fb      	ldr	r3, [r7, #12]
    }
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3714      	adds	r7, #20
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <_ZN8std_msgs4Int811deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	60fb      	str	r3, [r7, #12]
      union {
        int8_t real;
        uint8_t base;
      } u_data;
      u_data.base = 0;
 8002b52:	2300      	movs	r3, #0
 8002b54:	723b      	strb	r3, [r7, #8]
      u_data.base |= ((uint8_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002b56:	7a3a      	ldrb	r2, [r7, #8]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6839      	ldr	r1, [r7, #0]
 8002b5c:	440b      	add	r3, r1
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	723b      	strb	r3, [r7, #8]
      this->data = u_data.real;
 8002b66:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->data);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	3301      	adds	r3, #1
 8002b72:	60fb      	str	r3, [r7, #12]
     return offset;
 8002b74:	68fb      	ldr	r3, [r7, #12]
    }
 8002b76:	4618      	mov	r0, r3
 8002b78:	3714      	adds	r7, #20
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
	...

08002b84 <_ZN8std_msgs4Int87getTypeEv>:

    const char * getType(){ return "std_msgs/Int8"; };
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	4b03      	ldr	r3, [pc, #12]	; (8002b9c <_ZN8std_msgs4Int87getTypeEv+0x18>)
 8002b8e:	4618      	mov	r0, r3
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	0800f820 	.word	0x0800f820

08002ba0 <_ZN8std_msgs4Int86getMD5Ev>:
    const char * getMD5(){ return "27ffa0c9c4b8fb8492252bcad9e5c57b"; };
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	4b03      	ldr	r3, [pc, #12]	; (8002bb8 <_ZN8std_msgs4Int86getMD5Ev+0x18>)
 8002baa:	4618      	mov	r0, r3
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	0800f830 	.word	0x0800f830

08002bbc <_ZN8std_msgs19MultiArrayDimensionC1Ev>:
      typedef uint32_t _size_type;
      _size_type size;
      typedef uint32_t _stride_type;
      _stride_type stride;

    MultiArrayDimension():
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
      label(""),
      size(0),
      stride(0)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff f8d4 	bl	8001d74 <_ZN3ros3MsgC1Ev>
 8002bcc:	4a08      	ldr	r2, [pc, #32]	; (8002bf0 <_ZN8std_msgs19MultiArrayDimensionC1Ev+0x34>)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a07      	ldr	r2, [pc, #28]	; (8002bf4 <_ZN8std_msgs19MultiArrayDimensionC1Ev+0x38>)
 8002bd6:	605a      	str	r2, [r3, #4]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	609a      	str	r2, [r3, #8]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	60da      	str	r2, [r3, #12]
    {
    }
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	4618      	mov	r0, r3
 8002be8:	3708      	adds	r7, #8
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	0800fb78 	.word	0x0800fb78
 8002bf4:	0800f780 	.word	0x0800f780

08002bf8 <_ZNK8std_msgs19MultiArrayDimension9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002c02:	2300      	movs	r3, #0
 8002c04:	60fb      	str	r3, [r7, #12]
      uint32_t length_label = strlen(this->label);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7fd fae0 	bl	80001d0 <strlen>
 8002c10:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_label);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	683a      	ldr	r2, [r7, #0]
 8002c16:	4413      	add	r3, r2
 8002c18:	68b9      	ldr	r1, [r7, #8]
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f000 ff10 	bl	8003a40 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	3304      	adds	r3, #4
 8002c24:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->label, length_label);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	18d0      	adds	r0, r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	68ba      	ldr	r2, [r7, #8]
 8002c32:	4619      	mov	r1, r3
 8002c34:	f00c fbc8 	bl	800f3c8 <memcpy>
      offset += length_label;
 8002c38:	68fa      	ldr	r2, [r7, #12]
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->size >> (8 * 0)) & 0xFF;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6899      	ldr	r1, [r3, #8]
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	683a      	ldr	r2, [r7, #0]
 8002c48:	4413      	add	r3, r2
 8002c4a:	b2ca      	uxtb	r2, r1
 8002c4c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->size >> (8 * 1)) & 0xFF;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	0a19      	lsrs	r1, r3, #8
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	3301      	adds	r3, #1
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	4413      	add	r3, r2
 8002c5c:	b2ca      	uxtb	r2, r1
 8002c5e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->size >> (8 * 2)) & 0xFF;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	0c19      	lsrs	r1, r3, #16
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	3302      	adds	r3, #2
 8002c6a:	683a      	ldr	r2, [r7, #0]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	b2ca      	uxtb	r2, r1
 8002c70:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->size >> (8 * 3)) & 0xFF;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	0e19      	lsrs	r1, r3, #24
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	3303      	adds	r3, #3
 8002c7c:	683a      	ldr	r2, [r7, #0]
 8002c7e:	4413      	add	r3, r2
 8002c80:	b2ca      	uxtb	r2, r1
 8002c82:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->size);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	3304      	adds	r3, #4
 8002c88:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->stride >> (8 * 0)) & 0xFF;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	68d9      	ldr	r1, [r3, #12]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	4413      	add	r3, r2
 8002c94:	b2ca      	uxtb	r2, r1
 8002c96:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->stride >> (8 * 1)) & 0xFF;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	0a19      	lsrs	r1, r3, #8
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	4413      	add	r3, r2
 8002ca6:	b2ca      	uxtb	r2, r1
 8002ca8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->stride >> (8 * 2)) & 0xFF;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	0c19      	lsrs	r1, r3, #16
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	3302      	adds	r3, #2
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	b2ca      	uxtb	r2, r1
 8002cba:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->stride >> (8 * 3)) & 0xFF;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	0e19      	lsrs	r1, r3, #24
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	3303      	adds	r3, #3
 8002cc6:	683a      	ldr	r2, [r7, #0]
 8002cc8:	4413      	add	r3, r2
 8002cca:	b2ca      	uxtb	r2, r1
 8002ccc:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->stride);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	3304      	adds	r3, #4
 8002cd2:	60fb      	str	r3, [r7, #12]
      return offset;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
    }
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}

08002cde <_ZN8std_msgs19MultiArrayDimension11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002cde:	b580      	push	{r7, lr}
 8002ce0:	b086      	sub	sp, #24
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	6078      	str	r0, [r7, #4]
 8002ce6:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	613b      	str	r3, [r7, #16]
      uint32_t length_label;
      arrToVar(length_label, (inbuffer + offset));
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	683a      	ldr	r2, [r7, #0]
 8002cf0:	441a      	add	r2, r3
 8002cf2:	f107 030c 	add.w	r3, r7, #12
 8002cf6:	4611      	mov	r1, r2
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f000 febf 	bl	8003a7c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	3304      	adds	r3, #4
 8002d02:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_label; ++k){
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	617b      	str	r3, [r7, #20]
 8002d08:	693a      	ldr	r2, [r7, #16]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	697a      	ldr	r2, [r7, #20]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d20c      	bcs.n	8002d2e <_ZN8std_msgs19MultiArrayDimension11deserializeEPh+0x50>
          inbuffer[k-1]=inbuffer[k];
 8002d14:	683a      	ldr	r2, [r7, #0]
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	441a      	add	r2, r3
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	6839      	ldr	r1, [r7, #0]
 8002d20:	440b      	add	r3, r1
 8002d22:	7812      	ldrb	r2, [r2, #0]
 8002d24:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_label; ++k){
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	e7ec      	b.n	8002d08 <_ZN8std_msgs19MultiArrayDimension11deserializeEPh+0x2a>
      }
      inbuffer[offset+length_label-1]=0;
 8002d2e:	693a      	ldr	r2, [r7, #16]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	4413      	add	r3, r2
 8002d34:	3b01      	subs	r3, #1
 8002d36:	683a      	ldr	r2, [r7, #0]
 8002d38:	4413      	add	r3, r2
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	701a      	strb	r2, [r3, #0]
      this->label = (char *)(inbuffer + offset-1);
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	3b01      	subs	r3, #1
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	441a      	add	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	605a      	str	r2, [r3, #4]
      offset += length_label;
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	4413      	add	r3, r2
 8002d50:	613b      	str	r3, [r7, #16]
      this->size =  ((uint32_t) (*(inbuffer + offset)));
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	4413      	add	r3, r2
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	609a      	str	r2, [r3, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	3301      	adds	r3, #1
 8002d68:	6839      	ldr	r1, [r7, #0]
 8002d6a:	440b      	add	r3, r1
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	021b      	lsls	r3, r3, #8
 8002d70:	431a      	orrs	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	609a      	str	r2, [r3, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689a      	ldr	r2, [r3, #8]
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	3302      	adds	r3, #2
 8002d7e:	6839      	ldr	r1, [r7, #0]
 8002d80:	440b      	add	r3, r1
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	041b      	lsls	r3, r3, #16
 8002d86:	431a      	orrs	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	609a      	str	r2, [r3, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	3303      	adds	r3, #3
 8002d94:	6839      	ldr	r1, [r7, #0]
 8002d96:	440b      	add	r3, r1
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	061b      	lsls	r3, r3, #24
 8002d9c:	431a      	orrs	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->size);
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	3304      	adds	r3, #4
 8002da6:	613b      	str	r3, [r7, #16]
      this->stride =  ((uint32_t) (*(inbuffer + offset)));
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	4413      	add	r3, r2
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	461a      	mov	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	60da      	str	r2, [r3, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	68da      	ldr	r2, [r3, #12]
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	6839      	ldr	r1, [r7, #0]
 8002dc0:	440b      	add	r3, r1
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	021b      	lsls	r3, r3, #8
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	60da      	str	r2, [r3, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68da      	ldr	r2, [r3, #12]
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	3302      	adds	r3, #2
 8002dd4:	6839      	ldr	r1, [r7, #0]
 8002dd6:	440b      	add	r3, r1
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	041b      	lsls	r3, r3, #16
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	60da      	str	r2, [r3, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	68da      	ldr	r2, [r3, #12]
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	3303      	adds	r3, #3
 8002dea:	6839      	ldr	r1, [r7, #0]
 8002dec:	440b      	add	r3, r1
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	061b      	lsls	r3, r3, #24
 8002df2:	431a      	orrs	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	60da      	str	r2, [r3, #12]
      offset += sizeof(this->stride);
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	3304      	adds	r3, #4
 8002dfc:	613b      	str	r3, [r7, #16]
     return offset;
 8002dfe:	693b      	ldr	r3, [r7, #16]
    }
 8002e00:	4618      	mov	r0, r3
 8002e02:	3718      	adds	r7, #24
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <_ZN8std_msgs19MultiArrayDimension7getTypeEv>:

    const char * getType(){ return "std_msgs/MultiArrayDimension"; };
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	4b03      	ldr	r3, [pc, #12]	; (8002e20 <_ZN8std_msgs19MultiArrayDimension7getTypeEv+0x18>)
 8002e12:	4618      	mov	r0, r3
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	0800f854 	.word	0x0800f854

08002e24 <_ZN8std_msgs19MultiArrayDimension6getMD5Ev>:
    const char * getMD5(){ return "4cd0c83a8683deae40ecdac60e53bfa8"; };
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	4b03      	ldr	r3, [pc, #12]	; (8002e3c <_ZN8std_msgs19MultiArrayDimension6getMD5Ev+0x18>)
 8002e2e:	4618      	mov	r0, r3
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	0800f874 	.word	0x0800f874

08002e40 <_ZN8std_msgs16MultiArrayLayoutC1Ev>:
      _dim_type st_dim;
      _dim_type * dim;
      typedef uint32_t _data_offset_type;
      _data_offset_type data_offset;

    MultiArrayLayout():
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
      dim_length(0), dim(NULL),
      data_offset(0)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7fe ff92 	bl	8001d74 <_ZN3ros3MsgC1Ev>
 8002e50:	4a0a      	ldr	r2, [pc, #40]	; (8002e7c <_ZN8std_msgs16MultiArrayLayoutC1Ev+0x3c>)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	601a      	str	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	605a      	str	r2, [r3, #4]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	3308      	adds	r3, #8
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff feab 	bl	8002bbc <_ZN8std_msgs19MultiArrayDimensionC1Ev>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	619a      	str	r2, [r3, #24]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	61da      	str	r2, [r3, #28]
    {
    }
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4618      	mov	r0, r3
 8002e76:	3708      	adds	r7, #8
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	0800fb60 	.word	0x0800fb60

08002e80 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->dim_length >> (8 * 0)) & 0xFF;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6859      	ldr	r1, [r3, #4]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	4413      	add	r3, r2
 8002e98:	b2ca      	uxtb	r2, r1
 8002e9a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->dim_length >> (8 * 1)) & 0xFF;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	0a19      	lsrs	r1, r3, #8
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	683a      	ldr	r2, [r7, #0]
 8002ea8:	4413      	add	r3, r2
 8002eaa:	b2ca      	uxtb	r2, r1
 8002eac:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->dim_length >> (8 * 2)) & 0xFF;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	0c19      	lsrs	r1, r3, #16
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	3302      	adds	r3, #2
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	4413      	add	r3, r2
 8002ebc:	b2ca      	uxtb	r2, r1
 8002ebe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->dim_length >> (8 * 3)) & 0xFF;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	0e19      	lsrs	r1, r3, #24
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	3303      	adds	r3, #3
 8002eca:	683a      	ldr	r2, [r7, #0]
 8002ecc:	4413      	add	r3, r2
 8002ece:	b2ca      	uxtb	r2, r1
 8002ed0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->dim_length);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	3304      	adds	r3, #4
 8002ed6:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < dim_length; i++){
 8002ed8:	2300      	movs	r3, #0
 8002eda:	60bb      	str	r3, [r7, #8]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	68ba      	ldr	r2, [r7, #8]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d218      	bcs.n	8002f18 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh+0x98>
      offset += this->dim[i].serialize(outbuffer + offset);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	699a      	ldr	r2, [r3, #24]
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	011b      	lsls	r3, r3, #4
 8002eee:	18d0      	adds	r0, r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	699a      	ldr	r2, [r3, #24]
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	011b      	lsls	r3, r3, #4
 8002ef8:	4413      	add	r3, r2
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	68fa      	ldr	r2, [r7, #12]
 8002f00:	6839      	ldr	r1, [r7, #0]
 8002f02:	440a      	add	r2, r1
 8002f04:	4611      	mov	r1, r2
 8002f06:	4798      	blx	r3
 8002f08:	4602      	mov	r2, r0
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	4413      	add	r3, r2
 8002f0e:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < dim_length; i++){
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	3301      	adds	r3, #1
 8002f14:	60bb      	str	r3, [r7, #8]
 8002f16:	e7e1      	b.n	8002edc <_ZNK8std_msgs16MultiArrayLayout9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->data_offset >> (8 * 0)) & 0xFF;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	69d9      	ldr	r1, [r3, #28]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	683a      	ldr	r2, [r7, #0]
 8002f20:	4413      	add	r3, r2
 8002f22:	b2ca      	uxtb	r2, r1
 8002f24:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data_offset >> (8 * 1)) & 0xFF;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	0a19      	lsrs	r1, r3, #8
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	3301      	adds	r3, #1
 8002f30:	683a      	ldr	r2, [r7, #0]
 8002f32:	4413      	add	r3, r2
 8002f34:	b2ca      	uxtb	r2, r1
 8002f36:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data_offset >> (8 * 2)) & 0xFF;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	69db      	ldr	r3, [r3, #28]
 8002f3c:	0c19      	lsrs	r1, r3, #16
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	3302      	adds	r3, #2
 8002f42:	683a      	ldr	r2, [r7, #0]
 8002f44:	4413      	add	r3, r2
 8002f46:	b2ca      	uxtb	r2, r1
 8002f48:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data_offset >> (8 * 3)) & 0xFF;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	69db      	ldr	r3, [r3, #28]
 8002f4e:	0e19      	lsrs	r1, r3, #24
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	3303      	adds	r3, #3
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	4413      	add	r3, r2
 8002f58:	b2ca      	uxtb	r2, r1
 8002f5a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data_offset);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	3304      	adds	r3, #4
 8002f60:	60fb      	str	r3, [r7, #12]
      return offset;
 8002f62:	68fb      	ldr	r3, [r7, #12]
    }
 8002f64:	4618      	mov	r0, r3
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <_ZN8std_msgs16MultiArrayLayout11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b086      	sub	sp, #24
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002f76:	2300      	movs	r3, #0
 8002f78:	617b      	str	r3, [r7, #20]
      uint32_t dim_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	4413      	add	r3, r2
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	3301      	adds	r3, #1
 8002f88:	683a      	ldr	r2, [r7, #0]
 8002f8a:	4413      	add	r3, r2
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	021b      	lsls	r3, r3, #8
 8002f90:	68fa      	ldr	r2, [r7, #12]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	3302      	adds	r3, #2
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	041b      	lsls	r3, r3, #16
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	3303      	adds	r3, #3
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	4413      	add	r3, r2
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	061b      	lsls	r3, r3, #24
 8002fb4:	68fa      	ldr	r2, [r7, #12]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	60fb      	str	r3, [r7, #12]
      offset += sizeof(this->dim_length);
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	3304      	adds	r3, #4
 8002fbe:	617b      	str	r3, [r7, #20]
      if(dim_lengthT > dim_length)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	68fa      	ldr	r2, [r7, #12]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d90a      	bls.n	8002fe0 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x74>
        this->dim = (std_msgs::MultiArrayDimension*)realloc(this->dim, dim_lengthT * sizeof(std_msgs::MultiArrayDimension));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	699a      	ldr	r2, [r3, #24]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	011b      	lsls	r3, r3, #4
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	4610      	mov	r0, r2
 8002fd6:	f00c fab3 	bl	800f540 <realloc>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	619a      	str	r2, [r3, #24]
      dim_length = dim_lengthT;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < dim_length; i++){
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	613b      	str	r3, [r7, #16]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	693a      	ldr	r2, [r7, #16]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d21b      	bcs.n	800302c <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0xc0>
      offset += this->st_dim.deserialize(inbuffer + offset);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f103 0008 	add.w	r0, r3, #8
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	683a      	ldr	r2, [r7, #0]
 8002ffe:	4413      	add	r3, r2
 8003000:	4619      	mov	r1, r3
 8003002:	f7ff fe6c 	bl	8002cde <_ZN8std_msgs19MultiArrayDimension11deserializeEPh>
 8003006:	4602      	mov	r2, r0
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	4413      	add	r3, r2
 800300c:	617b      	str	r3, [r7, #20]
        memcpy( &(this->dim[i]), &(this->st_dim), sizeof(std_msgs::MultiArrayDimension));
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	699a      	ldr	r2, [r3, #24]
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	18d0      	adds	r0, r2, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	3308      	adds	r3, #8
 800301c:	2210      	movs	r2, #16
 800301e:	4619      	mov	r1, r3
 8003020:	f00c f9d2 	bl	800f3c8 <memcpy>
      for( uint32_t i = 0; i < dim_length; i++){
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	3301      	adds	r3, #1
 8003028:	613b      	str	r3, [r7, #16]
 800302a:	e7de      	b.n	8002fea <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x7e>
      }
      this->data_offset =  ((uint32_t) (*(inbuffer + offset)));
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	683a      	ldr	r2, [r7, #0]
 8003030:	4413      	add	r3, r2
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	461a      	mov	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	69da      	ldr	r2, [r3, #28]
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	3301      	adds	r3, #1
 8003042:	6839      	ldr	r1, [r7, #0]
 8003044:	440b      	add	r3, r1
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	021b      	lsls	r3, r3, #8
 800304a:	431a      	orrs	r2, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	69da      	ldr	r2, [r3, #28]
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	3302      	adds	r3, #2
 8003058:	6839      	ldr	r1, [r7, #0]
 800305a:	440b      	add	r3, r1
 800305c:	781b      	ldrb	r3, [r3, #0]
 800305e:	041b      	lsls	r3, r3, #16
 8003060:	431a      	orrs	r2, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	69da      	ldr	r2, [r3, #28]
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	3303      	adds	r3, #3
 800306e:	6839      	ldr	r1, [r7, #0]
 8003070:	440b      	add	r3, r1
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	061b      	lsls	r3, r3, #24
 8003076:	431a      	orrs	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	61da      	str	r2, [r3, #28]
      offset += sizeof(this->data_offset);
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	3304      	adds	r3, #4
 8003080:	617b      	str	r3, [r7, #20]
     return offset;
 8003082:	697b      	ldr	r3, [r7, #20]
    }
 8003084:	4618      	mov	r0, r3
 8003086:	3718      	adds	r7, #24
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <_ZN8std_msgs16MultiArrayLayout7getTypeEv>:

    const char * getType(){ return "std_msgs/MultiArrayLayout"; };
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	4b03      	ldr	r3, [pc, #12]	; (80030a4 <_ZN8std_msgs16MultiArrayLayout7getTypeEv+0x18>)
 8003096:	4618      	mov	r0, r3
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	0800f898 	.word	0x0800f898

080030a8 <_ZN8std_msgs16MultiArrayLayout6getMD5Ev>:
    const char * getMD5(){ return "0fed2a11c13e11c5571b4e2a995a91a3"; };
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	4b03      	ldr	r3, [pc, #12]	; (80030c0 <_ZN8std_msgs16MultiArrayLayout6getMD5Ev+0x18>)
 80030b2:	4618      	mov	r0, r3
 80030b4:	370c      	adds	r7, #12
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	0800f8b4 	.word	0x0800f8b4

080030c4 <_ZN8std_msgs15UInt8MultiArrayC1Ev>:
      uint32_t data_length;
      typedef uint8_t _data_type;
      _data_type st_data;
      _data_type * data;

    UInt8MultiArray():
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
      layout(),
      data_length(0), data(NULL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7fe fe50 	bl	8001d74 <_ZN3ros3MsgC1Ev>
 80030d4:	4a09      	ldr	r2, [pc, #36]	; (80030fc <_ZN8std_msgs15UInt8MultiArrayC1Ev+0x38>)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	601a      	str	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	3304      	adds	r3, #4
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff feae 	bl	8002e40 <_ZN8std_msgs16MultiArrayLayoutC1Ev>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	625a      	str	r2, [r3, #36]	; 0x24
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	62da      	str	r2, [r3, #44]	; 0x2c
    {
    }
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	4618      	mov	r0, r3
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	0800fb48 	.word	0x0800fb48

08003100 <_ZNK8std_msgs15UInt8MultiArray9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800310a:	2300      	movs	r3, #0
 800310c:	60fb      	str	r3, [r7, #12]
      offset += this->layout.serialize(outbuffer + offset);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	1d18      	adds	r0, r3, #4
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	683a      	ldr	r2, [r7, #0]
 8003116:	4413      	add	r3, r2
 8003118:	4619      	mov	r1, r3
 800311a:	f7ff feb1 	bl	8002e80 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh>
 800311e:	4602      	mov	r2, r0
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	4413      	add	r3, r2
 8003124:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data_length >> (8 * 0)) & 0xFF;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	683a      	ldr	r2, [r7, #0]
 800312e:	4413      	add	r3, r2
 8003130:	b2ca      	uxtb	r2, r1
 8003132:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data_length >> (8 * 1)) & 0xFF;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003138:	0a19      	lsrs	r1, r3, #8
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	3301      	adds	r3, #1
 800313e:	683a      	ldr	r2, [r7, #0]
 8003140:	4413      	add	r3, r2
 8003142:	b2ca      	uxtb	r2, r1
 8003144:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data_length >> (8 * 2)) & 0xFF;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314a:	0c19      	lsrs	r1, r3, #16
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	3302      	adds	r3, #2
 8003150:	683a      	ldr	r2, [r7, #0]
 8003152:	4413      	add	r3, r2
 8003154:	b2ca      	uxtb	r2, r1
 8003156:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data_length >> (8 * 3)) & 0xFF;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800315c:	0e19      	lsrs	r1, r3, #24
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	3303      	adds	r3, #3
 8003162:	683a      	ldr	r2, [r7, #0]
 8003164:	4413      	add	r3, r2
 8003166:	b2ca      	uxtb	r2, r1
 8003168:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data_length);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	3304      	adds	r3, #4
 800316e:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < data_length; i++){
 8003170:	2300      	movs	r3, #0
 8003172:	60bb      	str	r3, [r7, #8]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003178:	68ba      	ldr	r2, [r7, #8]
 800317a:	429a      	cmp	r2, r3
 800317c:	d20f      	bcs.n	800319e <_ZNK8std_msgs15UInt8MultiArray9serializeEPh+0x9e>
      *(outbuffer + offset + 0) = (this->data[i] >> (8 * 0)) & 0xFF;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	441a      	add	r2, r3
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6839      	ldr	r1, [r7, #0]
 800318a:	440b      	add	r3, r1
 800318c:	7812      	ldrb	r2, [r2, #0]
 800318e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data[i]);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	3301      	adds	r3, #1
 8003194:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < data_length; i++){
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	3301      	adds	r3, #1
 800319a:	60bb      	str	r3, [r7, #8]
 800319c:	e7ea      	b.n	8003174 <_ZNK8std_msgs15UInt8MultiArray9serializeEPh+0x74>
      }
      return offset;
 800319e:	68fb      	ldr	r3, [r7, #12]
    }
 80031a0:	4618      	mov	r0, r3
 80031a2:	3710      	adds	r7, #16
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <_ZN8std_msgs15UInt8MultiArray11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80031b2:	2300      	movs	r3, #0
 80031b4:	617b      	str	r3, [r7, #20]
      offset += this->layout.deserialize(inbuffer + offset);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	1d18      	adds	r0, r3, #4
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	683a      	ldr	r2, [r7, #0]
 80031be:	4413      	add	r3, r2
 80031c0:	4619      	mov	r1, r3
 80031c2:	f7ff fed3 	bl	8002f6c <_ZN8std_msgs16MultiArrayLayout11deserializeEPh>
 80031c6:	4602      	mov	r2, r0
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	4413      	add	r3, r2
 80031cc:	617b      	str	r3, [r7, #20]
      uint32_t data_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	4413      	add	r3, r2
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	3301      	adds	r3, #1
 80031dc:	683a      	ldr	r2, [r7, #0]
 80031de:	4413      	add	r3, r2
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	021b      	lsls	r3, r3, #8
 80031e4:	68fa      	ldr	r2, [r7, #12]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	3302      	adds	r3, #2
 80031ee:	683a      	ldr	r2, [r7, #0]
 80031f0:	4413      	add	r3, r2
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	041b      	lsls	r3, r3, #16
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	3303      	adds	r3, #3
 8003200:	683a      	ldr	r2, [r7, #0]
 8003202:	4413      	add	r3, r2
 8003204:	781b      	ldrb	r3, [r3, #0]
 8003206:	061b      	lsls	r3, r3, #24
 8003208:	68fa      	ldr	r2, [r7, #12]
 800320a:	4313      	orrs	r3, r2
 800320c:	60fb      	str	r3, [r7, #12]
      offset += sizeof(this->data_length);
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	3304      	adds	r3, #4
 8003212:	617b      	str	r3, [r7, #20]
      if(data_lengthT > data_length)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	429a      	cmp	r2, r3
 800321c:	d908      	bls.n	8003230 <_ZN8std_msgs15UInt8MultiArray11deserializeEPh+0x88>
        this->data = (uint8_t*)realloc(this->data, data_lengthT * sizeof(uint8_t));
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003222:	68f9      	ldr	r1, [r7, #12]
 8003224:	4618      	mov	r0, r3
 8003226:	f00c f98b 	bl	800f540 <realloc>
 800322a:	4602      	mov	r2, r0
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	62da      	str	r2, [r3, #44]	; 0x2c
      data_length = data_lengthT;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	68fa      	ldr	r2, [r7, #12]
 8003234:	625a      	str	r2, [r3, #36]	; 0x24
      for( uint32_t i = 0; i < data_length; i++){
 8003236:	2300      	movs	r3, #0
 8003238:	613b      	str	r3, [r7, #16]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	429a      	cmp	r2, r3
 8003242:	d215      	bcs.n	8003270 <_ZN8std_msgs15UInt8MultiArray11deserializeEPh+0xc8>
      this->st_data =  ((uint8_t) (*(inbuffer + offset)));
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	683a      	ldr	r2, [r7, #0]
 8003248:	4413      	add	r3, r2
 800324a:	781a      	ldrb	r2, [r3, #0]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
      offset += sizeof(this->st_data);
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	3301      	adds	r3, #1
 8003256:	617b      	str	r3, [r7, #20]
        memcpy( &(this->data[i]), &(this->st_data), sizeof(uint8_t));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	4413      	add	r3, r2
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	3228      	adds	r2, #40	; 0x28
 8003264:	7812      	ldrb	r2, [r2, #0]
 8003266:	701a      	strb	r2, [r3, #0]
      for( uint32_t i = 0; i < data_length; i++){
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	3301      	adds	r3, #1
 800326c:	613b      	str	r3, [r7, #16]
 800326e:	e7e4      	b.n	800323a <_ZN8std_msgs15UInt8MultiArray11deserializeEPh+0x92>
      }
     return offset;
 8003270:	697b      	ldr	r3, [r7, #20]
    }
 8003272:	4618      	mov	r0, r3
 8003274:	3718      	adds	r7, #24
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
	...

0800327c <_ZN8std_msgs15UInt8MultiArray7getTypeEv>:

    const char * getType(){ return "std_msgs/UInt8MultiArray"; };
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	4b03      	ldr	r3, [pc, #12]	; (8003294 <_ZN8std_msgs15UInt8MultiArray7getTypeEv+0x18>)
 8003286:	4618      	mov	r0, r3
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	0800f8d8 	.word	0x0800f8d8

08003298 <_ZN8std_msgs15UInt8MultiArray6getMD5Ev>:
    const char * getMD5(){ return "82373f1612381bb6ee473b5cd6f5d89c"; };
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	4b03      	ldr	r3, [pc, #12]	; (80032b0 <_ZN8std_msgs15UInt8MultiArray6getMD5Ev+0x18>)
 80032a2:	4618      	mov	r0, r3
 80032a4:	370c      	adds	r7, #12
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	0800f8f4 	.word	0x0800f8f4

080032b4 <_ZN13geometry_msgs7Vector3C1Ev>:
      typedef float _y_type;
      _y_type y;
      typedef float _z_type;
      _z_type z;

    Vector3():
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4618      	mov	r0, r3
 80032c0:	f7fe fd58 	bl	8001d74 <_ZN3ros3MsgC1Ev>
 80032c4:	4a09      	ldr	r2, [pc, #36]	; (80032ec <_ZN13geometry_msgs7Vector3C1Ev+0x38>)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	601a      	str	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	605a      	str	r2, [r3, #4]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f04f 0200 	mov.w	r2, #0
 80032d8:	609a      	str	r2, [r3, #8]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f04f 0200 	mov.w	r2, #0
 80032e0:	60da      	str	r2, [r3, #12]
    {
    }
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4618      	mov	r0, r3
 80032e6:	3708      	adds	r7, #8
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	0800fb30 	.word	0x0800fb30

080032f0 <_ZNK13geometry_msgs7Vector39serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80032fa:	2300      	movs	r3, #0
 80032fc:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->x);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	683a      	ldr	r2, [r7, #0]
 8003302:	441a      	add	r2, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	edd3 7a01 	vldr	s15, [r3, #4]
 800330a:	eeb0 0a67 	vmov.f32	s0, s15
 800330e:	4610      	mov	r0, r2
 8003310:	f7fe fc52 	bl	8001bb8 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003314:	4602      	mov	r2, r0
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	4413      	add	r3, r2
 800331a:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->y);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	683a      	ldr	r2, [r7, #0]
 8003320:	441a      	add	r2, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	edd3 7a02 	vldr	s15, [r3, #8]
 8003328:	eeb0 0a67 	vmov.f32	s0, s15
 800332c:	4610      	mov	r0, r2
 800332e:	f7fe fc43 	bl	8001bb8 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003332:	4602      	mov	r2, r0
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	4413      	add	r3, r2
 8003338:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->z);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	441a      	add	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	edd3 7a03 	vldr	s15, [r3, #12]
 8003346:	eeb0 0a67 	vmov.f32	s0, s15
 800334a:	4610      	mov	r0, r2
 800334c:	f7fe fc34 	bl	8001bb8 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003350:	4602      	mov	r2, r0
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	4413      	add	r3, r2
 8003356:	60fb      	str	r3, [r7, #12]
      return offset;
 8003358:	68fb      	ldr	r3, [r7, #12]
    }
 800335a:	4618      	mov	r0, r3
 800335c:	3710      	adds	r7, #16
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <_ZN13geometry_msgs7Vector311deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8003362:	b580      	push	{r7, lr}
 8003364:	b084      	sub	sp, #16
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
 800336a:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800336c:	2300      	movs	r3, #0
 800336e:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->x));
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	683a      	ldr	r2, [r7, #0]
 8003374:	441a      	add	r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	3304      	adds	r3, #4
 800337a:	4619      	mov	r1, r3
 800337c:	4610      	mov	r0, r2
 800337e:	f7fe fc87 	bl	8001c90 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003382:	4602      	mov	r2, r0
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	4413      	add	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->y));
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	441a      	add	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	3308      	adds	r3, #8
 8003394:	4619      	mov	r1, r3
 8003396:	4610      	mov	r0, r2
 8003398:	f7fe fc7a 	bl	8001c90 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 800339c:	4602      	mov	r2, r0
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	4413      	add	r3, r2
 80033a2:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->z));
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	683a      	ldr	r2, [r7, #0]
 80033a8:	441a      	add	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	330c      	adds	r3, #12
 80033ae:	4619      	mov	r1, r3
 80033b0:	4610      	mov	r0, r2
 80033b2:	f7fe fc6d 	bl	8001c90 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80033b6:	4602      	mov	r2, r0
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	4413      	add	r3, r2
 80033bc:	60fb      	str	r3, [r7, #12]
     return offset;
 80033be:	68fb      	ldr	r3, [r7, #12]
    }
 80033c0:	4618      	mov	r0, r3
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <_ZN13geometry_msgs7Vector37getTypeEv>:

    const char * getType(){ return "geometry_msgs/Vector3"; };
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	4b03      	ldr	r3, [pc, #12]	; (80033e0 <_ZN13geometry_msgs7Vector37getTypeEv+0x18>)
 80033d2:	4618      	mov	r0, r3
 80033d4:	370c      	adds	r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	0800f918 	.word	0x0800f918

080033e4 <_ZN13geometry_msgs7Vector36getMD5Ev>:
    const char * getMD5(){ return "4a842b65f413084dc2b10fb484ea7f17"; };
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	4b03      	ldr	r3, [pc, #12]	; (80033fc <_ZN13geometry_msgs7Vector36getMD5Ev+0x18>)
 80033ee:	4618      	mov	r0, r3
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	0800f930 	.word	0x0800f930

08003400 <rpm_rightFront_subCb>:
static nbt_t sensors1_3_data_nbt;
static nbt_t sensors4_6_data_nbt;
static nbt_t sensors7_8_data_nbt;

extern "C" void rpm_rightFront_subCb(const std_msgs::Int8& msg)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
	if (msg.data >= 6) {
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800340e:	2b05      	cmp	r3, #5
 8003410:	dd08      	ble.n	8003424 <rpm_rightFront_subCb+0x24>
		speedDataRightFrontWheel = msg.data;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8003418:	4b14      	ldr	r3, [pc, #80]	; (800346c <rpm_rightFront_subCb+0x6c>)
 800341a:	701a      	strb	r2, [r3, #0]
		sideDataRightFrontWheel = 0; //CW
 800341c:	4b14      	ldr	r3, [pc, #80]	; (8003470 <rpm_rightFront_subCb+0x70>)
 800341e:	2200      	movs	r2, #0
 8003420:	701a      	strb	r2, [r3, #0]
	}
	else if (msg.data == 0) {
		speedDataRightFrontWheel = 0;
		sideDataRightFrontWheel = 2;
	}
}
 8003422:	e01d      	b.n	8003460 <rpm_rightFront_subCb+0x60>
	else if (msg.data <= -6) {
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800342a:	f113 0f05 	cmn.w	r3, #5
 800342e:	da0c      	bge.n	800344a <rpm_rightFront_subCb+0x4a>
		speedDataRightFrontWheel = -(msg.data);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003436:	b2db      	uxtb	r3, r3
 8003438:	425b      	negs	r3, r3
 800343a:	b2db      	uxtb	r3, r3
 800343c:	b25a      	sxtb	r2, r3
 800343e:	4b0b      	ldr	r3, [pc, #44]	; (800346c <rpm_rightFront_subCb+0x6c>)
 8003440:	701a      	strb	r2, [r3, #0]
		sideDataRightFrontWheel = 1; //CCW
 8003442:	4b0b      	ldr	r3, [pc, #44]	; (8003470 <rpm_rightFront_subCb+0x70>)
 8003444:	2201      	movs	r2, #1
 8003446:	701a      	strb	r2, [r3, #0]
}
 8003448:	e00a      	b.n	8003460 <rpm_rightFront_subCb+0x60>
	else if (msg.data == 0) {
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d105      	bne.n	8003460 <rpm_rightFront_subCb+0x60>
		speedDataRightFrontWheel = 0;
 8003454:	4b05      	ldr	r3, [pc, #20]	; (800346c <rpm_rightFront_subCb+0x6c>)
 8003456:	2200      	movs	r2, #0
 8003458:	701a      	strb	r2, [r3, #0]
		sideDataRightFrontWheel = 2;
 800345a:	4b05      	ldr	r3, [pc, #20]	; (8003470 <rpm_rightFront_subCb+0x70>)
 800345c:	2202      	movs	r2, #2
 800345e:	701a      	strb	r2, [r3, #0]
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr
 800346c:	2000046d 	.word	0x2000046d
 8003470:	20000471 	.word	0x20000471

08003474 <rpm_leftFront_subCb>:

extern "C" void rpm_leftFront_subCb(const std_msgs::Int8& msg)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
	if (msg.data >= 6) {
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003482:	2b05      	cmp	r3, #5
 8003484:	dd08      	ble.n	8003498 <rpm_leftFront_subCb+0x24>
		speedDataLeftFrontWheel = msg.data;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800348c:	4b12      	ldr	r3, [pc, #72]	; (80034d8 <rpm_leftFront_subCb+0x64>)
 800348e:	701a      	strb	r2, [r3, #0]
		sideDataLeftFrontWheel = 1; //CCW
 8003490:	4b12      	ldr	r3, [pc, #72]	; (80034dc <rpm_leftFront_subCb+0x68>)
 8003492:	2201      	movs	r2, #1
 8003494:	701a      	strb	r2, [r3, #0]
	}
	else {
		speedDataLeftFrontWheel = 0;
		sideDataLeftFrontWheel = 2;
	}
}
 8003496:	e018      	b.n	80034ca <rpm_leftFront_subCb+0x56>
	else if (msg.data <= -6) {
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800349e:	f113 0f05 	cmn.w	r3, #5
 80034a2:	da0c      	bge.n	80034be <rpm_leftFront_subCb+0x4a>
		speedDataLeftFrontWheel = -(msg.data);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	425b      	negs	r3, r3
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	b25a      	sxtb	r2, r3
 80034b2:	4b09      	ldr	r3, [pc, #36]	; (80034d8 <rpm_leftFront_subCb+0x64>)
 80034b4:	701a      	strb	r2, [r3, #0]
		sideDataLeftFrontWheel = 0; //CW
 80034b6:	4b09      	ldr	r3, [pc, #36]	; (80034dc <rpm_leftFront_subCb+0x68>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	701a      	strb	r2, [r3, #0]
}
 80034bc:	e005      	b.n	80034ca <rpm_leftFront_subCb+0x56>
		speedDataLeftFrontWheel = 0;
 80034be:	4b06      	ldr	r3, [pc, #24]	; (80034d8 <rpm_leftFront_subCb+0x64>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	701a      	strb	r2, [r3, #0]
		sideDataLeftFrontWheel = 2;
 80034c4:	4b05      	ldr	r3, [pc, #20]	; (80034dc <rpm_leftFront_subCb+0x68>)
 80034c6:	2202      	movs	r2, #2
 80034c8:	701a      	strb	r2, [r3, #0]
}
 80034ca:	bf00      	nop
 80034cc:	370c      	adds	r7, #12
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	2000046e 	.word	0x2000046e
 80034dc:	20000472 	.word	0x20000472

080034e0 <rpm_rightBack_subCb>:

extern "C" void rpm_rightBack_subCb(const std_msgs::Int8& msg)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
	if (msg.data >= 6) {
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80034ee:	2b05      	cmp	r3, #5
 80034f0:	dd08      	ble.n	8003504 <rpm_rightBack_subCb+0x24>
		speedDataRightBackWheel = msg.data;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f993 2004 	ldrsb.w	r2, [r3, #4]
 80034f8:	4b12      	ldr	r3, [pc, #72]	; (8003544 <rpm_rightBack_subCb+0x64>)
 80034fa:	701a      	strb	r2, [r3, #0]
		sideDataRightBackWheel = 0; //CW
 80034fc:	4b12      	ldr	r3, [pc, #72]	; (8003548 <rpm_rightBack_subCb+0x68>)
 80034fe:	2200      	movs	r2, #0
 8003500:	701a      	strb	r2, [r3, #0]
	}
	else {
		speedDataRightBackWheel = 0;
		sideDataRightBackWheel = 2;
	}
}
 8003502:	e018      	b.n	8003536 <rpm_rightBack_subCb+0x56>
	else if (msg.data <= -6) {
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800350a:	f113 0f05 	cmn.w	r3, #5
 800350e:	da0c      	bge.n	800352a <rpm_rightBack_subCb+0x4a>
		speedDataRightBackWheel = -(msg.data);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003516:	b2db      	uxtb	r3, r3
 8003518:	425b      	negs	r3, r3
 800351a:	b2db      	uxtb	r3, r3
 800351c:	b25a      	sxtb	r2, r3
 800351e:	4b09      	ldr	r3, [pc, #36]	; (8003544 <rpm_rightBack_subCb+0x64>)
 8003520:	701a      	strb	r2, [r3, #0]
		sideDataRightBackWheel = 1; //CCW
 8003522:	4b09      	ldr	r3, [pc, #36]	; (8003548 <rpm_rightBack_subCb+0x68>)
 8003524:	2201      	movs	r2, #1
 8003526:	701a      	strb	r2, [r3, #0]
}
 8003528:	e005      	b.n	8003536 <rpm_rightBack_subCb+0x56>
		speedDataRightBackWheel = 0;
 800352a:	4b06      	ldr	r3, [pc, #24]	; (8003544 <rpm_rightBack_subCb+0x64>)
 800352c:	2200      	movs	r2, #0
 800352e:	701a      	strb	r2, [r3, #0]
		sideDataRightBackWheel = 2;
 8003530:	4b05      	ldr	r3, [pc, #20]	; (8003548 <rpm_rightBack_subCb+0x68>)
 8003532:	2202      	movs	r2, #2
 8003534:	701a      	strb	r2, [r3, #0]
}
 8003536:	bf00      	nop
 8003538:	370c      	adds	r7, #12
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	2000046f 	.word	0x2000046f
 8003548:	20000473 	.word	0x20000473

0800354c <rpm_leftBack_subCb>:

extern "C" void rpm_leftBack_subCb(const std_msgs::Int8& msg)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
	if (msg.data >= 6) {
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800355a:	2b05      	cmp	r3, #5
 800355c:	dd08      	ble.n	8003570 <rpm_leftBack_subCb+0x24>
		speedDataLeftBackWheel = msg.data;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8003564:	4b12      	ldr	r3, [pc, #72]	; (80035b0 <rpm_leftBack_subCb+0x64>)
 8003566:	701a      	strb	r2, [r3, #0]
		sideDataLeftBackWheel = 1; //CCW
 8003568:	4b12      	ldr	r3, [pc, #72]	; (80035b4 <rpm_leftBack_subCb+0x68>)
 800356a:	2201      	movs	r2, #1
 800356c:	701a      	strb	r2, [r3, #0]
	}
	else {
		speedDataLeftBackWheel = 0;
		sideDataLeftBackWheel = 2;
	}
}
 800356e:	e018      	b.n	80035a2 <rpm_leftBack_subCb+0x56>
	else if (msg.data <= -6) {
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003576:	f113 0f05 	cmn.w	r3, #5
 800357a:	da0c      	bge.n	8003596 <rpm_leftBack_subCb+0x4a>
		speedDataLeftBackWheel = -(msg.data);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003582:	b2db      	uxtb	r3, r3
 8003584:	425b      	negs	r3, r3
 8003586:	b2db      	uxtb	r3, r3
 8003588:	b25a      	sxtb	r2, r3
 800358a:	4b09      	ldr	r3, [pc, #36]	; (80035b0 <rpm_leftBack_subCb+0x64>)
 800358c:	701a      	strb	r2, [r3, #0]
		sideDataLeftBackWheel = 0; //CW
 800358e:	4b09      	ldr	r3, [pc, #36]	; (80035b4 <rpm_leftBack_subCb+0x68>)
 8003590:	2200      	movs	r2, #0
 8003592:	701a      	strb	r2, [r3, #0]
}
 8003594:	e005      	b.n	80035a2 <rpm_leftBack_subCb+0x56>
		speedDataLeftBackWheel = 0;
 8003596:	4b06      	ldr	r3, [pc, #24]	; (80035b0 <rpm_leftBack_subCb+0x64>)
 8003598:	2200      	movs	r2, #0
 800359a:	701a      	strb	r2, [r3, #0]
		sideDataLeftBackWheel = 2;
 800359c:	4b05      	ldr	r3, [pc, #20]	; (80035b4 <rpm_leftBack_subCb+0x68>)
 800359e:	2202      	movs	r2, #2
 80035a0:	701a      	strb	r2, [r3, #0]
}
 80035a2:	bf00      	nop
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	20000470 	.word	0x20000470
 80035b4:	20000474 	.word	0x20000474

080035b8 <cdc_receive_put>:

extern "C" void cdc_receive_put(uint8_t value)
	{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	4603      	mov	r3, r0
 80035c0:	71fb      	strb	r3, [r7, #7]
		ringbuffer_putchar(&rb, value);
 80035c2:	79fb      	ldrb	r3, [r7, #7]
 80035c4:	4619      	mov	r1, r3
 80035c6:	4803      	ldr	r0, [pc, #12]	; (80035d4 <cdc_receive_put+0x1c>)
 80035c8:	f001 f9af 	bl	800492a <_Z18ringbuffer_putcharP10ringbufferh>
	}
 80035cc:	bf00      	nop
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	200004e0 	.word	0x200004e0

080035d8 <init_ROS>:
extern "C" void init_ROS(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	af00      	add	r7, sp, #0
	ringbuffer_init(&rb, RxBuffer, RxBufferSize);
 80035dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80035e0:	4936      	ldr	r1, [pc, #216]	; (80036bc <init_ROS+0xe4>)
 80035e2:	4837      	ldr	r0, [pc, #220]	; (80036c0 <init_ROS+0xe8>)
 80035e4:	f001 fa47 	bl	8004a76 <_Z15ringbuffer_initP10ringbufferPhs>
	// Initialize ROS
	nh.initNode();
 80035e8:	4836      	ldr	r0, [pc, #216]	; (80036c4 <init_ROS+0xec>)
 80035ea:	f000 fb2f 	bl	8003c4c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>

	nh.subscribe(rpm_rightFront_sub);
 80035ee:	4936      	ldr	r1, [pc, #216]	; (80036c8 <init_ROS+0xf0>)
 80035f0:	4834      	ldr	r0, [pc, #208]	; (80036c4 <init_ROS+0xec>)
 80035f2:	f000 fb48 	bl	8003c86 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>
	nh.subscribe(rpm_leftFront_sub);
 80035f6:	4935      	ldr	r1, [pc, #212]	; (80036cc <init_ROS+0xf4>)
 80035f8:	4832      	ldr	r0, [pc, #200]	; (80036c4 <init_ROS+0xec>)
 80035fa:	f000 fb44 	bl	8003c86 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>
	nh.subscribe(rpm_rightBack_sub);
 80035fe:	4934      	ldr	r1, [pc, #208]	; (80036d0 <init_ROS+0xf8>)
 8003600:	4830      	ldr	r0, [pc, #192]	; (80036c4 <init_ROS+0xec>)
 8003602:	f000 fb40 	bl	8003c86 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>
	nh.subscribe(rpm_leftBack_sub);
 8003606:	4933      	ldr	r1, [pc, #204]	; (80036d4 <init_ROS+0xfc>)
 8003608:	482e      	ldr	r0, [pc, #184]	; (80036c4 <init_ROS+0xec>)
 800360a:	f000 fb3c 	bl	8003c86 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>

	nh.advertise(stm);
 800360e:	4932      	ldr	r1, [pc, #200]	; (80036d8 <init_ROS+0x100>)
 8003610:	482c      	ldr	r0, [pc, #176]	; (80036c4 <init_ROS+0xec>)
 8003612:	f000 fb65 	bl	8003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(gyro);
 8003616:	4931      	ldr	r1, [pc, #196]	; (80036dc <init_ROS+0x104>)
 8003618:	482a      	ldr	r0, [pc, #168]	; (80036c4 <init_ROS+0xec>)
 800361a:	f000 fb61 	bl	8003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(accel);
 800361e:	4930      	ldr	r1, [pc, #192]	; (80036e0 <init_ROS+0x108>)
 8003620:	4828      	ldr	r0, [pc, #160]	; (80036c4 <init_ROS+0xec>)
 8003622:	f000 fb5d 	bl	8003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(rpm_left_front);
 8003626:	492f      	ldr	r1, [pc, #188]	; (80036e4 <init_ROS+0x10c>)
 8003628:	4826      	ldr	r0, [pc, #152]	; (80036c4 <init_ROS+0xec>)
 800362a:	f000 fb59 	bl	8003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(rpm_right_front);
 800362e:	492e      	ldr	r1, [pc, #184]	; (80036e8 <init_ROS+0x110>)
 8003630:	4824      	ldr	r0, [pc, #144]	; (80036c4 <init_ROS+0xec>)
 8003632:	f000 fb55 	bl	8003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(rpm_left_back);
 8003636:	492d      	ldr	r1, [pc, #180]	; (80036ec <init_ROS+0x114>)
 8003638:	4822      	ldr	r0, [pc, #136]	; (80036c4 <init_ROS+0xec>)
 800363a:	f000 fb51 	bl	8003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(rpm_right_back);
 800363e:	492c      	ldr	r1, [pc, #176]	; (80036f0 <init_ROS+0x118>)
 8003640:	4820      	ldr	r0, [pc, #128]	; (80036c4 <init_ROS+0xec>)
 8003642:	f000 fb4d 	bl	8003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>

	//nh.advertise(diagnostic_data);
	nh.advertise(sensa_data);
 8003646:	492b      	ldr	r1, [pc, #172]	; (80036f4 <init_ROS+0x11c>)
 8003648:	481e      	ldr	r0, [pc, #120]	; (80036c4 <init_ROS+0xec>)
 800364a:	f000 fb49 	bl	8003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(sensb_data);
 800364e:	492a      	ldr	r1, [pc, #168]	; (80036f8 <init_ROS+0x120>)
 8003650:	481c      	ldr	r0, [pc, #112]	; (80036c4 <init_ROS+0xec>)
 8003652:	f000 fb45 	bl	8003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(sensc_data);
 8003656:	4929      	ldr	r1, [pc, #164]	; (80036fc <init_ROS+0x124>)
 8003658:	481a      	ldr	r0, [pc, #104]	; (80036c4 <init_ROS+0xec>)
 800365a:	f000 fb41 	bl	8003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>

	NBT_init(&rpm_left_front_nbt, 5);
 800365e:	2105      	movs	r1, #5
 8003660:	4827      	ldr	r0, [pc, #156]	; (8003700 <init_ROS+0x128>)
 8003662:	f001 f8c6 	bl	80047f2 <_Z8NBT_initP5nbt_tm>
	NBT_init(&rpm_right_front_nbt, 5);
 8003666:	2105      	movs	r1, #5
 8003668:	4826      	ldr	r0, [pc, #152]	; (8003704 <init_ROS+0x12c>)
 800366a:	f001 f8c2 	bl	80047f2 <_Z8NBT_initP5nbt_tm>
	NBT_init(&rpm_left_back_nbt, 5);
 800366e:	2105      	movs	r1, #5
 8003670:	4825      	ldr	r0, [pc, #148]	; (8003708 <init_ROS+0x130>)
 8003672:	f001 f8be 	bl	80047f2 <_Z8NBT_initP5nbt_tm>
	NBT_init(&rpm_right_back_nbt, 5);
 8003676:	2105      	movs	r1, #5
 8003678:	4824      	ldr	r0, [pc, #144]	; (800370c <init_ROS+0x134>)
 800367a:	f001 f8ba 	bl	80047f2 <_Z8NBT_initP5nbt_tm>

	NBT_init(&diagnostics_data_nbt, 5);
 800367e:	2105      	movs	r1, #5
 8003680:	4823      	ldr	r0, [pc, #140]	; (8003710 <init_ROS+0x138>)
 8003682:	f001 f8b6 	bl	80047f2 <_Z8NBT_initP5nbt_tm>
	NBT_init(&sensors1_3_data_nbt, 5);
 8003686:	2105      	movs	r1, #5
 8003688:	4822      	ldr	r0, [pc, #136]	; (8003714 <init_ROS+0x13c>)
 800368a:	f001 f8b2 	bl	80047f2 <_Z8NBT_initP5nbt_tm>
	NBT_init(&sensors4_6_data_nbt, 5);
 800368e:	2105      	movs	r1, #5
 8003690:	4821      	ldr	r0, [pc, #132]	; (8003718 <init_ROS+0x140>)
 8003692:	f001 f8ae 	bl	80047f2 <_Z8NBT_initP5nbt_tm>
	NBT_init(&sensors7_8_data_nbt, 5);
 8003696:	2105      	movs	r1, #5
 8003698:	4820      	ldr	r0, [pc, #128]	; (800371c <init_ROS+0x144>)
 800369a:	f001 f8aa 	bl	80047f2 <_Z8NBT_initP5nbt_tm>

	NBT_init(&gyro_nbt, 1);
 800369e:	2101      	movs	r1, #1
 80036a0:	481f      	ldr	r0, [pc, #124]	; (8003720 <init_ROS+0x148>)
 80036a2:	f001 f8a6 	bl	80047f2 <_Z8NBT_initP5nbt_tm>
	NBT_init(&accel_nbt, 1);
 80036a6:	2101      	movs	r1, #1
 80036a8:	481e      	ldr	r0, [pc, #120]	; (8003724 <init_ROS+0x14c>)
 80036aa:	f001 f8a2 	bl	80047f2 <_Z8NBT_initP5nbt_tm>

	NBT_init(&ros_nbt, 1);
 80036ae:	2101      	movs	r1, #1
 80036b0:	481d      	ldr	r0, [pc, #116]	; (8003728 <init_ROS+0x150>)
 80036b2:	f001 f89e 	bl	80047f2 <_Z8NBT_initP5nbt_tm>
}
 80036b6:	bf00      	nop
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	20005aa8 	.word	0x20005aa8
 80036c0:	200004e0 	.word	0x200004e0
 80036c4:	200004ec 	.word	0x200004ec
 80036c8:	20000b78 	.word	0x20000b78
 80036cc:	20000b94 	.word	0x20000b94
 80036d0:	20000bb0 	.word	0x20000bb0
 80036d4:	20000bcc 	.word	0x20000bcc
 80036d8:	20000aec 	.word	0x20000aec
 80036dc:	20000b00 	.word	0x20000b00
 80036e0:	20000b14 	.word	0x20000b14
 80036e4:	20000b3c 	.word	0x20000b3c
 80036e8:	20000b28 	.word	0x20000b28
 80036ec:	20000b64 	.word	0x20000b64
 80036f0:	20000b50 	.word	0x20000b50
 80036f4:	20000bfc 	.word	0x20000bfc
 80036f8:	20000c10 	.word	0x20000c10
 80036fc:	20000c24 	.word	0x20000c24
 8003700:	20000c50 	.word	0x20000c50
 8003704:	20000c48 	.word	0x20000c48
 8003708:	20000c60 	.word	0x20000c60
 800370c:	20000c58 	.word	0x20000c58
 8003710:	20000c70 	.word	0x20000c70
 8003714:	20000c78 	.word	0x20000c78
 8003718:	20000c80 	.word	0x20000c80
 800371c:	20000c88 	.word	0x20000c88
 8003720:	20000c38 	.word	0x20000c38
 8003724:	20000c40 	.word	0x20000c40
 8003728:	20000c68 	.word	0x20000c68

0800372c <sensors1_3_data_handler>:

extern "C" void sensors1_3_data_handler(void)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	af00      	add	r7, sp, #0
	if (NBT_handler(&sensors1_3_data_nbt)) {
 8003730:	4813      	ldr	r0, [pc, #76]	; (8003780 <sensors1_3_data_handler+0x54>)
 8003732:	f001 f86f 	bl	8004814 <_Z11NBT_handlerP5nbt_t>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d01e      	beq.n	800377a <sensors1_3_data_handler+0x4e>
		sen1_3_msg.x = static_cast<float>(sensorData1);
 800373c:	4b11      	ldr	r3, [pc, #68]	; (8003784 <sensors1_3_data_handler+0x58>)
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	ee07 3a90 	vmov	s15, r3
 8003744:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003748:	4b0f      	ldr	r3, [pc, #60]	; (8003788 <sensors1_3_data_handler+0x5c>)
 800374a:	edc3 7a01 	vstr	s15, [r3, #4]
		sen1_3_msg.y = static_cast<float>(sensorData2);
 800374e:	4b0f      	ldr	r3, [pc, #60]	; (800378c <sensors1_3_data_handler+0x60>)
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	ee07 3a90 	vmov	s15, r3
 8003756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800375a:	4b0b      	ldr	r3, [pc, #44]	; (8003788 <sensors1_3_data_handler+0x5c>)
 800375c:	edc3 7a02 	vstr	s15, [r3, #8]
		sen1_3_msg.z = static_cast<float>(sensorData3);
 8003760:	4b0b      	ldr	r3, [pc, #44]	; (8003790 <sensors1_3_data_handler+0x64>)
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	ee07 3a90 	vmov	s15, r3
 8003768:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800376c:	4b06      	ldr	r3, [pc, #24]	; (8003788 <sensors1_3_data_handler+0x5c>)
 800376e:	edc3 7a03 	vstr	s15, [r3, #12]
    	sensa_data.publish(&sen1_3_msg);
 8003772:	4905      	ldr	r1, [pc, #20]	; (8003788 <sensors1_3_data_handler+0x5c>)
 8003774:	4807      	ldr	r0, [pc, #28]	; (8003794 <sensors1_3_data_handler+0x68>)
 8003776:	f7ff f94a 	bl	8002a0e <_ZN3ros9Publisher7publishEPKNS_3MsgE>

	}
}
 800377a:	bf00      	nop
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	20000c78 	.word	0x20000c78
 8003784:	20000475 	.word	0x20000475
 8003788:	20000abc 	.word	0x20000abc
 800378c:	20000476 	.word	0x20000476
 8003790:	20000477 	.word	0x20000477
 8003794:	20000bfc 	.word	0x20000bfc

08003798 <sensors4_6_data_handler>:

extern "C" void sensors4_6_data_handler(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
	if (NBT_handler(&sensors4_6_data_nbt)) {
 800379c:	4813      	ldr	r0, [pc, #76]	; (80037ec <sensors4_6_data_handler+0x54>)
 800379e:	f001 f839 	bl	8004814 <_Z11NBT_handlerP5nbt_t>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d01e      	beq.n	80037e6 <sensors4_6_data_handler+0x4e>
		sen4_6_msg.x = static_cast<float>(sensorData4);
 80037a8:	4b11      	ldr	r3, [pc, #68]	; (80037f0 <sensors4_6_data_handler+0x58>)
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	ee07 3a90 	vmov	s15, r3
 80037b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037b4:	4b0f      	ldr	r3, [pc, #60]	; (80037f4 <sensors4_6_data_handler+0x5c>)
 80037b6:	edc3 7a01 	vstr	s15, [r3, #4]
		sen4_6_msg.y = static_cast<float>(sensorData5);
 80037ba:	4b0f      	ldr	r3, [pc, #60]	; (80037f8 <sensors4_6_data_handler+0x60>)
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	ee07 3a90 	vmov	s15, r3
 80037c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037c6:	4b0b      	ldr	r3, [pc, #44]	; (80037f4 <sensors4_6_data_handler+0x5c>)
 80037c8:	edc3 7a02 	vstr	s15, [r3, #8]
		sen4_6_msg.z = static_cast<float>(sensorData6);
 80037cc:	4b0b      	ldr	r3, [pc, #44]	; (80037fc <sensors4_6_data_handler+0x64>)
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	ee07 3a90 	vmov	s15, r3
 80037d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037d8:	4b06      	ldr	r3, [pc, #24]	; (80037f4 <sensors4_6_data_handler+0x5c>)
 80037da:	edc3 7a03 	vstr	s15, [r3, #12]
    	sensb_data.publish(&sen4_6_msg);
 80037de:	4905      	ldr	r1, [pc, #20]	; (80037f4 <sensors4_6_data_handler+0x5c>)
 80037e0:	4807      	ldr	r0, [pc, #28]	; (8003800 <sensors4_6_data_handler+0x68>)
 80037e2:	f7ff f914 	bl	8002a0e <_ZN3ros9Publisher7publishEPKNS_3MsgE>

	}
}
 80037e6:	bf00      	nop
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	20000c80 	.word	0x20000c80
 80037f0:	20000478 	.word	0x20000478
 80037f4:	20000acc 	.word	0x20000acc
 80037f8:	20000479 	.word	0x20000479
 80037fc:	2000047a 	.word	0x2000047a
 8003800:	20000c10 	.word	0x20000c10

08003804 <rpm_right_front_handler>:
    	}
	}
}

extern "C" void rpm_right_front_handler(void)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	af00      	add	r7, sp, #0
	//if (NBT_handler(&rpm_right_front_nbt))
	//{
		if (sideRXDataRightFrontWheel == 2) {
 8003808:	4b12      	ldr	r3, [pc, #72]	; (8003854 <rpm_right_front_handler+0x50>)
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	2b02      	cmp	r3, #2
 800380e:	d105      	bne.n	800381c <rpm_right_front_handler+0x18>
		    uint_msg_right_front.data = speedRXDataRightFrontWheel;
 8003810:	4b11      	ldr	r3, [pc, #68]	; (8003858 <rpm_right_front_handler+0x54>)
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	b25a      	sxtb	r2, r3
 8003816:	4b11      	ldr	r3, [pc, #68]	; (800385c <rpm_right_front_handler+0x58>)
 8003818:	711a      	strb	r2, [r3, #4]
 800381a:	e00e      	b.n	800383a <rpm_right_front_handler+0x36>
		}
		else if (sideRXDataRightFrontWheel == 1) {
 800381c:	4b0d      	ldr	r3, [pc, #52]	; (8003854 <rpm_right_front_handler+0x50>)
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	2b01      	cmp	r3, #1
 8003822:	d107      	bne.n	8003834 <rpm_right_front_handler+0x30>
			uint_msg_right_front.data = -speedRXDataRightFrontWheel;
 8003824:	4b0c      	ldr	r3, [pc, #48]	; (8003858 <rpm_right_front_handler+0x54>)
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	425b      	negs	r3, r3
 800382a:	b2db      	uxtb	r3, r3
 800382c:	b25a      	sxtb	r2, r3
 800382e:	4b0b      	ldr	r3, [pc, #44]	; (800385c <rpm_right_front_handler+0x58>)
 8003830:	711a      	strb	r2, [r3, #4]
 8003832:	e002      	b.n	800383a <rpm_right_front_handler+0x36>
		}
		else {
			uint_msg_right_front.data = 0;
 8003834:	4b09      	ldr	r3, [pc, #36]	; (800385c <rpm_right_front_handler+0x58>)
 8003836:	2200      	movs	r2, #0
 8003838:	711a      	strb	r2, [r3, #4]
		}
    	if (nh.connected()) {
 800383a:	4809      	ldr	r0, [pc, #36]	; (8003860 <rpm_right_front_handler+0x5c>)
 800383c:	f000 fa7e 	bl	8003d3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <rpm_right_front_handler+0x4a>
    		rpm_right_front.publish(&uint_msg_right_front);
 8003846:	4905      	ldr	r1, [pc, #20]	; (800385c <rpm_right_front_handler+0x58>)
 8003848:	4806      	ldr	r0, [pc, #24]	; (8003864 <rpm_right_front_handler+0x60>)
 800384a:	f7ff f8e0 	bl	8002a0e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
	//}
}
 800384e:	bf00      	nop
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	20004ef8 	.word	0x20004ef8
 8003858:	20004f1c 	.word	0x20004f1c
 800385c:	20000a1c 	.word	0x20000a1c
 8003860:	200004ec 	.word	0x200004ec
 8003864:	20000b28 	.word	0x20000b28

08003868 <rpm_left_front_handler>:

extern "C" void rpm_left_front_handler(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
	//if (NBT_handler(&rpm_left_front_nbt))
	//{
		if (sideRXDataLeftFrontWheel == 1) {
 800386c:	4b12      	ldr	r3, [pc, #72]	; (80038b8 <rpm_left_front_handler+0x50>)
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d105      	bne.n	8003880 <rpm_left_front_handler+0x18>
		    uint_msg_left_front.data = speedRXDataLeftFrontWheel;
 8003874:	4b11      	ldr	r3, [pc, #68]	; (80038bc <rpm_left_front_handler+0x54>)
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	b25a      	sxtb	r2, r3
 800387a:	4b11      	ldr	r3, [pc, #68]	; (80038c0 <rpm_left_front_handler+0x58>)
 800387c:	711a      	strb	r2, [r3, #4]
 800387e:	e00e      	b.n	800389e <rpm_left_front_handler+0x36>
		}
		else if (sideRXDataLeftFrontWheel == 2) {
 8003880:	4b0d      	ldr	r3, [pc, #52]	; (80038b8 <rpm_left_front_handler+0x50>)
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	2b02      	cmp	r3, #2
 8003886:	d107      	bne.n	8003898 <rpm_left_front_handler+0x30>
		  	uint_msg_left_front.data = -speedRXDataLeftFrontWheel;
 8003888:	4b0c      	ldr	r3, [pc, #48]	; (80038bc <rpm_left_front_handler+0x54>)
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	425b      	negs	r3, r3
 800388e:	b2db      	uxtb	r3, r3
 8003890:	b25a      	sxtb	r2, r3
 8003892:	4b0b      	ldr	r3, [pc, #44]	; (80038c0 <rpm_left_front_handler+0x58>)
 8003894:	711a      	strb	r2, [r3, #4]
 8003896:	e002      	b.n	800389e <rpm_left_front_handler+0x36>
		}
		else {
		  	uint_msg_left_front.data = 0;
 8003898:	4b09      	ldr	r3, [pc, #36]	; (80038c0 <rpm_left_front_handler+0x58>)
 800389a:	2200      	movs	r2, #0
 800389c:	711a      	strb	r2, [r3, #4]
		}
    	if (nh.connected()) {
 800389e:	4809      	ldr	r0, [pc, #36]	; (80038c4 <rpm_left_front_handler+0x5c>)
 80038a0:	f000 fa4c 	bl	8003d3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d003      	beq.n	80038b2 <rpm_left_front_handler+0x4a>
    		rpm_left_front.publish(&uint_msg_left_front);
 80038aa:	4905      	ldr	r1, [pc, #20]	; (80038c0 <rpm_left_front_handler+0x58>)
 80038ac:	4806      	ldr	r0, [pc, #24]	; (80038c8 <rpm_left_front_handler+0x60>)
 80038ae:	f7ff f8ae 	bl	8002a0e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
	//}
}
 80038b2:	bf00      	nop
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	20004f14 	.word	0x20004f14
 80038bc:	20004ab0 	.word	0x20004ab0
 80038c0:	20000a24 	.word	0x20000a24
 80038c4:	200004ec 	.word	0x200004ec
 80038c8:	20000b3c 	.word	0x20000b3c

080038cc <rpm_right_back_handler>:

extern "C" void rpm_right_back_handler(void)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	af00      	add	r7, sp, #0
	//if (NBT_handler(&rpm_right_back_nbt))
	//{
		if (sideRXDataRightBackWheel == 2) {
 80038d0:	4b12      	ldr	r3, [pc, #72]	; (800391c <rpm_right_back_handler+0x50>)
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d105      	bne.n	80038e4 <rpm_right_back_handler+0x18>
		    uint_msg_right_back.data = speedRXDataRightBackWheel;
 80038d8:	4b11      	ldr	r3, [pc, #68]	; (8003920 <rpm_right_back_handler+0x54>)
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	b25a      	sxtb	r2, r3
 80038de:	4b11      	ldr	r3, [pc, #68]	; (8003924 <rpm_right_back_handler+0x58>)
 80038e0:	711a      	strb	r2, [r3, #4]
 80038e2:	e00e      	b.n	8003902 <rpm_right_back_handler+0x36>
		}
		else if (sideRXDataRightBackWheel == 1) {
 80038e4:	4b0d      	ldr	r3, [pc, #52]	; (800391c <rpm_right_back_handler+0x50>)
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d107      	bne.n	80038fc <rpm_right_back_handler+0x30>
			uint_msg_right_back.data = -speedRXDataRightBackWheel;
 80038ec:	4b0c      	ldr	r3, [pc, #48]	; (8003920 <rpm_right_back_handler+0x54>)
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	425b      	negs	r3, r3
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	b25a      	sxtb	r2, r3
 80038f6:	4b0b      	ldr	r3, [pc, #44]	; (8003924 <rpm_right_back_handler+0x58>)
 80038f8:	711a      	strb	r2, [r3, #4]
 80038fa:	e002      	b.n	8003902 <rpm_right_back_handler+0x36>
		}
		else {
			uint_msg_right_back.data = 0;
 80038fc:	4b09      	ldr	r3, [pc, #36]	; (8003924 <rpm_right_back_handler+0x58>)
 80038fe:	2200      	movs	r2, #0
 8003900:	711a      	strb	r2, [r3, #4]
		}
    	if (nh.connected()) {
 8003902:	4809      	ldr	r0, [pc, #36]	; (8003928 <rpm_right_back_handler+0x5c>)
 8003904:	f000 fa1a 	bl	8003d3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d003      	beq.n	8003916 <rpm_right_back_handler+0x4a>
    		rpm_right_back.publish(&uint_msg_right_back);
 800390e:	4905      	ldr	r1, [pc, #20]	; (8003924 <rpm_right_back_handler+0x58>)
 8003910:	4806      	ldr	r0, [pc, #24]	; (800392c <rpm_right_back_handler+0x60>)
 8003912:	f7ff f87c 	bl	8002a0e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
	//}
}
 8003916:	bf00      	nop
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	20004a20 	.word	0x20004a20
 8003920:	20004ad0 	.word	0x20004ad0
 8003924:	20000a2c 	.word	0x20000a2c
 8003928:	200004ec 	.word	0x200004ec
 800392c:	20000b50 	.word	0x20000b50

08003930 <rpm_left_back_handler>:

extern "C" void rpm_left_back_handler(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
	//if (NBT_handler(&rpm_left_back_nbt))
	//{
		if (sideRXDataLeftBackWheel == 1) {
 8003934:	4b12      	ldr	r3, [pc, #72]	; (8003980 <rpm_left_back_handler+0x50>)
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d105      	bne.n	8003948 <rpm_left_back_handler+0x18>
		  	uint_msg_left_back.data = speedRXDataLeftBackWheel;
 800393c:	4b11      	ldr	r3, [pc, #68]	; (8003984 <rpm_left_back_handler+0x54>)
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	b25a      	sxtb	r2, r3
 8003942:	4b11      	ldr	r3, [pc, #68]	; (8003988 <rpm_left_back_handler+0x58>)
 8003944:	711a      	strb	r2, [r3, #4]
 8003946:	e00e      	b.n	8003966 <rpm_left_back_handler+0x36>
		}
		else if (sideRXDataLeftBackWheel == 2) {
 8003948:	4b0d      	ldr	r3, [pc, #52]	; (8003980 <rpm_left_back_handler+0x50>)
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	2b02      	cmp	r3, #2
 800394e:	d107      	bne.n	8003960 <rpm_left_back_handler+0x30>
			uint_msg_left_back.data = -speedRXDataLeftBackWheel;
 8003950:	4b0c      	ldr	r3, [pc, #48]	; (8003984 <rpm_left_back_handler+0x54>)
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	425b      	negs	r3, r3
 8003956:	b2db      	uxtb	r3, r3
 8003958:	b25a      	sxtb	r2, r3
 800395a:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <rpm_left_back_handler+0x58>)
 800395c:	711a      	strb	r2, [r3, #4]
 800395e:	e002      	b.n	8003966 <rpm_left_back_handler+0x36>
		}
		else {
			uint_msg_left_back.data = 0;
 8003960:	4b09      	ldr	r3, [pc, #36]	; (8003988 <rpm_left_back_handler+0x58>)
 8003962:	2200      	movs	r2, #0
 8003964:	711a      	strb	r2, [r3, #4]
		}
		if (nh.connected()) {
 8003966:	4809      	ldr	r0, [pc, #36]	; (800398c <rpm_left_back_handler+0x5c>)
 8003968:	f000 f9e8 	bl	8003d3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d003      	beq.n	800397a <rpm_left_back_handler+0x4a>
			rpm_left_back.publish(&uint_msg_left_back);
 8003972:	4905      	ldr	r1, [pc, #20]	; (8003988 <rpm_left_back_handler+0x58>)
 8003974:	4806      	ldr	r0, [pc, #24]	; (8003990 <rpm_left_back_handler+0x60>)
 8003976:	f7ff f84a 	bl	8002a0e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
		}
	//}
}
 800397a:	bf00      	nop
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	20004ac8 	.word	0x20004ac8
 8003984:	20004ab8 	.word	0x20004ab8
 8003988:	20000a34 	.word	0x20000a34
 800398c:	200004ec 	.word	0x200004ec
 8003990:	20000b64 	.word	0x20000b64

08003994 <gyro_handler>:

extern "C" void gyro_handler(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
    gyro_msg.x = gyroX;
 8003998:	4b0b      	ldr	r3, [pc, #44]	; (80039c8 <gyro_handler+0x34>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a0b      	ldr	r2, [pc, #44]	; (80039cc <gyro_handler+0x38>)
 800399e:	6053      	str	r3, [r2, #4]
    gyro_msg.y = gyroY;
 80039a0:	4b0b      	ldr	r3, [pc, #44]	; (80039d0 <gyro_handler+0x3c>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a09      	ldr	r2, [pc, #36]	; (80039cc <gyro_handler+0x38>)
 80039a6:	6093      	str	r3, [r2, #8]
    gyro_msg.z = gyroZ;
 80039a8:	4b0a      	ldr	r3, [pc, #40]	; (80039d4 <gyro_handler+0x40>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a07      	ldr	r2, [pc, #28]	; (80039cc <gyro_handler+0x38>)
 80039ae:	60d3      	str	r3, [r2, #12]
    if (nh.connected()) {
 80039b0:	4809      	ldr	r0, [pc, #36]	; (80039d8 <gyro_handler+0x44>)
 80039b2:	f000 f9c3 	bl	8003d3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d003      	beq.n	80039c4 <gyro_handler+0x30>
    	//if (NBT_handler(&gyro_nbt))
    	{
    		gyro.publish(&gyro_msg);
 80039bc:	4903      	ldr	r1, [pc, #12]	; (80039cc <gyro_handler+0x38>)
 80039be:	4807      	ldr	r0, [pc, #28]	; (80039dc <gyro_handler+0x48>)
 80039c0:	f7ff f825 	bl	8002a0e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
    }
}
 80039c4:	bf00      	nop
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	20004aa0 	.word	0x20004aa0
 80039cc:	20000a9c 	.word	0x20000a9c
 80039d0:	20004f48 	.word	0x20004f48
 80039d4:	20004abc 	.word	0x20004abc
 80039d8:	200004ec 	.word	0x200004ec
 80039dc:	20000b00 	.word	0x20000b00

080039e0 <accel_handler>:

extern "C" void accel_handler(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0
    accel_msg.x = accelX;
 80039e4:	4b0b      	ldr	r3, [pc, #44]	; (8003a14 <accel_handler+0x34>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a0b      	ldr	r2, [pc, #44]	; (8003a18 <accel_handler+0x38>)
 80039ea:	6053      	str	r3, [r2, #4]
    accel_msg.y = accelY;
 80039ec:	4b0b      	ldr	r3, [pc, #44]	; (8003a1c <accel_handler+0x3c>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a09      	ldr	r2, [pc, #36]	; (8003a18 <accel_handler+0x38>)
 80039f2:	6093      	str	r3, [r2, #8]
    accel_msg.z = accelZ;
 80039f4:	4b0a      	ldr	r3, [pc, #40]	; (8003a20 <accel_handler+0x40>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a07      	ldr	r2, [pc, #28]	; (8003a18 <accel_handler+0x38>)
 80039fa:	60d3      	str	r3, [r2, #12]
    if (nh.connected()) {
 80039fc:	4809      	ldr	r0, [pc, #36]	; (8003a24 <accel_handler+0x44>)
 80039fe:	f000 f99d 	bl	8003d3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d003      	beq.n	8003a10 <accel_handler+0x30>
    	//if (NBT_handler(&accel_nbt))
    	{
    		accel.publish(&accel_msg);
 8003a08:	4903      	ldr	r1, [pc, #12]	; (8003a18 <accel_handler+0x38>)
 8003a0a:	4807      	ldr	r0, [pc, #28]	; (8003a28 <accel_handler+0x48>)
 8003a0c:	f7fe ffff 	bl	8002a0e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
    }
}
 8003a10:	bf00      	nop
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	20004a1c 	.word	0x20004a1c
 8003a18:	20000aac 	.word	0x20000aac
 8003a1c:	20004a14 	.word	0x20004a14
 8003a20:	20004f00 	.word	0x20004f00
 8003a24:	200004ec 	.word	0x200004ec
 8003a28:	20000b14 	.word	0x20000b14

08003a2c <spinOnce>:

extern "C" void spinOnce(void)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	af00      	add	r7, sp, #0
	//if (NBT_handler(&ros_nbt))	{
		nh.spinOnce();
 8003a30:	4802      	ldr	r0, [pc, #8]	; (8003a3c <spinOnce+0x10>)
 8003a32:	f000 f990 	bl	8003d56 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
	//}
}
 8003a36:	bf00      	nop
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	200004ec 	.word	0x200004ec

08003a40 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 8003a40:	b480      	push	{r7}
 8003a42:	b085      	sub	sp, #20
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	60fb      	str	r3, [r7, #12]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2b03      	cmp	r3, #3
 8003a52:	d80d      	bhi.n	8003a70 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	683a      	ldr	r2, [r7, #0]
 8003a5a:	fa22 f103 	lsr.w	r1, r2, r3
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	4413      	add	r3, r2
 8003a64:	b2ca      	uxtb	r2, r1
 8003a66:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	60fb      	str	r3, [r7, #12]
 8003a6e:	e7ee      	b.n	8003a4e <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 8003a70:	bf00      	nop
 8003a72:	3714      	adds	r7, #20
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 8003a7c:	b480      	push	{r7}
 8003a7e:	b085      	sub	sp, #20
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	60fb      	str	r3, [r7, #12]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2b03      	cmp	r3, #3
 8003a94:	d811      	bhi.n	8003aba <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	6839      	ldr	r1, [r7, #0]
 8003a9c:	68fa      	ldr	r2, [r7, #12]
 8003a9e:	440a      	add	r2, r1
 8003aa0:	7812      	ldrb	r2, [r2, #0]
 8003aa2:	4611      	mov	r1, r2
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	00d2      	lsls	r2, r2, #3
 8003aa8:	fa01 f202 	lsl.w	r2, r1, r2
 8003aac:	431a      	orrs	r2, r3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	60fb      	str	r3, [r7, #12]
 8003ab8:	e7ea      	b.n	8003a90 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 8003aba:	bf00      	nop
 8003abc:	3714      	adds	r7, #20
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
	...

08003ac8 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	4a04      	ldr	r2, [pc, #16]	; (8003ae4 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4618      	mov	r0, r3
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr
 8003ae4:	0800fbc0 	.word	0x0800fbc0

08003ae8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b086      	sub	sp, #24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7ff ffe8 	bl	8003ac8 <_ZN3ros15NodeHandleBase_C1Ev>
 8003af8:	4a39      	ldr	r2, [pc, #228]	; (8003be0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xf8>)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	601a      	str	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	3304      	adds	r3, #4
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7fe ffa3 	bl	8002a4e <_ZN13STM32HardwareC1Ev>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003b16:	4618      	mov	r0, r3
 8003b18:	f7fe fca0 	bl	800245c <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	617b      	str	r3, [r7, #20]
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	2b18      	cmp	r3, #24
 8003b24:	d80a      	bhi.n	8003b3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x54>
      publishers[i] = 0;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8003b2e:	2100      	movs	r1, #0
 8003b30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	3301      	adds	r3, #1
 8003b38:	617b      	str	r3, [r7, #20]
 8003b3a:	e7f1      	b.n	8003b20 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x38>

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	613b      	str	r3, [r7, #16]
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	2b18      	cmp	r3, #24
 8003b44:	d80b      	bhi.n	8003b5e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x76>
      subscribers[i] = 0;
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	2200      	movs	r2, #0
 8003b54:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	3301      	adds	r3, #1
 8003b5a:	613b      	str	r3, [r7, #16]
 8003b5c:	e7f0      	b.n	8003b40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x58>

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8003b5e:	2300      	movs	r3, #0
 8003b60:	60fb      	str	r3, [r7, #12]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b68:	d209      	bcs.n	8003b7e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x96>
      message_in[i] = 0;
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	4413      	add	r3, r2
 8003b70:	3318      	adds	r3, #24
 8003b72:	2200      	movs	r2, #0
 8003b74:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	3301      	adds	r3, #1
 8003b7a:	60fb      	str	r3, [r7, #12]
 8003b7c:	e7f1      	b.n	8003b62 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x7a>

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8003b7e:	2300      	movs	r3, #0
 8003b80:	60bb      	str	r3, [r7, #8]
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b88:	d20a      	bcs.n	8003ba0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xb8>
      message_out[i] = 0;
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	4413      	add	r3, r2
 8003b90:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8003b94:	2200      	movs	r2, #0
 8003b96:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	60bb      	str	r3, [r7, #8]
 8003b9e:	e7f0      	b.n	8003b82 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x9a>

    req_param_resp.ints_length = 0;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
    req_param_resp.ints = NULL;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    req_param_resp.floats_length = 0;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    req_param_resp.floats = NULL;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
    req_param_resp.ints_length = 0;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
    req_param_resp.ints = NULL;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514

    spin_timeout_ = 0;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	615a      	str	r2, [r3, #20]
  }
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3718      	adds	r7, #24
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	0800fb1c 	.word	0x0800fb1c

08003be4 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	4a04      	ldr	r2, [pc, #16]	; (8003c00 <_ZN3ros11Subscriber_C1Ev+0x1c>)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	601a      	str	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	370c      	adds	r7, #12
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr
 8003c00:	0800fba8 	.word	0x0800fba8

08003c04 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]
 8003c10:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	4618      	mov	r0, r3
 8003c16:	f7ff ffe5 	bl	8003be4 <_ZN3ros11Subscriber_C1Ev>
 8003c1a:	4a0b      	ldr	r2, [pc, #44]	; (8003c48 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei+0x44>)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	330c      	adds	r3, #12
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7fe ff5d 	bl	8002ae4 <_ZN8std_msgs4Int8C1Ev>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	615a      	str	r2, [r3, #20]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	683a      	ldr	r2, [r7, #0]
 8003c34:	619a      	str	r2, [r3, #24]
  {
    topic_ = topic_name;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	68ba      	ldr	r2, [r7, #8]
 8003c3a:	609a      	str	r2, [r3, #8]
  };
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3710      	adds	r7, #16
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	0800fb04 	.word	0x0800fb04

08003c4c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:
  {
    return &hardware_;
  }

  /* Start serial, initialize buffers */
  void initNode()
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	3304      	adds	r3, #4
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7fe ff03 	bl	8002a64 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
    bytes_ = 0;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
    index_ = 0;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f8c3 24ec 	str.w	r2, [r3, #1260]	; 0x4ec
    topic_ = 0;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
  };
 8003c7e:	bf00      	nop
 8003c80:	3708      	adds	r7, #8
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>:
    return false;
  }

  /* Register a new subscriber */
  template<typename SubscriberT>
  bool subscribe(SubscriberT& s)
 8003c86:	b480      	push	{r7}
 8003c88:	b085      	sub	sp, #20
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
 8003c8e:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003c90:	2300      	movs	r3, #0
 8003c92:	60fb      	str	r3, [r7, #12]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2b18      	cmp	r3, #24
 8003c98:	dc1b      	bgt.n	8003cd2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0x4c>
    {
      if (subscribers[i] == 0) // empty slot
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	4413      	add	r3, r2
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d10e      	bne.n	8003cca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0x44>
      {
        subscribers[i] = static_cast<Subscriber_*>(&s);
 8003cac:	683a      	ldr	r2, [r7, #0]
 8003cae:	6879      	ldr	r1, [r7, #4]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	440b      	add	r3, r1
 8003cba:	605a      	str	r2, [r3, #4]
        s.id_ = i + 100;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	605a      	str	r2, [r3, #4]
        return true;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e004      	b.n	8003cd4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0x4e>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	3301      	adds	r3, #1
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	e7e0      	b.n	8003c94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0xe>
      }
    }
    return false;
 8003cd2:	2300      	movs	r3, #0
  }
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3714      	adds	r7, #20
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  bool advertise(Publisher & p)
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8003cea:	2300      	movs	r3, #0
 8003cec:	60fb      	str	r3, [r7, #12]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2b18      	cmp	r3, #24
 8003cf2:	dc1c      	bgt.n	8003d2e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4e>
      if (publishers[i] == 0) // empty slot
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8003cfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d110      	bne.n	8003d26 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x46>
        publishers[i] = &p;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	68fa      	ldr	r2, [r7, #12]
 8003d08:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8003d0c:	6839      	ldr	r1, [r7, #0]
 8003d0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	60da      	str	r2, [r3, #12]
        return true;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e004      	b.n	8003d30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x50>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	3301      	adds	r3, #1
 8003d2a:	60fb      	str	r3, [r7, #12]
 8003d2c:	e7df      	b.n	8003cee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0xe>
    return false;
 8003d2e:	2300      	movs	r3, #0
  }
 8003d30:	4618      	mov	r0, r3
 8003d32:	3714      	adds	r7, #20
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected()
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
    return configured_;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
  };
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	370c      	adds	r7, #12
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr

08003d56 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce()
 8003d56:	b580      	push	{r7, lr}
 8003d58:	b084      	sub	sp, #16
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	3304      	adds	r3, #4
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7fe feb2 	bl	8002acc <_ZN13STM32Hardware4timeEv>
 8003d68:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d903      	bls.n	8003d84 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
      configured_ = false;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
    if (mode_ != MODE_FIRST_FF)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d009      	beq.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8003d94:	68fa      	ldr	r2, [r7, #12]
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d903      	bls.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
      if (spin_timeout_ > 0)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d013      	beq.n	8003dd2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x7c>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	3304      	adds	r3, #4
 8003dae:	4618      	mov	r0, r3
 8003db0:	f7fe fe8c 	bl	8002acc <_ZN13STM32Hardware4timeEv>
 8003db4:	4602      	mov	r2, r0
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	1ad2      	subs	r2, r2, r3
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	695b      	ldr	r3, [r3, #20]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	bf8c      	ite	hi
 8003dc2:	2301      	movhi	r3, #1
 8003dc4:	2300      	movls	r3, #0
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d002      	beq.n	8003dd2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x7c>
          return SPIN_TIMEOUT;
 8003dcc:	f06f 0301 	mvn.w	r3, #1
 8003dd0:	e193      	b.n	80040fa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a4>
      int data = hardware_.read();
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	3304      	adds	r3, #4
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7fe fe4e 	bl	8002a78 <_ZN13STM32Hardware4readEv>
 8003ddc:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f2c0 8173 	blt.w	80040cc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x376>
      checksum_ += data;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f8d3 24f0 	ldr.w	r2, [r3, #1264]	; 0x4f0
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	441a      	add	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003dfc:	2b07      	cmp	r3, #7
 8003dfe:	d11d      	bne.n	8003e3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xe6>
        message_in[index_++] = data;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8003e06:	1c59      	adds	r1, r3, #1
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	f8c2 14ec 	str.w	r1, [r2, #1260]	; 0x4ec
 8003e0e:	68ba      	ldr	r2, [r7, #8]
 8003e10:	b2d1      	uxtb	r1, r2
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	4413      	add	r3, r2
 8003e16:	460a      	mov	r2, r1
 8003e18:	761a      	strb	r2, [r3, #24]
        bytes_--;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 8003e20:	1e5a      	subs	r2, r3, #1
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1b7      	bne.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2208      	movs	r2, #8
 8003e36:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003e3a:	e7b2      	b.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d128      	bne.n	8003e98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x142>
        if (data == 0xff)
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	2bff      	cmp	r3, #255	; 0xff
 8003e4a:	d10d      	bne.n	8003e68 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x112>
          mode_++;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003e52:	1c5a      	adds	r2, r3, #1
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f103 0214 	add.w	r2, r3, #20
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 8003e66:	e79c      	b.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	3304      	adds	r3, #4
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7fe fe2d 	bl	8002acc <_ZN13STM32Hardware4timeEv>
 8003e72:	4602      	mov	r2, r0
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	bf8c      	ite	hi
 8003e80:	2301      	movhi	r3, #1
 8003e82:	2300      	movls	r3, #0
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d08b      	beq.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          configured_ = false;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
          return SPIN_TIMEOUT;
 8003e92:	f06f 0301 	mvn.w	r3, #1
 8003e96:	e130      	b.n	80040fa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a4>
      else if (mode_ == MODE_PROTOCOL_VER)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d11b      	bne.n	8003eda <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x184>
        if (data == PROTOCOL_VER)
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	2bfe      	cmp	r3, #254	; 0xfe
 8003ea6:	d107      	bne.n	8003eb8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x162>
          mode_++;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003eae:	1c5a      	adds	r2, r3, #1
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003eb6:	e774      	b.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
          if (configured_ == false)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003ec6:	f083 0301 	eor.w	r3, r3, #1
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	f43f af68 	beq.w	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f000 f915 	bl	8004102 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 8003ed8:	e763      	b.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d113      	bne.n	8003f0c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1b6>
        bytes_ = data;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	68ba      	ldr	r2, [r7, #8]
 8003ee8:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        index_ = 0;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f8c3 24ec 	str.w	r2, [r3, #1260]	; 0x4ec
        mode_++;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003efa:	1c5a      	adds	r2, r3, #1
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        checksum_ = data;               /* first byte for calculating size checksum */
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	68ba      	ldr	r2, [r7, #8]
 8003f06:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
 8003f0a:	e74a      	b.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f12:	2b03      	cmp	r3, #3
 8003f14:	d110      	bne.n	8003f38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1e2>
        bytes_ += data << 8;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f8d3 24e4 	ldr.w	r2, [r3, #1252]	; 0x4e4
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	021b      	lsls	r3, r3, #8
 8003f20:	441a      	add	r2, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        mode_++;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f2e:	1c5a      	adds	r2, r3, #1
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003f36:	e734      	b.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f3e:	2b04      	cmp	r3, #4
 8003f40:	d116      	bne.n	8003f70 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x21a>
        if ((checksum_ % 256) == 255)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8003f48:	425a      	negs	r2, r3
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	b2d2      	uxtb	r2, r2
 8003f4e:	bf58      	it	pl
 8003f50:	4253      	negpl	r3, r2
 8003f52:	2bff      	cmp	r3, #255	; 0xff
 8003f54:	d107      	bne.n	8003f66 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x210>
          mode_++;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f5c:	1c5a      	adds	r2, r3, #1
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003f64:	e71d      	b.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003f6e:	e718      	b.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f76:	2b05      	cmp	r3, #5
 8003f78:	d10f      	bne.n	8003f9a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x244>
        topic_ = data;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	68ba      	ldr	r2, [r7, #8]
 8003f7e:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
        mode_++;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f88:	1c5a      	adds	r2, r3, #1
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        checksum_ = data;               /* first byte included in checksum */
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68ba      	ldr	r2, [r7, #8]
 8003f94:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
 8003f98:	e703      	b.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003fa0:	2b06      	cmp	r3, #6
 8003fa2:	d117      	bne.n	8003fd4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x27e>
        topic_ += data << 8;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f8d3 24e8 	ldr.w	r2, [r3, #1256]	; 0x4e8
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	021b      	lsls	r3, r3, #8
 8003fae:	441a      	add	r2, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
        mode_ = MODE_MESSAGE;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2207      	movs	r2, #7
 8003fba:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        if (bytes_ == 0)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	f47f aeec 	bne.w	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2208      	movs	r2, #8
 8003fce:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003fd2:	e6e6      	b.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003fda:	2b08      	cmp	r3, #8
 8003fdc:	f47f aee1 	bne.w	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        if ((checksum_ % 256) == 255)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8003fee:	425a      	negs	r2, r3
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	b2d2      	uxtb	r2, r2
 8003ff4:	bf58      	it	pl
 8003ff6:	4253      	negpl	r3, r2
 8003ff8:	2bff      	cmp	r3, #255	; 0xff
 8003ffa:	f47f aed2 	bne.w	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8004004:	2b00      	cmp	r3, #0
 8004006:	d110      	bne.n	800402a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2d4>
            requestSyncTime();
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f000 f87a 	bl	8004102 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f000 f894 	bl	800413c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	68fa      	ldr	r2, [r7, #12]
 8004018:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
            last_sync_receive_time = c_time;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
            return SPIN_ERR;
 8004024:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004028:	e067      	b.n	80040fa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a4>
          else if (topic_ == TopicInfo::ID_TIME)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8004030:	2b0a      	cmp	r3, #10
 8004032:	d106      	bne.n	8004042 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2ec>
            syncTime(message_in);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	3318      	adds	r3, #24
 8004038:	4619      	mov	r1, r3
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 f964 	bl	8004308 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 8004040:	e6af      	b.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8004048:	2b06      	cmp	r3, #6
 800404a:	d10d      	bne.n	8004068 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x312>
            req_param_resp.deserialize(message_in);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f503 62a1 	add.w	r2, r3, #1288	; 0x508
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	3318      	adds	r3, #24
 8004056:	4619      	mov	r1, r3
 8004058:	4610      	mov	r0, r2
 800405a:	f7fe fb34 	bl	80026c6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2201      	movs	r2, #1
 8004062:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 8004066:	e69c      	b.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 800406e:	2b0b      	cmp	r3, #11
 8004070:	d104      	bne.n	800407c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x326>
            configured_ = false;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
 800407a:	e692      	b.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8004082:	3b64      	subs	r3, #100	; 0x64
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	4413      	add	r3, r2
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	2b00      	cmp	r3, #0
 8004092:	f43f ae86 	beq.w	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 800409c:	3b64      	subs	r3, #100	; 0x64
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	4413      	add	r3, r2
 80040a8:	6858      	ldr	r0, [r3, #4]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 80040b0:	3b64      	subs	r3, #100	; 0x64
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	4413      	add	r3, r2
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	3218      	adds	r2, #24
 80040c6:	4611      	mov	r1, r2
 80040c8:	4798      	blx	r3
    while (true)
 80040ca:	e66a      	b.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 80040cc:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00f      	beq.n	80040f8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a2>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f8d3 34f8 	ldr.w	r3, [r3, #1272]	; 0x4f8
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d906      	bls.n	80040f8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a2>
      requestSyncTime();
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 f809 	bl	8004102 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
    return SPIN_OK;
 80040f8:	2300      	movs	r3, #0
  }
 80040fa:	4618      	mov	r0, r3
 80040fc:	3710      	adds	r7, #16
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}

08004102 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 8004102:	b580      	push	{r7, lr}
 8004104:	b086      	sub	sp, #24
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 800410a:	f107 030c 	add.w	r3, r7, #12
 800410e:	4618      	mov	r0, r3
 8004110:	f7fd fe40 	bl	8001d94 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f107 020c 	add.w	r2, r7, #12
 800411e:	210a      	movs	r1, #10
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	4798      	blx	r3
    rt_time = hardware_.time();
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	3304      	adds	r3, #4
 8004128:	4618      	mov	r0, r3
 800412a:	f7fe fccf 	bl	8002acc <_ZN13STM32Hardware4timeEv>
 800412e:	4602      	mov	r2, r0
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	609a      	str	r2, [r3, #8]
  }
 8004134:	bf00      	nop
 8004136:	3718      	adds	r7, #24
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
      }
    }
    return false;
  }

  void negotiateTopics()
 800413c:	b590      	push	{r4, r7, lr}
 800413e:	b08b      	sub	sp, #44	; 0x2c
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8004144:	f107 030c 	add.w	r3, r7, #12
 8004148:	4618      	mov	r0, r3
 800414a:	f7fd ff13 	bl	8001f74 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 800414e:	2300      	movs	r3, #0
 8004150:	627b      	str	r3, [r7, #36]	; 0x24
 8004152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004154:	2b18      	cmp	r3, #24
 8004156:	dc5e      	bgt.n	8004216 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xda>
    {
      if (publishers[i] != 0) // non-empty slot
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800415c:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d052      	beq.n	800420e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xd2>
      {
        ti.topic_id = publishers[i]->id_;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800416c:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004170:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	b29b      	uxth	r3, r3
 8004178:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800417e:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800418e:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004192:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004196:	6859      	ldr	r1, [r3, #4]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800419c:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80041a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	3308      	adds	r3, #8
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4608      	mov	r0, r1
 80041ae:	4798      	blx	r3
 80041b0:	4603      	mov	r3, r0
 80041b2:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041b8:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80041bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041c0:	6859      	ldr	r1, [r3, #4]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041c6:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80041ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	330c      	adds	r3, #12
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4608      	mov	r0, r1
 80041d8:	4798      	blx	r3
 80041da:	4603      	mov	r3, r0
 80041dc:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 80041de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80041e2:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681c      	ldr	r4, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041ee:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80041f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f7fe fc1d 	bl	8002a36 <_ZN3ros9Publisher15getEndpointTypeEv>
 80041fc:	4601      	mov	r1, r0
 80041fe:	f107 030c 	add.w	r3, r7, #12
 8004202:	461a      	mov	r2, r3
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	47a0      	blx	r4
        HAL_Delay(10);
 8004208:	200a      	movs	r0, #10
 800420a:	f000 fcad 	bl	8004b68 <HAL_Delay>
    for (i = 0; i < MAX_PUBLISHERS; i++)
 800420e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004210:	3301      	adds	r3, #1
 8004212:	627b      	str	r3, [r7, #36]	; 0x24
 8004214:	e79d      	b.n	8004152 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8004216:	2300      	movs	r3, #0
 8004218:	627b      	str	r3, [r7, #36]	; 0x24
 800421a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421c:	2b18      	cmp	r3, #24
 800421e:	dc6b      	bgt.n	80042f8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1bc>
    {
      if (subscribers[i] != 0) // non-empty slot
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004224:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	4413      	add	r3, r2
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d05e      	beq.n	80042f0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1b4>
      {
        ti.topic_id = subscribers[i]->id_;
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004236:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	4413      	add	r3, r2
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	b29b      	uxth	r3, r3
 8004244:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800424a:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	4413      	add	r3, r2
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425c:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	4413      	add	r3, r2
 8004264:	6859      	ldr	r1, [r3, #4]
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426a:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	4413      	add	r3, r2
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	3308      	adds	r3, #8
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4608      	mov	r0, r1
 800427c:	4798      	blx	r3
 800427e:	4603      	mov	r3, r0
 8004280:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004286:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	4413      	add	r3, r2
 800428e:	6859      	ldr	r1, [r3, #4]
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004294:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	4413      	add	r3, r2
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	330c      	adds	r3, #12
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4608      	mov	r0, r1
 80042a6:	4798      	blx	r3
 80042a8:	4603      	mov	r3, r0
 80042aa:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 80042ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042b0:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681c      	ldr	r4, [r3, #0]
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042bc:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	4413      	add	r3, r2
 80042c4:	6859      	ldr	r1, [r3, #4]
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ca:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4413      	add	r3, r2
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	3304      	adds	r3, #4
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4608      	mov	r0, r1
 80042dc:	4798      	blx	r3
 80042de:	4601      	mov	r1, r0
 80042e0:	f107 030c 	add.w	r3, r7, #12
 80042e4:	461a      	mov	r2, r3
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	47a0      	blx	r4
        HAL_Delay(10);
 80042ea:	200a      	movs	r0, #10
 80042ec:	f000 fc3c 	bl	8004b68 <HAL_Delay>
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 80042f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f2:	3301      	adds	r3, #1
 80042f4:	627b      	str	r3, [r7, #36]	; 0x24
 80042f6:	e790      	b.n	800421a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xde>
      }
    }
    configured_ = true;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  }
 8004300:	bf00      	nop
 8004302:	372c      	adds	r7, #44	; 0x2c
 8004304:	46bd      	mov	sp, r7
 8004306:	bd90      	pop	{r4, r7, pc}

08004308 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8004312:	f107 0308 	add.w	r3, r7, #8
 8004316:	4618      	mov	r0, r3
 8004318:	f7fd fd3c 	bl	8001d94 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	3304      	adds	r3, #4
 8004320:	4618      	mov	r0, r3
 8004322:	f7fe fbd3 	bl	8002acc <_ZN13STM32Hardware4timeEv>
 8004326:	4602      	mov	r2, r0
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 8004330:	f107 0308 	add.w	r3, r7, #8
 8004334:	6839      	ldr	r1, [r7, #0]
 8004336:	4618      	mov	r0, r3
 8004338:	f7fd fd9c 	bl	8001e74 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 800433c:	68fa      	ldr	r2, [r7, #12]
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	4914      	ldr	r1, [pc, #80]	; (8004394 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x8c>)
 8004342:	fba1 1303 	umull	r1, r3, r1, r3
 8004346:	099b      	lsrs	r3, r3, #6
 8004348:	4413      	add	r3, r2
 800434a:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 800434c:	6939      	ldr	r1, [r7, #16]
 800434e:	697a      	ldr	r2, [r7, #20]
 8004350:	4b10      	ldr	r3, [pc, #64]	; (8004394 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x8c>)
 8004352:	fba3 0302 	umull	r0, r3, r3, r2
 8004356:	099b      	lsrs	r3, r3, #6
 8004358:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800435c:	fb00 f303 	mul.w	r3, r0, r3
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	4a0d      	ldr	r2, [pc, #52]	; (8004398 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8004364:	fb02 f303 	mul.w	r3, r2, r3
 8004368:	440b      	add	r3, r1
 800436a:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 800436c:	f107 0308 	add.w	r3, r7, #8
 8004370:	3304      	adds	r3, #4
 8004372:	4619      	mov	r1, r3
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f000 f8a3 	bl	80044c0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	3304      	adds	r3, #4
 800437e:	4618      	mov	r0, r3
 8004380:	f7fe fba4 	bl	8002acc <_ZN13STM32Hardware4timeEv>
 8004384:	4602      	mov	r2, r0
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
  }
 800438c:	bf00      	nop
 800438e:	3718      	adds	r7, #24
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	10624dd3 	.word	0x10624dd3
 8004398:	000f4240 	.word	0x000f4240

0800439c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg)
 800439c:	b580      	push	{r7, lr}
 800439e:	b088      	sub	sp, #32
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	2b63      	cmp	r3, #99	; 0x63
 80043ac:	dd09      	ble.n	80043c2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80043b4:	f083 0301 	eor.w	r3, r3, #1
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d001      	beq.n	80043c2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 80043be:	2300      	movs	r3, #0
 80043c0:	e077      	b.n	80044b2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x116>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68fa      	ldr	r2, [r7, #12]
 80043ca:	f502 7206 	add.w	r2, r2, #536	; 0x218
 80043ce:	3207      	adds	r2, #7
 80043d0:	4611      	mov	r1, r2
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	4798      	blx	r3
 80043d6:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	22ff      	movs	r2, #255	; 0xff
 80043dc:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
    message_out[1] = PROTOCOL_VER;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	22fe      	movs	r2, #254	; 0xfe
 80043e4:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	b2da      	uxtb	r2, r3
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	121b      	asrs	r3, r3, #8
 80043f8:	b2da      	uxtb	r2, r3
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f893 221a 	ldrb.w	r2, [r3, #538]	; 0x21a
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f893 321b 	ldrb.w	r3, [r3, #539]	; 0x21b
 800440c:	4413      	add	r3, r2
 800440e:	b2db      	uxtb	r3, r3
 8004410:	43db      	mvns	r3, r3
 8004412:	b2da      	uxtb	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
    message_out[5] = (uint8_t)((int16_t)id & 255);
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	b2da      	uxtb	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f883 221d 	strb.w	r2, [r3, #541]	; 0x21d
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	b21b      	sxth	r3, r3
 8004428:	121b      	asrs	r3, r3, #8
 800442a:	b2da      	uxtb	r2, r3
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e

    /* calculate checksum */
    int chk = 0;
 8004432:	2300      	movs	r3, #0
 8004434:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004436:	2305      	movs	r3, #5
 8004438:	61bb      	str	r3, [r7, #24]
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	3307      	adds	r3, #7
 800443e:	69ba      	ldr	r2, [r7, #24]
 8004440:	429a      	cmp	r2, r3
 8004442:	da0d      	bge.n	8004460 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xc4>
      chk += message_out[i];
 8004444:	68fa      	ldr	r2, [r7, #12]
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	4413      	add	r3, r2
 800444a:	f503 7306 	add.w	r3, r3, #536	; 0x218
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	461a      	mov	r2, r3
 8004452:	69fb      	ldr	r3, [r7, #28]
 8004454:	4413      	add	r3, r2
 8004456:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	3301      	adds	r3, #1
 800445c:	61bb      	str	r3, [r7, #24]
 800445e:	e7ec      	b.n	800443a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x9e>
    l += 7;
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	3307      	adds	r3, #7
 8004464:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	425a      	negs	r2, r3
 800446a:	b2db      	uxtb	r3, r3
 800446c:	b2d2      	uxtb	r2, r2
 800446e:	bf58      	it	pl
 8004470:	4253      	negpl	r3, r2
 8004472:	b2da      	uxtb	r2, r3
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	1c59      	adds	r1, r3, #1
 8004478:	6179      	str	r1, [r7, #20]
 800447a:	43d2      	mvns	r2, r2
 800447c:	b2d1      	uxtb	r1, r2
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	4413      	add	r3, r2
 8004482:	460a      	mov	r2, r1
 8004484:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218

    if (l <= OUTPUT_SIZE)
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800448e:	dc0a      	bgt.n	80044a6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10a>
    {
      hardware_.write(message_out, l);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	1d18      	adds	r0, r3, #4
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f503 7306 	add.w	r3, r3, #536	; 0x218
 800449a:	697a      	ldr	r2, [r7, #20]
 800449c:	4619      	mov	r1, r3
 800449e:	f7fe fb05 	bl	8002aac <_ZN13STM32Hardware5writeEPhi>
      return l;
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	e005      	b.n	80044b2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x116>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 80044a6:	4905      	ldr	r1, [pc, #20]	; (80044bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x120>)
 80044a8:	68f8      	ldr	r0, [r7, #12]
 80044aa:	f000 f847 	bl	800453c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 80044ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    }
  }
 80044b2:	4618      	mov	r0, r3
 80044b4:	3720      	adds	r7, #32
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	0800f954 	.word	0x0800f954

080044c0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b084      	sub	sp, #16
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	3304      	adds	r3, #4
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7fe fafc 	bl	8002acc <_ZN13STM32Hardware4timeEv>
 80044d4:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	4914      	ldr	r1, [pc, #80]	; (8004530 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x70>)
 80044de:	fba1 1303 	umull	r1, r3, r1, r3
 80044e2:	099b      	lsrs	r3, r3, #6
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	1e5a      	subs	r2, r3, #1
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	60da      	str	r2, [r3, #12]
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	6859      	ldr	r1, [r3, #4]
 80044f0:	68fa      	ldr	r2, [r7, #12]
 80044f2:	4b0f      	ldr	r3, [pc, #60]	; (8004530 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x70>)
 80044f4:	fba3 0302 	umull	r0, r3, r3, r2
 80044f8:	099b      	lsrs	r3, r3, #6
 80044fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80044fe:	fb00 f303 	mul.w	r3, r0, r3
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	4a0b      	ldr	r2, [pc, #44]	; (8004534 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 8004506:	fb02 f303 	mul.w	r3, r2, r3
 800450a:	1aca      	subs	r2, r1, r3
 800450c:	4b0a      	ldr	r3, [pc, #40]	; (8004538 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x78>)
 800450e:	4413      	add	r3, r2
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	6113      	str	r3, [r2, #16]
    normalizeSecNSec(sec_offset, nsec_offset);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f103 020c 	add.w	r2, r3, #12
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	3310      	adds	r3, #16
 800451e:	4619      	mov	r1, r3
 8004520:	4610      	mov	r0, r2
 8004522:	f7fd fb1d 	bl	8001b60 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8004526:	bf00      	nop
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	10624dd3 	.word	0x10624dd3
 8004534:	000f4240 	.word	0x000f4240
 8004538:	3b9aca00 	.word	0x3b9aca00

0800453c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8004546:	683a      	ldr	r2, [r7, #0]
 8004548:	2103      	movs	r1, #3
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 f804 	bl	8004558 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 8004550:	bf00      	nop
 8004552:	3708      	adds	r7, #8
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}

08004558 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 8004558:	b580      	push	{r7, lr}
 800455a:	b088      	sub	sp, #32
 800455c:	af00      	add	r7, sp, #0
 800455e:	60f8      	str	r0, [r7, #12]
 8004560:	460b      	mov	r3, r1
 8004562:	607a      	str	r2, [r7, #4]
 8004564:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8004566:	f107 0314 	add.w	r3, r7, #20
 800456a:	4618      	mov	r0, r3
 800456c:	f7fd fec6 	bl	80022fc <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8004570:	7afb      	ldrb	r3, [r7, #11]
 8004572:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f107 0214 	add.w	r2, r7, #20
 8004582:	2107      	movs	r1, #7
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	4798      	blx	r3
  }
 8004588:	bf00      	nop
 800458a:	3720      	adds	r7, #32
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <_Z41__static_initialization_and_destruction_0ii>:
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2b01      	cmp	r3, #1
 800459e:	f040 8083 	bne.w	80046a8 <_Z41__static_initialization_and_destruction_0ii+0x118>
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d17d      	bne.n	80046a8 <_Z41__static_initialization_and_destruction_0ii+0x118>
ros::NodeHandle nh;
 80045ac:	4840      	ldr	r0, [pc, #256]	; (80046b0 <_Z41__static_initialization_and_destruction_0ii+0x120>)
 80045ae:	f7ff fa9b 	bl	8003ae8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
std_msgs::Int8 uint_msg_right_front;
 80045b2:	4840      	ldr	r0, [pc, #256]	; (80046b4 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 80045b4:	f7fe fa96 	bl	8002ae4 <_ZN8std_msgs4Int8C1Ev>
std_msgs::Int8 uint_msg_left_front;
 80045b8:	483f      	ldr	r0, [pc, #252]	; (80046b8 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 80045ba:	f7fe fa93 	bl	8002ae4 <_ZN8std_msgs4Int8C1Ev>
std_msgs::Int8 uint_msg_right_back;
 80045be:	483f      	ldr	r0, [pc, #252]	; (80046bc <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 80045c0:	f7fe fa90 	bl	8002ae4 <_ZN8std_msgs4Int8C1Ev>
std_msgs::Int8 uint_msg_left_back;
 80045c4:	483e      	ldr	r0, [pc, #248]	; (80046c0 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 80045c6:	f7fe fa8d 	bl	8002ae4 <_ZN8std_msgs4Int8C1Ev>
std_msgs::UInt8MultiArray diagnostics_data_array;
 80045ca:	483e      	ldr	r0, [pc, #248]	; (80046c4 <_Z41__static_initialization_and_destruction_0ii+0x134>)
 80045cc:	f7fe fd7a 	bl	80030c4 <_ZN8std_msgs15UInt8MultiArrayC1Ev>
std_msgs::UInt8MultiArray sensors_data_array;
 80045d0:	483d      	ldr	r0, [pc, #244]	; (80046c8 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 80045d2:	f7fe fd77 	bl	80030c4 <_ZN8std_msgs15UInt8MultiArrayC1Ev>
geometry_msgs::Vector3 gyro_msg;
 80045d6:	483d      	ldr	r0, [pc, #244]	; (80046cc <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 80045d8:	f7fe fe6c 	bl	80032b4 <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Vector3 accel_msg;
 80045dc:	483c      	ldr	r0, [pc, #240]	; (80046d0 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 80045de:	f7fe fe69 	bl	80032b4 <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Vector3 sen1_3_msg;
 80045e2:	483c      	ldr	r0, [pc, #240]	; (80046d4 <_Z41__static_initialization_and_destruction_0ii+0x144>)
 80045e4:	f7fe fe66 	bl	80032b4 <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Vector3 sen4_6_msg;
 80045e8:	483b      	ldr	r0, [pc, #236]	; (80046d8 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 80045ea:	f7fe fe63 	bl	80032b4 <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Vector3 sen7_8_msg;
 80045ee:	483b      	ldr	r0, [pc, #236]	; (80046dc <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 80045f0:	f7fe fe60 	bl	80032b4 <_ZN13geometry_msgs7Vector3C1Ev>
ros::Publisher stm("stm", &gyro_msg);
 80045f4:	2300      	movs	r3, #0
 80045f6:	4a35      	ldr	r2, [pc, #212]	; (80046cc <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 80045f8:	4939      	ldr	r1, [pc, #228]	; (80046e0 <_Z41__static_initialization_and_destruction_0ii+0x150>)
 80045fa:	483a      	ldr	r0, [pc, #232]	; (80046e4 <_Z41__static_initialization_and_destruction_0ii+0x154>)
 80045fc:	f7fe f9f0 	bl	80029e0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher gyro("gyro", &gyro_msg);
 8004600:	2300      	movs	r3, #0
 8004602:	4a32      	ldr	r2, [pc, #200]	; (80046cc <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8004604:	4938      	ldr	r1, [pc, #224]	; (80046e8 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 8004606:	4839      	ldr	r0, [pc, #228]	; (80046ec <_Z41__static_initialization_and_destruction_0ii+0x15c>)
 8004608:	f7fe f9ea 	bl	80029e0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher accel("accel", &accel_msg);
 800460c:	2300      	movs	r3, #0
 800460e:	4a30      	ldr	r2, [pc, #192]	; (80046d0 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8004610:	4937      	ldr	r1, [pc, #220]	; (80046f0 <_Z41__static_initialization_and_destruction_0ii+0x160>)
 8004612:	4838      	ldr	r0, [pc, #224]	; (80046f4 <_Z41__static_initialization_and_destruction_0ii+0x164>)
 8004614:	f7fe f9e4 	bl	80029e0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher rpm_right_front("rpm_right_front", &uint_msg_right_front);
 8004618:	2300      	movs	r3, #0
 800461a:	4a26      	ldr	r2, [pc, #152]	; (80046b4 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 800461c:	4936      	ldr	r1, [pc, #216]	; (80046f8 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 800461e:	4837      	ldr	r0, [pc, #220]	; (80046fc <_Z41__static_initialization_and_destruction_0ii+0x16c>)
 8004620:	f7fe f9de 	bl	80029e0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher rpm_left_front("rpm_left_front", &uint_msg_left_front);
 8004624:	2300      	movs	r3, #0
 8004626:	4a24      	ldr	r2, [pc, #144]	; (80046b8 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8004628:	4935      	ldr	r1, [pc, #212]	; (8004700 <_Z41__static_initialization_and_destruction_0ii+0x170>)
 800462a:	4836      	ldr	r0, [pc, #216]	; (8004704 <_Z41__static_initialization_and_destruction_0ii+0x174>)
 800462c:	f7fe f9d8 	bl	80029e0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher rpm_right_back("rpm_right_back", &uint_msg_right_back);
 8004630:	2300      	movs	r3, #0
 8004632:	4a22      	ldr	r2, [pc, #136]	; (80046bc <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8004634:	4934      	ldr	r1, [pc, #208]	; (8004708 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 8004636:	4835      	ldr	r0, [pc, #212]	; (800470c <_Z41__static_initialization_and_destruction_0ii+0x17c>)
 8004638:	f7fe f9d2 	bl	80029e0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher rpm_left_back("rpm_left_back", &uint_msg_left_back);
 800463c:	2300      	movs	r3, #0
 800463e:	4a20      	ldr	r2, [pc, #128]	; (80046c0 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8004640:	4933      	ldr	r1, [pc, #204]	; (8004710 <_Z41__static_initialization_and_destruction_0ii+0x180>)
 8004642:	4834      	ldr	r0, [pc, #208]	; (8004714 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8004644:	f7fe f9cc 	bl	80029e0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Subscriber<std_msgs::Int8> rpm_rightFront_sub("rpm_rightFront_sub", rpm_rightFront_subCb);
 8004648:	2301      	movs	r3, #1
 800464a:	4a33      	ldr	r2, [pc, #204]	; (8004718 <_Z41__static_initialization_and_destruction_0ii+0x188>)
 800464c:	4933      	ldr	r1, [pc, #204]	; (800471c <_Z41__static_initialization_and_destruction_0ii+0x18c>)
 800464e:	4834      	ldr	r0, [pc, #208]	; (8004720 <_Z41__static_initialization_and_destruction_0ii+0x190>)
 8004650:	f7ff fad8 	bl	8003c04 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Int8> rpm_leftFront_sub("rpm_leftFront_sub", rpm_leftFront_subCb);
 8004654:	2301      	movs	r3, #1
 8004656:	4a33      	ldr	r2, [pc, #204]	; (8004724 <_Z41__static_initialization_and_destruction_0ii+0x194>)
 8004658:	4933      	ldr	r1, [pc, #204]	; (8004728 <_Z41__static_initialization_and_destruction_0ii+0x198>)
 800465a:	4834      	ldr	r0, [pc, #208]	; (800472c <_Z41__static_initialization_and_destruction_0ii+0x19c>)
 800465c:	f7ff fad2 	bl	8003c04 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Int8> rpm_rightBack_sub("rpm_rightBack_sub", rpm_rightBack_subCb);
 8004660:	2301      	movs	r3, #1
 8004662:	4a33      	ldr	r2, [pc, #204]	; (8004730 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8004664:	4933      	ldr	r1, [pc, #204]	; (8004734 <_Z41__static_initialization_and_destruction_0ii+0x1a4>)
 8004666:	4834      	ldr	r0, [pc, #208]	; (8004738 <_Z41__static_initialization_and_destruction_0ii+0x1a8>)
 8004668:	f7ff facc 	bl	8003c04 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Int8> rpm_leftBack_sub("rpm_leftBack_sub", rpm_leftBack_subCb);
 800466c:	2301      	movs	r3, #1
 800466e:	4a33      	ldr	r2, [pc, #204]	; (800473c <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 8004670:	4933      	ldr	r1, [pc, #204]	; (8004740 <_Z41__static_initialization_and_destruction_0ii+0x1b0>)
 8004672:	4834      	ldr	r0, [pc, #208]	; (8004744 <_Z41__static_initialization_and_destruction_0ii+0x1b4>)
 8004674:	f7ff fac6 	bl	8003c04 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>
ros::Publisher diagnostic_data("diagnostics_data", &diagnostics_data_array);
 8004678:	2300      	movs	r3, #0
 800467a:	4a12      	ldr	r2, [pc, #72]	; (80046c4 <_Z41__static_initialization_and_destruction_0ii+0x134>)
 800467c:	4932      	ldr	r1, [pc, #200]	; (8004748 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 800467e:	4833      	ldr	r0, [pc, #204]	; (800474c <_Z41__static_initialization_and_destruction_0ii+0x1bc>)
 8004680:	f7fe f9ae 	bl	80029e0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher sensa_data("sensors1_3_data", &sen1_3_msg);
 8004684:	2300      	movs	r3, #0
 8004686:	4a13      	ldr	r2, [pc, #76]	; (80046d4 <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8004688:	4931      	ldr	r1, [pc, #196]	; (8004750 <_Z41__static_initialization_and_destruction_0ii+0x1c0>)
 800468a:	4832      	ldr	r0, [pc, #200]	; (8004754 <_Z41__static_initialization_and_destruction_0ii+0x1c4>)
 800468c:	f7fe f9a8 	bl	80029e0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher sensb_data("sensors4_6_data", &sen4_6_msg);
 8004690:	2300      	movs	r3, #0
 8004692:	4a11      	ldr	r2, [pc, #68]	; (80046d8 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8004694:	4930      	ldr	r1, [pc, #192]	; (8004758 <_Z41__static_initialization_and_destruction_0ii+0x1c8>)
 8004696:	4831      	ldr	r0, [pc, #196]	; (800475c <_Z41__static_initialization_and_destruction_0ii+0x1cc>)
 8004698:	f7fe f9a2 	bl	80029e0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher sensc_data("sensors7_8_data", &sen7_8_msg);
 800469c:	2300      	movs	r3, #0
 800469e:	4a0f      	ldr	r2, [pc, #60]	; (80046dc <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 80046a0:	492f      	ldr	r1, [pc, #188]	; (8004760 <_Z41__static_initialization_and_destruction_0ii+0x1d0>)
 80046a2:	4830      	ldr	r0, [pc, #192]	; (8004764 <_Z41__static_initialization_and_destruction_0ii+0x1d4>)
 80046a4:	f7fe f99c 	bl	80029e0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
}
 80046a8:	bf00      	nop
 80046aa:	3708      	adds	r7, #8
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	200004ec 	.word	0x200004ec
 80046b4:	20000a1c 	.word	0x20000a1c
 80046b8:	20000a24 	.word	0x20000a24
 80046bc:	20000a2c 	.word	0x20000a2c
 80046c0:	20000a34 	.word	0x20000a34
 80046c4:	20000a3c 	.word	0x20000a3c
 80046c8:	20000a6c 	.word	0x20000a6c
 80046cc:	20000a9c 	.word	0x20000a9c
 80046d0:	20000aac 	.word	0x20000aac
 80046d4:	20000abc 	.word	0x20000abc
 80046d8:	20000acc 	.word	0x20000acc
 80046dc:	20000adc 	.word	0x20000adc
 80046e0:	0800f990 	.word	0x0800f990
 80046e4:	20000aec 	.word	0x20000aec
 80046e8:	0800f994 	.word	0x0800f994
 80046ec:	20000b00 	.word	0x20000b00
 80046f0:	0800f99c 	.word	0x0800f99c
 80046f4:	20000b14 	.word	0x20000b14
 80046f8:	0800f9a4 	.word	0x0800f9a4
 80046fc:	20000b28 	.word	0x20000b28
 8004700:	0800f9b4 	.word	0x0800f9b4
 8004704:	20000b3c 	.word	0x20000b3c
 8004708:	0800f9c4 	.word	0x0800f9c4
 800470c:	20000b50 	.word	0x20000b50
 8004710:	0800f9d4 	.word	0x0800f9d4
 8004714:	20000b64 	.word	0x20000b64
 8004718:	08003401 	.word	0x08003401
 800471c:	0800f9e4 	.word	0x0800f9e4
 8004720:	20000b78 	.word	0x20000b78
 8004724:	08003475 	.word	0x08003475
 8004728:	0800f9f8 	.word	0x0800f9f8
 800472c:	20000b94 	.word	0x20000b94
 8004730:	080034e1 	.word	0x080034e1
 8004734:	0800fa0c 	.word	0x0800fa0c
 8004738:	20000bb0 	.word	0x20000bb0
 800473c:	0800354d 	.word	0x0800354d
 8004740:	0800fa20 	.word	0x0800fa20
 8004744:	20000bcc 	.word	0x20000bcc
 8004748:	0800fa34 	.word	0x0800fa34
 800474c:	20000be8 	.word	0x20000be8
 8004750:	0800fa48 	.word	0x0800fa48
 8004754:	20000bfc 	.word	0x20000bfc
 8004758:	0800fa58 	.word	0x0800fa58
 800475c:	20000c10 	.word	0x20000c10
 8004760:	0800fa68 	.word	0x0800fa68
 8004764:	20000c24 	.word	0x20000c24

08004768 <_ZN3ros10SubscriberIN8std_msgs4Int8EvE8callbackEPh>:

  virtual void callback(unsigned char* data)
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	330c      	adds	r3, #12
 8004776:	6839      	ldr	r1, [r7, #0]
 8004778:	4618      	mov	r0, r3
 800477a:	f7fe f9e3 	bl	8002b44 <_ZN8std_msgs4Int811deserializeEPh>
    this->cb_(msg);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	320c      	adds	r2, #12
 8004786:	4610      	mov	r0, r2
 8004788:	4798      	blx	r3
  }
 800478a:	bf00      	nop
 800478c:	3708      	adds	r7, #8
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}

08004792 <_ZN3ros10SubscriberIN8std_msgs4Int8EvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5()
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType()
 8004792:	b480      	push	{r7}
 8004794:	b083      	sub	sp, #12
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	699b      	ldr	r3, [r3, #24]
  }
 800479e:	4618      	mov	r0, r3
 80047a0:	370c      	adds	r7, #12
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr

080047aa <_ZN3ros10SubscriberIN8std_msgs4Int8EvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 80047aa:	b580      	push	{r7, lr}
 80047ac:	b082      	sub	sp, #8
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	330c      	adds	r3, #12
 80047b6:	4618      	mov	r0, r3
 80047b8:	f7fe f9e4 	bl	8002b84 <_ZN8std_msgs4Int87getTypeEv>
 80047bc:	4603      	mov	r3, r0
  }
 80047be:	4618      	mov	r0, r3
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <_ZN3ros10SubscriberIN8std_msgs4Int8EvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b082      	sub	sp, #8
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	330c      	adds	r3, #12
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7fe f9e4 	bl	8002ba0 <_ZN8std_msgs4Int86getMD5Ev>
 80047d8:	4603      	mov	r3, r0
  }
 80047da:	4618      	mov	r0, r3
 80047dc:	3708      	adds	r7, #8
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}

080047e2 <_GLOBAL__sub_I_rb>:
 80047e2:	b580      	push	{r7, lr}
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80047ea:	2001      	movs	r0, #1
 80047ec:	f7ff fed0 	bl	8004590 <_Z41__static_initialization_and_destruction_0ii>
 80047f0:	bd80      	pop	{r7, pc}

080047f2 <_Z8NBT_initP5nbt_tm>:
#include "stm32f4xx_hal.h"
#include "nbt.h"

//NBT - Non Blocking Timer
void NBT_init(nbt_t * nbt, uint32_t interval)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b082      	sub	sp, #8
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
 80047fa:	6039      	str	r1, [r7, #0]
	nbt->timeout = interval;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	683a      	ldr	r2, [r7, #0]
 8004800:	601a      	str	r2, [r3, #0]
	nbt->previousMillis = HAL_GetTick();
 8004802:	f000 f9a5 	bl	8004b50 <HAL_GetTick>
 8004806:	4602      	mov	r2, r0
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	605a      	str	r2, [r3, #4]
}
 800480c:	bf00      	nop
 800480e:	3708      	adds	r7, #8
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}

08004814 <_Z11NBT_handlerP5nbt_t>:

bool NBT_handler(nbt_t * nbt)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b082      	sub	sp, #8
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
	if(HAL_GetTick()-nbt->previousMillis>nbt->timeout){
 800481c:	f000 f998 	bl	8004b50 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	1ad2      	subs	r2, r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	429a      	cmp	r2, r3
 800482e:	bf8c      	ite	hi
 8004830:	2301      	movhi	r3, #1
 8004832:	2300      	movls	r3, #0
 8004834:	b2db      	uxtb	r3, r3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d006      	beq.n	8004848 <_Z11NBT_handlerP5nbt_t+0x34>
		nbt->previousMillis = HAL_GetTick();
 800483a:	f000 f989 	bl	8004b50 <HAL_GetTick>
 800483e:	4602      	mov	r2, r0
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	605a      	str	r2, [r3, #4]
		return true;
 8004844:	2301      	movs	r3, #1
 8004846:	e000      	b.n	800484a <_Z11NBT_handlerP5nbt_t+0x36>
	}

	return false;
 8004848:	2300      	movs	r3, #0
}
 800484a:	4618      	mov	r0, r3
 800484c:	3708      	adds	r7, #8
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}

08004852 <_Z17ringbuffer_statusP10ringbuffer>:
#include <string.h>

#define ASSERT(EX)                                                         \

__inline enum ringbuffer_state  ringbuffer_status(struct  ringbuffer *rb)
{
 8004852:	b480      	push	{r7}
 8004854:	b083      	sub	sp, #12
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
	if (rb->read_index == rb->write_index) {
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	889b      	ldrh	r3, [r3, #4]
 800485e:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004862:	b29a      	uxth	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	88db      	ldrh	r3, [r3, #6]
 8004868:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800486c:	b29b      	uxth	r3, r3
 800486e:	429a      	cmp	r2, r3
 8004870:	d10f      	bne.n	8004892 <_Z17ringbuffer_statusP10ringbuffer+0x40>
		if (rb->read_mirror == rb->write_mirror)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	791b      	ldrb	r3, [r3, #4]
 8004876:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800487a:	b2da      	uxtb	r2, r3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	799b      	ldrb	r3, [r3, #6]
 8004880:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004884:	b2db      	uxtb	r3, r3
 8004886:	429a      	cmp	r2, r3
 8004888:	d101      	bne.n	800488e <_Z17ringbuffer_statusP10ringbuffer+0x3c>
			return RT_RINGBUFFER_EMPTY;
 800488a:	2300      	movs	r3, #0
 800488c:	e002      	b.n	8004894 <_Z17ringbuffer_statusP10ringbuffer+0x42>
		else
			return RT_RINGBUFFER_FULL;
 800488e:	2301      	movs	r3, #1
 8004890:	e000      	b.n	8004894 <_Z17ringbuffer_statusP10ringbuffer+0x42>
	}
	return RT_RINGBUFFER_HALFFULL;
 8004892:	2302      	movs	r3, #2
}
 8004894:	4618      	mov	r0, r3
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <_Z19ringbuffer_data_lenP10ringbuffer>:

/** return the size of data in rb */
uint16_t  ringbuffer_data_len(struct  ringbuffer *rb)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
	switch ( ringbuffer_status(rb)) {
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f7ff ffd2 	bl	8004852 <_Z17ringbuffer_statusP10ringbuffer>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d002      	beq.n	80048ba <_Z19ringbuffer_data_lenP10ringbuffer+0x1a>
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d002      	beq.n	80048be <_Z19ringbuffer_data_lenP10ringbuffer+0x1e>
 80048b8:	e006      	b.n	80048c8 <_Z19ringbuffer_data_lenP10ringbuffer+0x28>
	case RT_RINGBUFFER_EMPTY:
		return 0;
 80048ba:	2300      	movs	r3, #0
 80048bc:	e031      	b.n	8004922 <_Z19ringbuffer_data_lenP10ringbuffer+0x82>
	case RT_RINGBUFFER_FULL:
		return rb->buffer_size;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80048c4:	b29b      	uxth	r3, r3
 80048c6:	e02c      	b.n	8004922 <_Z19ringbuffer_data_lenP10ringbuffer+0x82>
	case RT_RINGBUFFER_HALFFULL:
	default:
		if (rb->write_index > rb->read_index)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	88db      	ldrh	r3, [r3, #6]
 80048cc:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80048d0:	b29a      	uxth	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	889b      	ldrh	r3, [r3, #4]
 80048d6:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80048da:	b29b      	uxth	r3, r3
 80048dc:	429a      	cmp	r2, r3
 80048de:	d90d      	bls.n	80048fc <_Z19ringbuffer_data_lenP10ringbuffer+0x5c>
			return rb->write_index - rb->read_index;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	88db      	ldrh	r3, [r3, #6]
 80048e4:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	461a      	mov	r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	889b      	ldrh	r3, [r3, #4]
 80048f0:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	1ad3      	subs	r3, r2, r3
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	e012      	b.n	8004922 <_Z19ringbuffer_data_lenP10ringbuffer+0x82>
		else
			return rb->buffer_size - (rb->read_index - rb->write_index);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004902:	b29a      	uxth	r2, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	88db      	ldrh	r3, [r3, #6]
 8004908:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800490c:	b29b      	uxth	r3, r3
 800490e:	4619      	mov	r1, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	889b      	ldrh	r3, [r3, #4]
 8004914:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004918:	b29b      	uxth	r3, r3
 800491a:	1acb      	subs	r3, r1, r3
 800491c:	b29b      	uxth	r3, r3
 800491e:	4413      	add	r3, r2
 8004920:	b29b      	uxth	r3, r3
	};
}
 8004922:	4618      	mov	r0, r3
 8004924:	3708      	adds	r7, #8
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}

0800492a <_Z18ringbuffer_putcharP10ringbufferh>:

/**
 * put a character into ring buffer
 */
uint32_t  ringbuffer_putchar(struct  ringbuffer *rb, const uint8_t ch)
{
 800492a:	b590      	push	{r4, r7, lr}
 800492c:	b083      	sub	sp, #12
 800492e:	af00      	add	r7, sp, #0
 8004930:	6078      	str	r0, [r7, #4]
 8004932:	460b      	mov	r3, r1
 8004934:	70fb      	strb	r3, [r7, #3]
    ASSERT(rb != NULL);

    /* whether has enough space */
	if (! ringbuffer_empty_space(rb))
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800493c:	461c      	mov	r4, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4618      	mov	r0, r3
 8004942:	f7ff ffad 	bl	80048a0 <_Z19ringbuffer_data_lenP10ringbuffer>
 8004946:	4603      	mov	r3, r0
 8004948:	429c      	cmp	r4, r3
 800494a:	bf0c      	ite	eq
 800494c:	2301      	moveq	r3, #1
 800494e:	2300      	movne	r3, #0
 8004950:	b2db      	uxtb	r3, r3
 8004952:	2b00      	cmp	r3, #0
 8004954:	d001      	beq.n	800495a <_Z18ringbuffer_putcharP10ringbufferh+0x30>
		return 0;
 8004956:	2300      	movs	r3, #0
 8004958:	e038      	b.n	80049cc <_Z18ringbuffer_putcharP10ringbufferh+0xa2>

	rb->buffer_ptr[rb->write_index] = ch;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	88d2      	ldrh	r2, [r2, #6]
 8004962:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8004966:	b292      	uxth	r2, r2
 8004968:	4413      	add	r3, r2
 800496a:	78fa      	ldrb	r2, [r7, #3]
 800496c:	701a      	strb	r2, [r3, #0]

	/* flip mirror */
	if (rb->write_index == rb->buffer_size - 1) {
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	88db      	ldrh	r3, [r3, #6]
 8004972:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004976:	b29b      	uxth	r3, r3
 8004978:	461a      	mov	r2, r3
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004980:	3b01      	subs	r3, #1
 8004982:	429a      	cmp	r2, r3
 8004984:	d114      	bne.n	80049b0 <_Z18ringbuffer_putcharP10ringbufferh+0x86>
		rb->write_mirror = ~rb->write_mirror;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	799b      	ldrb	r3, [r3, #6]
 800498a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800498e:	b2db      	uxtb	r3, r3
 8004990:	43db      	mvns	r3, r3
 8004992:	b2db      	uxtb	r3, r3
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	b2d9      	uxtb	r1, r3
 800499c:	7993      	ldrb	r3, [r2, #6]
 800499e:	f361 0300 	bfi	r3, r1, #0, #1
 80049a2:	7193      	strb	r3, [r2, #6]
		rb->write_index = 0;
 80049a4:	687a      	ldr	r2, [r7, #4]
 80049a6:	88d3      	ldrh	r3, [r2, #6]
 80049a8:	f36f 034f 	bfc	r3, #1, #15
 80049ac:	80d3      	strh	r3, [r2, #6]
 80049ae:	e00c      	b.n	80049ca <_Z18ringbuffer_putcharP10ringbufferh+0xa0>
	} else {
		rb->write_index++;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	88da      	ldrh	r2, [r3, #6]
 80049b4:	f3c2 024e 	ubfx	r2, r2, #1, #15
 80049b8:	b292      	uxth	r2, r2
 80049ba:	3201      	adds	r2, #1
 80049bc:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80049c0:	b291      	uxth	r1, r2
 80049c2:	88da      	ldrh	r2, [r3, #6]
 80049c4:	f361 024f 	bfi	r2, r1, #1, #15
 80049c8:	80da      	strh	r2, [r3, #6]
	}

	return 1;
 80049ca:	2301      	movs	r3, #1
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd90      	pop	{r4, r7, pc}

080049d4 <_Z18ringbuffer_getcharP10ringbufferPh>:

/**
 * get a character from a ringbuffer
 */
uint32_t  ringbuffer_getchar(struct  ringbuffer *rb, uint8_t *ch)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
    ASSERT(rb != NULL);

    /* ringbuffer is empty */
    if (! ringbuffer_data_len(rb))
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f7ff ff5e 	bl	80048a0 <_Z19ringbuffer_data_lenP10ringbuffer>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	bf0c      	ite	eq
 80049ea:	2301      	moveq	r3, #1
 80049ec:	2300      	movne	r3, #0
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d001      	beq.n	80049f8 <_Z18ringbuffer_getcharP10ringbufferPh+0x24>
        return 0;
 80049f4:	2300      	movs	r3, #0
 80049f6:	e03a      	b.n	8004a6e <_Z18ringbuffer_getcharP10ringbufferPh+0x9a>

    /* put character */
    *ch = rb->buffer_ptr[rb->read_index];
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	8892      	ldrh	r2, [r2, #4]
 8004a00:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8004a04:	b292      	uxth	r2, r2
 8004a06:	4413      	add	r3, r2
 8004a08:	781a      	ldrb	r2, [r3, #0]
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	701a      	strb	r2, [r3, #0]

    if (rb->read_index == rb->buffer_size-1)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	889b      	ldrh	r3, [r3, #4]
 8004a12:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	461a      	mov	r2, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004a20:	3b01      	subs	r3, #1
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d114      	bne.n	8004a50 <_Z18ringbuffer_getcharP10ringbufferPh+0x7c>
    {
        rb->read_mirror = ~rb->read_mirror;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	791b      	ldrb	r3, [r3, #4]
 8004a2a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	43db      	mvns	r3, r3
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	f003 0301 	and.w	r3, r3, #1
 8004a38:	b2d9      	uxtb	r1, r3
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	7913      	ldrb	r3, [r2, #4]
 8004a3e:	f361 0300 	bfi	r3, r1, #0, #1
 8004a42:	7113      	strb	r3, [r2, #4]
        rb->read_index = 0;
 8004a44:	687a      	ldr	r2, [r7, #4]
 8004a46:	8893      	ldrh	r3, [r2, #4]
 8004a48:	f36f 034f 	bfc	r3, #1, #15
 8004a4c:	8093      	strh	r3, [r2, #4]
 8004a4e:	e00d      	b.n	8004a6c <_Z18ringbuffer_getcharP10ringbufferPh+0x98>
    }
    else
    {
        rb->read_index++;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	889b      	ldrh	r3, [r3, #4]
 8004a54:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004a60:	b299      	uxth	r1, r3
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	8893      	ldrh	r3, [r2, #4]
 8004a66:	f361 034f 	bfi	r3, r1, #1, #15
 8004a6a:	8093      	strh	r3, [r2, #4]
    }

    return 1;
 8004a6c:	2301      	movs	r3, #1
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3708      	adds	r7, #8
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <_Z15ringbuffer_initP10ringbufferPhs>:
}

void  ringbuffer_init(struct  ringbuffer *rb,
                        uint8_t           *pool,
                        int16_t            size)
{
 8004a76:	b480      	push	{r7}
 8004a78:	b085      	sub	sp, #20
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	60f8      	str	r0, [r7, #12]
 8004a7e:	60b9      	str	r1, [r7, #8]
 8004a80:	4613      	mov	r3, r2
 8004a82:	80fb      	strh	r3, [r7, #6]
    ASSERT(rb != NULL);
    ASSERT(size > 0);

    /* initialize read and write index */
    rb->read_mirror = rb->read_index = 0;
 8004a84:	68fa      	ldr	r2, [r7, #12]
 8004a86:	8893      	ldrh	r3, [r2, #4]
 8004a88:	f36f 034f 	bfc	r3, #1, #15
 8004a8c:	8093      	strh	r3, [r2, #4]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	889b      	ldrh	r3, [r3, #4]
 8004a92:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	f003 0301 	and.w	r3, r3, #1
 8004a9c:	b2d9      	uxtb	r1, r3
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	7913      	ldrb	r3, [r2, #4]
 8004aa2:	f361 0300 	bfi	r3, r1, #0, #1
 8004aa6:	7113      	strb	r3, [r2, #4]
    rb->write_mirror = rb->write_index = 0;
 8004aa8:	68fa      	ldr	r2, [r7, #12]
 8004aaa:	88d3      	ldrh	r3, [r2, #6]
 8004aac:	f36f 034f 	bfc	r3, #1, #15
 8004ab0:	80d3      	strh	r3, [r2, #6]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	88db      	ldrh	r3, [r3, #6]
 8004ab6:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	f003 0301 	and.w	r3, r3, #1
 8004ac0:	b2d9      	uxtb	r1, r3
 8004ac2:	68fa      	ldr	r2, [r7, #12]
 8004ac4:	7993      	ldrb	r3, [r2, #6]
 8004ac6:	f361 0300 	bfi	r3, r1, #0, #1
 8004aca:	7193      	strb	r3, [r2, #6]

    /* set buffer pool and size */
    rb->buffer_ptr = pool;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	601a      	str	r2, [r3, #0]
    rb->buffer_size = size; //ALIGN_DOWN(size, ALIGN_SIZE);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	88fa      	ldrh	r2, [r7, #6]
 8004ad6:	811a      	strh	r2, [r3, #8]
}
 8004ad8:	bf00      	nop
 8004ada:	3714      	adds	r7, #20
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr

08004ae4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004ae8:	4b0e      	ldr	r3, [pc, #56]	; (8004b24 <HAL_Init+0x40>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a0d      	ldr	r2, [pc, #52]	; (8004b24 <HAL_Init+0x40>)
 8004aee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004af2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004af4:	4b0b      	ldr	r3, [pc, #44]	; (8004b24 <HAL_Init+0x40>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a0a      	ldr	r2, [pc, #40]	; (8004b24 <HAL_Init+0x40>)
 8004afa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004afe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004b00:	4b08      	ldr	r3, [pc, #32]	; (8004b24 <HAL_Init+0x40>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a07      	ldr	r2, [pc, #28]	; (8004b24 <HAL_Init+0x40>)
 8004b06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004b0c:	2003      	movs	r0, #3
 8004b0e:	f000 ff56 	bl	80059be <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004b12:	2000      	movs	r0, #0
 8004b14:	f7fc fede 	bl	80018d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004b18:	f7fc fe06 	bl	8001728 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004b1c:	2300      	movs	r3, #0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	40023c00 	.word	0x40023c00

08004b28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004b2c:	4b06      	ldr	r3, [pc, #24]	; (8004b48 <HAL_IncTick+0x20>)
 8004b2e:	781b      	ldrb	r3, [r3, #0]
 8004b30:	461a      	mov	r2, r3
 8004b32:	4b06      	ldr	r3, [pc, #24]	; (8004b4c <HAL_IncTick+0x24>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4413      	add	r3, r2
 8004b38:	4a04      	ldr	r2, [pc, #16]	; (8004b4c <HAL_IncTick+0x24>)
 8004b3a:	6013      	str	r3, [r2, #0]
}
 8004b3c:	bf00      	nop
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	20000010 	.word	0x20000010
 8004b4c:	20004fd4 	.word	0x20004fd4

08004b50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b50:	b480      	push	{r7}
 8004b52:	af00      	add	r7, sp, #0
  return uwTick;
 8004b54:	4b03      	ldr	r3, [pc, #12]	; (8004b64 <HAL_GetTick+0x14>)
 8004b56:	681b      	ldr	r3, [r3, #0]
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	20004fd4 	.word	0x20004fd4

08004b68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b70:	f7ff ffee 	bl	8004b50 <HAL_GetTick>
 8004b74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b80:	d005      	beq.n	8004b8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b82:	4b09      	ldr	r3, [pc, #36]	; (8004ba8 <HAL_Delay+0x40>)
 8004b84:	781b      	ldrb	r3, [r3, #0]
 8004b86:	461a      	mov	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004b8e:	bf00      	nop
 8004b90:	f7ff ffde 	bl	8004b50 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d8f7      	bhi.n	8004b90 <HAL_Delay+0x28>
  {
  }
}
 8004ba0:	bf00      	nop
 8004ba2:	3710      	adds	r7, #16
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}
 8004ba8:	20000010 	.word	0x20000010

08004bac <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e0ed      	b.n	8004d9a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d102      	bne.n	8004bd0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f7fc fdda 	bl	8001784 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f022 0202 	bic.w	r2, r2, #2
 8004bde:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004be0:	f7ff ffb6 	bl	8004b50 <HAL_GetTick>
 8004be4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004be6:	e012      	b.n	8004c0e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004be8:	f7ff ffb2 	bl	8004b50 <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	2b0a      	cmp	r3, #10
 8004bf4:	d90b      	bls.n	8004c0e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bfa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2205      	movs	r2, #5
 8004c06:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e0c5      	b.n	8004d9a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f003 0302 	and.w	r3, r3, #2
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d1e5      	bne.n	8004be8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f042 0201 	orr.w	r2, r2, #1
 8004c2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c2c:	f7ff ff90 	bl	8004b50 <HAL_GetTick>
 8004c30:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004c32:	e012      	b.n	8004c5a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004c34:	f7ff ff8c 	bl	8004b50 <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	2b0a      	cmp	r3, #10
 8004c40:	d90b      	bls.n	8004c5a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c46:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2205      	movs	r2, #5
 8004c52:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e09f      	b.n	8004d9a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f003 0301 	and.w	r3, r3, #1
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d0e5      	beq.n	8004c34 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	7e1b      	ldrb	r3, [r3, #24]
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d108      	bne.n	8004c82 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004c7e:	601a      	str	r2, [r3, #0]
 8004c80:	e007      	b.n	8004c92 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c90:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	7e5b      	ldrb	r3, [r3, #25]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d108      	bne.n	8004cac <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ca8:	601a      	str	r2, [r3, #0]
 8004caa:	e007      	b.n	8004cbc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	7e9b      	ldrb	r3, [r3, #26]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d108      	bne.n	8004cd6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f042 0220 	orr.w	r2, r2, #32
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	e007      	b.n	8004ce6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f022 0220 	bic.w	r2, r2, #32
 8004ce4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	7edb      	ldrb	r3, [r3, #27]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d108      	bne.n	8004d00 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f022 0210 	bic.w	r2, r2, #16
 8004cfc:	601a      	str	r2, [r3, #0]
 8004cfe:	e007      	b.n	8004d10 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f042 0210 	orr.w	r2, r2, #16
 8004d0e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	7f1b      	ldrb	r3, [r3, #28]
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d108      	bne.n	8004d2a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f042 0208 	orr.w	r2, r2, #8
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	e007      	b.n	8004d3a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f022 0208 	bic.w	r2, r2, #8
 8004d38:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	7f5b      	ldrb	r3, [r3, #29]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d108      	bne.n	8004d54 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f042 0204 	orr.w	r2, r2, #4
 8004d50:	601a      	str	r2, [r3, #0]
 8004d52:	e007      	b.n	8004d64 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f022 0204 	bic.w	r2, r2, #4
 8004d62:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689a      	ldr	r2, [r3, #8]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	431a      	orrs	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	691b      	ldr	r3, [r3, #16]
 8004d72:	431a      	orrs	r2, r3
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	695b      	ldr	r3, [r3, #20]
 8004d78:	ea42 0103 	orr.w	r1, r2, r3
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	1e5a      	subs	r2, r3, #1
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	430a      	orrs	r2, r1
 8004d88:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3710      	adds	r7, #16
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
	...

08004da4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b087      	sub	sp, #28
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004dba:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004dbc:	7cfb      	ldrb	r3, [r7, #19]
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d003      	beq.n	8004dca <HAL_CAN_ConfigFilter+0x26>
 8004dc2:	7cfb      	ldrb	r3, [r7, #19]
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	f040 80be 	bne.w	8004f46 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004dca:	4b65      	ldr	r3, [pc, #404]	; (8004f60 <HAL_CAN_ConfigFilter+0x1bc>)
 8004dcc:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004dd4:	f043 0201 	orr.w	r2, r3, #1
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004de4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df8:	021b      	lsls	r3, r3, #8
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	695b      	ldr	r3, [r3, #20]
 8004e06:	f003 031f 	and.w	r3, r3, #31
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e10:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	43db      	mvns	r3, r3
 8004e1c:	401a      	ands	r2, r3
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	69db      	ldr	r3, [r3, #28]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d123      	bne.n	8004e74 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	43db      	mvns	r3, r3
 8004e36:	401a      	ands	r2, r3
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004e4a:	683a      	ldr	r2, [r7, #0]
 8004e4c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004e4e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	3248      	adds	r2, #72	; 0x48
 8004e54:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004e68:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004e6a:	6979      	ldr	r1, [r7, #20]
 8004e6c:	3348      	adds	r3, #72	; 0x48
 8004e6e:	00db      	lsls	r3, r3, #3
 8004e70:	440b      	add	r3, r1
 8004e72:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	69db      	ldr	r3, [r3, #28]
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d122      	bne.n	8004ec2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	431a      	orrs	r2, r3
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004e98:	683a      	ldr	r2, [r7, #0]
 8004e9a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004e9c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	3248      	adds	r2, #72	; 0x48
 8004ea2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004eb6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004eb8:	6979      	ldr	r1, [r7, #20]
 8004eba:	3348      	adds	r3, #72	; 0x48
 8004ebc:	00db      	lsls	r3, r3, #3
 8004ebe:	440b      	add	r3, r1
 8004ec0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	699b      	ldr	r3, [r3, #24]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d109      	bne.n	8004ede <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	43db      	mvns	r3, r3
 8004ed4:	401a      	ands	r2, r3
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004edc:	e007      	b.n	8004eee <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	431a      	orrs	r2, r3
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d109      	bne.n	8004f0a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	43db      	mvns	r3, r3
 8004f00:	401a      	ands	r2, r3
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004f08:	e007      	b.n	8004f1a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	431a      	orrs	r2, r3
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	6a1b      	ldr	r3, [r3, #32]
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d107      	bne.n	8004f32 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	431a      	orrs	r2, r3
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004f38:	f023 0201 	bic.w	r2, r3, #1
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004f42:	2300      	movs	r3, #0
 8004f44:	e006      	b.n	8004f54 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
  }
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	371c      	adds	r7, #28
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr
 8004f60:	40006400 	.word	0x40006400

08004f64 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d12e      	bne.n	8004fd6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2202      	movs	r2, #2
 8004f7c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f022 0201 	bic.w	r2, r2, #1
 8004f8e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004f90:	f7ff fdde 	bl	8004b50 <HAL_GetTick>
 8004f94:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004f96:	e012      	b.n	8004fbe <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004f98:	f7ff fdda 	bl	8004b50 <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	2b0a      	cmp	r3, #10
 8004fa4:	d90b      	bls.n	8004fbe <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004faa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2205      	movs	r2, #5
 8004fb6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e012      	b.n	8004fe4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	f003 0301 	and.w	r3, r3, #1
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d1e5      	bne.n	8004f98 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	e006      	b.n	8004fe4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fda:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
  }
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3710      	adds	r7, #16
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b089      	sub	sp, #36	; 0x24
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	60b9      	str	r1, [r7, #8]
 8004ff6:	607a      	str	r2, [r7, #4]
 8004ff8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005000:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800500a:	7ffb      	ldrb	r3, [r7, #31]
 800500c:	2b01      	cmp	r3, #1
 800500e:	d003      	beq.n	8005018 <HAL_CAN_AddTxMessage+0x2c>
 8005010:	7ffb      	ldrb	r3, [r7, #31]
 8005012:	2b02      	cmp	r3, #2
 8005014:	f040 80b8 	bne.w	8005188 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d10a      	bne.n	8005038 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005028:	2b00      	cmp	r3, #0
 800502a:	d105      	bne.n	8005038 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005032:	2b00      	cmp	r3, #0
 8005034:	f000 80a0 	beq.w	8005178 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	0e1b      	lsrs	r3, r3, #24
 800503c:	f003 0303 	and.w	r3, r3, #3
 8005040:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	2b02      	cmp	r3, #2
 8005046:	d907      	bls.n	8005058 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e09e      	b.n	8005196 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005058:	2201      	movs	r2, #1
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	409a      	lsls	r2, r3
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d10d      	bne.n	8005086 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005074:	68f9      	ldr	r1, [r7, #12]
 8005076:	6809      	ldr	r1, [r1, #0]
 8005078:	431a      	orrs	r2, r3
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	3318      	adds	r3, #24
 800507e:	011b      	lsls	r3, r3, #4
 8005080:	440b      	add	r3, r1
 8005082:	601a      	str	r2, [r3, #0]
 8005084:	e00f      	b.n	80050a6 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005090:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005096:	68f9      	ldr	r1, [r7, #12]
 8005098:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800509a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	3318      	adds	r3, #24
 80050a0:	011b      	lsls	r3, r3, #4
 80050a2:	440b      	add	r3, r1
 80050a4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6819      	ldr	r1, [r3, #0]
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	691a      	ldr	r2, [r3, #16]
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	3318      	adds	r3, #24
 80050b2:	011b      	lsls	r3, r3, #4
 80050b4:	440b      	add	r3, r1
 80050b6:	3304      	adds	r3, #4
 80050b8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	7d1b      	ldrb	r3, [r3, #20]
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d111      	bne.n	80050e6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	3318      	adds	r3, #24
 80050ca:	011b      	lsls	r3, r3, #4
 80050cc:	4413      	add	r3, r2
 80050ce:	3304      	adds	r3, #4
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68fa      	ldr	r2, [r7, #12]
 80050d4:	6811      	ldr	r1, [r2, #0]
 80050d6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	3318      	adds	r3, #24
 80050de:	011b      	lsls	r3, r3, #4
 80050e0:	440b      	add	r3, r1
 80050e2:	3304      	adds	r3, #4
 80050e4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	3307      	adds	r3, #7
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	061a      	lsls	r2, r3, #24
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	3306      	adds	r3, #6
 80050f2:	781b      	ldrb	r3, [r3, #0]
 80050f4:	041b      	lsls	r3, r3, #16
 80050f6:	431a      	orrs	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	3305      	adds	r3, #5
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	021b      	lsls	r3, r3, #8
 8005100:	4313      	orrs	r3, r2
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	3204      	adds	r2, #4
 8005106:	7812      	ldrb	r2, [r2, #0]
 8005108:	4610      	mov	r0, r2
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	6811      	ldr	r1, [r2, #0]
 800510e:	ea43 0200 	orr.w	r2, r3, r0
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	011b      	lsls	r3, r3, #4
 8005116:	440b      	add	r3, r1
 8005118:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800511c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	3303      	adds	r3, #3
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	061a      	lsls	r2, r3, #24
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	3302      	adds	r3, #2
 800512a:	781b      	ldrb	r3, [r3, #0]
 800512c:	041b      	lsls	r3, r3, #16
 800512e:	431a      	orrs	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	3301      	adds	r3, #1
 8005134:	781b      	ldrb	r3, [r3, #0]
 8005136:	021b      	lsls	r3, r3, #8
 8005138:	4313      	orrs	r3, r2
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	7812      	ldrb	r2, [r2, #0]
 800513e:	4610      	mov	r0, r2
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	6811      	ldr	r1, [r2, #0]
 8005144:	ea43 0200 	orr.w	r2, r3, r0
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	011b      	lsls	r3, r3, #4
 800514c:	440b      	add	r3, r1
 800514e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005152:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	3318      	adds	r3, #24
 800515c:	011b      	lsls	r3, r3, #4
 800515e:	4413      	add	r3, r2
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68fa      	ldr	r2, [r7, #12]
 8005164:	6811      	ldr	r1, [r2, #0]
 8005166:	f043 0201 	orr.w	r2, r3, #1
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	3318      	adds	r3, #24
 800516e:	011b      	lsls	r3, r3, #4
 8005170:	440b      	add	r3, r1
 8005172:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005174:	2300      	movs	r3, #0
 8005176:	e00e      	b.n	8005196 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e006      	b.n	8005196 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005194:	2301      	movs	r3, #1
  }
}
 8005196:	4618      	mov	r0, r3
 8005198:	3724      	adds	r7, #36	; 0x24
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr

080051a2 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80051a2:	b480      	push	{r7}
 80051a4:	b087      	sub	sp, #28
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	60f8      	str	r0, [r7, #12]
 80051aa:	60b9      	str	r1, [r7, #8]
 80051ac:	607a      	str	r2, [r7, #4]
 80051ae:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051b6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80051b8:	7dfb      	ldrb	r3, [r7, #23]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d003      	beq.n	80051c6 <HAL_CAN_GetRxMessage+0x24>
 80051be:	7dfb      	ldrb	r3, [r7, #23]
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	f040 80f3 	bne.w	80053ac <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d10e      	bne.n	80051ea <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f003 0303 	and.w	r3, r3, #3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d116      	bne.n	8005208 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051de:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e0e7      	b.n	80053ba <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	691b      	ldr	r3, [r3, #16]
 80051f0:	f003 0303 	and.w	r3, r3, #3
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d107      	bne.n	8005208 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e0d8      	b.n	80053ba <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	331b      	adds	r3, #27
 8005210:	011b      	lsls	r3, r3, #4
 8005212:	4413      	add	r3, r2
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0204 	and.w	r2, r3, #4
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d10c      	bne.n	8005240 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	331b      	adds	r3, #27
 800522e:	011b      	lsls	r3, r3, #4
 8005230:	4413      	add	r3, r2
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	0d5b      	lsrs	r3, r3, #21
 8005236:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	601a      	str	r2, [r3, #0]
 800523e:	e00b      	b.n	8005258 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	331b      	adds	r3, #27
 8005248:	011b      	lsls	r3, r3, #4
 800524a:	4413      	add	r3, r2
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	08db      	lsrs	r3, r3, #3
 8005250:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	331b      	adds	r3, #27
 8005260:	011b      	lsls	r3, r3, #4
 8005262:	4413      	add	r3, r2
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0202 	and.w	r2, r3, #2
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	331b      	adds	r3, #27
 8005276:	011b      	lsls	r3, r3, #4
 8005278:	4413      	add	r3, r2
 800527a:	3304      	adds	r3, #4
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 020f 	and.w	r2, r3, #15
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	331b      	adds	r3, #27
 800528e:	011b      	lsls	r3, r3, #4
 8005290:	4413      	add	r3, r2
 8005292:	3304      	adds	r3, #4
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	0a1b      	lsrs	r3, r3, #8
 8005298:	b2da      	uxtb	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	331b      	adds	r3, #27
 80052a6:	011b      	lsls	r3, r3, #4
 80052a8:	4413      	add	r3, r2
 80052aa:	3304      	adds	r3, #4
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	0c1b      	lsrs	r3, r3, #16
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	011b      	lsls	r3, r3, #4
 80052be:	4413      	add	r3, r2
 80052c0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	b2da      	uxtb	r2, r3
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	011b      	lsls	r3, r3, #4
 80052d4:	4413      	add	r3, r2
 80052d6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	0a1a      	lsrs	r2, r3, #8
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	3301      	adds	r3, #1
 80052e2:	b2d2      	uxtb	r2, r2
 80052e4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	011b      	lsls	r3, r3, #4
 80052ee:	4413      	add	r3, r2
 80052f0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	0c1a      	lsrs	r2, r3, #16
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	3302      	adds	r3, #2
 80052fc:	b2d2      	uxtb	r2, r2
 80052fe:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	011b      	lsls	r3, r3, #4
 8005308:	4413      	add	r3, r2
 800530a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	0e1a      	lsrs	r2, r3, #24
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	3303      	adds	r3, #3
 8005316:	b2d2      	uxtb	r2, r2
 8005318:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	011b      	lsls	r3, r3, #4
 8005322:	4413      	add	r3, r2
 8005324:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	3304      	adds	r3, #4
 800532e:	b2d2      	uxtb	r2, r2
 8005330:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	011b      	lsls	r3, r3, #4
 800533a:	4413      	add	r3, r2
 800533c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	0a1a      	lsrs	r2, r3, #8
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	3305      	adds	r3, #5
 8005348:	b2d2      	uxtb	r2, r2
 800534a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	011b      	lsls	r3, r3, #4
 8005354:	4413      	add	r3, r2
 8005356:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	0c1a      	lsrs	r2, r3, #16
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	3306      	adds	r3, #6
 8005362:	b2d2      	uxtb	r2, r2
 8005364:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	011b      	lsls	r3, r3, #4
 800536e:	4413      	add	r3, r2
 8005370:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	0e1a      	lsrs	r2, r3, #24
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	3307      	adds	r3, #7
 800537c:	b2d2      	uxtb	r2, r2
 800537e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d108      	bne.n	8005398 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68da      	ldr	r2, [r3, #12]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f042 0220 	orr.w	r2, r2, #32
 8005394:	60da      	str	r2, [r3, #12]
 8005396:	e007      	b.n	80053a8 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	691a      	ldr	r2, [r3, #16]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f042 0220 	orr.w	r2, r2, #32
 80053a6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80053a8:	2300      	movs	r3, #0
 80053aa:	e006      	b.n	80053ba <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
  }
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	371c      	adds	r7, #28
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr

080053c6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80053c6:	b480      	push	{r7}
 80053c8:	b085      	sub	sp, #20
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	6078      	str	r0, [r7, #4]
 80053ce:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053d6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80053d8:	7bfb      	ldrb	r3, [r7, #15]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d002      	beq.n	80053e4 <HAL_CAN_ActivateNotification+0x1e>
 80053de:	7bfb      	ldrb	r3, [r7, #15]
 80053e0:	2b02      	cmp	r3, #2
 80053e2:	d109      	bne.n	80053f8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	6959      	ldr	r1, [r3, #20]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	683a      	ldr	r2, [r7, #0]
 80053f0:	430a      	orrs	r2, r1
 80053f2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80053f4:	2300      	movs	r3, #0
 80053f6:	e006      	b.n	8005406 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005404:	2301      	movs	r3, #1
  }
}
 8005406:	4618      	mov	r0, r3
 8005408:	3714      	adds	r7, #20
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr

08005412 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005412:	b580      	push	{r7, lr}
 8005414:	b08a      	sub	sp, #40	; 0x28
 8005416:	af00      	add	r7, sp, #0
 8005418:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800541a:	2300      	movs	r3, #0
 800541c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	699b      	ldr	r3, [r3, #24]
 800544c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800544e:	6a3b      	ldr	r3, [r7, #32]
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	2b00      	cmp	r3, #0
 8005456:	d07c      	beq.n	8005552 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	f003 0301 	and.w	r3, r3, #1
 800545e:	2b00      	cmp	r3, #0
 8005460:	d023      	beq.n	80054aa <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2201      	movs	r2, #1
 8005468:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800546a:	69bb      	ldr	r3, [r7, #24]
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b00      	cmp	r3, #0
 8005472:	d003      	beq.n	800547c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 f97d 	bl	8005774 <HAL_CAN_TxMailbox0CompleteCallback>
 800547a:	e016      	b.n	80054aa <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	f003 0304 	and.w	r3, r3, #4
 8005482:	2b00      	cmp	r3, #0
 8005484:	d004      	beq.n	8005490 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005488:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800548c:	627b      	str	r3, [r7, #36]	; 0x24
 800548e:	e00c      	b.n	80054aa <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005490:	69bb      	ldr	r3, [r7, #24]
 8005492:	f003 0308 	and.w	r3, r3, #8
 8005496:	2b00      	cmp	r3, #0
 8005498:	d004      	beq.n	80054a4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800549a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800549c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80054a0:	627b      	str	r3, [r7, #36]	; 0x24
 80054a2:	e002      	b.n	80054aa <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	f000 f983 	bl	80057b0 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d024      	beq.n	80054fe <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80054bc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80054be:	69bb      	ldr	r3, [r7, #24]
 80054c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d003      	beq.n	80054d0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f000 f95d 	bl	8005788 <HAL_CAN_TxMailbox1CompleteCallback>
 80054ce:	e016      	b.n	80054fe <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80054d0:	69bb      	ldr	r3, [r7, #24]
 80054d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d004      	beq.n	80054e4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80054da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80054e0:	627b      	str	r3, [r7, #36]	; 0x24
 80054e2:	e00c      	b.n	80054fe <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d004      	beq.n	80054f8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80054ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80054f4:	627b      	str	r3, [r7, #36]	; 0x24
 80054f6:	e002      	b.n	80054fe <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f000 f963 	bl	80057c4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d024      	beq.n	8005552 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005510:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d003      	beq.n	8005524 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f000 f93d 	bl	800579c <HAL_CAN_TxMailbox2CompleteCallback>
 8005522:	e016      	b.n	8005552 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d004      	beq.n	8005538 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800552e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005530:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005534:	627b      	str	r3, [r7, #36]	; 0x24
 8005536:	e00c      	b.n	8005552 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005538:	69bb      	ldr	r3, [r7, #24]
 800553a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d004      	beq.n	800554c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005548:	627b      	str	r3, [r7, #36]	; 0x24
 800554a:	e002      	b.n	8005552 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f000 f943 	bl	80057d8 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005552:	6a3b      	ldr	r3, [r7, #32]
 8005554:	f003 0308 	and.w	r3, r3, #8
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00c      	beq.n	8005576 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	f003 0310 	and.w	r3, r3, #16
 8005562:	2b00      	cmp	r3, #0
 8005564:	d007      	beq.n	8005576 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005568:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800556c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	2210      	movs	r2, #16
 8005574:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005576:	6a3b      	ldr	r3, [r7, #32]
 8005578:	f003 0304 	and.w	r3, r3, #4
 800557c:	2b00      	cmp	r3, #0
 800557e:	d00b      	beq.n	8005598 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	f003 0308 	and.w	r3, r3, #8
 8005586:	2b00      	cmp	r3, #0
 8005588:	d006      	beq.n	8005598 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	2208      	movs	r2, #8
 8005590:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 f92a 	bl	80057ec <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005598:	6a3b      	ldr	r3, [r7, #32]
 800559a:	f003 0302 	and.w	r3, r3, #2
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d009      	beq.n	80055b6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	f003 0303 	and.w	r3, r3, #3
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d002      	beq.n	80055b6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f7fb f9a5 	bl	8000900 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80055b6:	6a3b      	ldr	r3, [r7, #32]
 80055b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00c      	beq.n	80055da <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	f003 0310 	and.w	r3, r3, #16
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d007      	beq.n	80055da <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80055ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80055d0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2210      	movs	r2, #16
 80055d8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80055da:	6a3b      	ldr	r3, [r7, #32]
 80055dc:	f003 0320 	and.w	r3, r3, #32
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d00b      	beq.n	80055fc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	f003 0308 	and.w	r3, r3, #8
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d006      	beq.n	80055fc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	2208      	movs	r2, #8
 80055f4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f000 f90c 	bl	8005814 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80055fc:	6a3b      	ldr	r3, [r7, #32]
 80055fe:	f003 0310 	and.w	r3, r3, #16
 8005602:	2b00      	cmp	r3, #0
 8005604:	d009      	beq.n	800561a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	691b      	ldr	r3, [r3, #16]
 800560c:	f003 0303 	and.w	r3, r3, #3
 8005610:	2b00      	cmp	r3, #0
 8005612:	d002      	beq.n	800561a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f000 f8f3 	bl	8005800 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800561a:	6a3b      	ldr	r3, [r7, #32]
 800561c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00b      	beq.n	800563c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005624:	69fb      	ldr	r3, [r7, #28]
 8005626:	f003 0310 	and.w	r3, r3, #16
 800562a:	2b00      	cmp	r3, #0
 800562c:	d006      	beq.n	800563c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	2210      	movs	r2, #16
 8005634:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 f8f6 	bl	8005828 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800563c:	6a3b      	ldr	r3, [r7, #32]
 800563e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005642:	2b00      	cmp	r3, #0
 8005644:	d00b      	beq.n	800565e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005646:	69fb      	ldr	r3, [r7, #28]
 8005648:	f003 0308 	and.w	r3, r3, #8
 800564c:	2b00      	cmp	r3, #0
 800564e:	d006      	beq.n	800565e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2208      	movs	r2, #8
 8005656:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 f8ef 	bl	800583c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800565e:	6a3b      	ldr	r3, [r7, #32]
 8005660:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005664:	2b00      	cmp	r3, #0
 8005666:	d075      	beq.n	8005754 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	f003 0304 	and.w	r3, r3, #4
 800566e:	2b00      	cmp	r3, #0
 8005670:	d06c      	beq.n	800574c <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005672:	6a3b      	ldr	r3, [r7, #32]
 8005674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005678:	2b00      	cmp	r3, #0
 800567a:	d008      	beq.n	800568e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005682:	2b00      	cmp	r3, #0
 8005684:	d003      	beq.n	800568e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005688:	f043 0301 	orr.w	r3, r3, #1
 800568c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800568e:	6a3b      	ldr	r3, [r7, #32]
 8005690:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005694:	2b00      	cmp	r3, #0
 8005696:	d008      	beq.n	80056aa <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d003      	beq.n	80056aa <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80056a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a4:	f043 0302 	orr.w	r3, r3, #2
 80056a8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80056aa:	6a3b      	ldr	r3, [r7, #32]
 80056ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d008      	beq.n	80056c6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d003      	beq.n	80056c6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80056be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c0:	f043 0304 	orr.w	r3, r3, #4
 80056c4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80056c6:	6a3b      	ldr	r3, [r7, #32]
 80056c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d03d      	beq.n	800574c <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d038      	beq.n	800574c <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80056e0:	2b30      	cmp	r3, #48	; 0x30
 80056e2:	d017      	beq.n	8005714 <HAL_CAN_IRQHandler+0x302>
 80056e4:	2b30      	cmp	r3, #48	; 0x30
 80056e6:	d804      	bhi.n	80056f2 <HAL_CAN_IRQHandler+0x2e0>
 80056e8:	2b10      	cmp	r3, #16
 80056ea:	d009      	beq.n	8005700 <HAL_CAN_IRQHandler+0x2ee>
 80056ec:	2b20      	cmp	r3, #32
 80056ee:	d00c      	beq.n	800570a <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80056f0:	e024      	b.n	800573c <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 80056f2:	2b50      	cmp	r3, #80	; 0x50
 80056f4:	d018      	beq.n	8005728 <HAL_CAN_IRQHandler+0x316>
 80056f6:	2b60      	cmp	r3, #96	; 0x60
 80056f8:	d01b      	beq.n	8005732 <HAL_CAN_IRQHandler+0x320>
 80056fa:	2b40      	cmp	r3, #64	; 0x40
 80056fc:	d00f      	beq.n	800571e <HAL_CAN_IRQHandler+0x30c>
            break;
 80056fe:	e01d      	b.n	800573c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8005700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005702:	f043 0308 	orr.w	r3, r3, #8
 8005706:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005708:	e018      	b.n	800573c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 800570a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800570c:	f043 0310 	orr.w	r3, r3, #16
 8005710:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005712:	e013      	b.n	800573c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005716:	f043 0320 	orr.w	r3, r3, #32
 800571a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800571c:	e00e      	b.n	800573c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 800571e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005724:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005726:	e009      	b.n	800573c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8005728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800572a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800572e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005730:	e004      	b.n	800573c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005734:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005738:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800573a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	699a      	ldr	r2, [r3, #24]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800574a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2204      	movs	r2, #4
 8005752:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005756:	2b00      	cmp	r3, #0
 8005758:	d008      	beq.n	800576c <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800575e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005760:	431a      	orrs	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 f872 	bl	8005850 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800576c:	bf00      	nop
 800576e:	3728      	adds	r7, #40	; 0x28
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}

08005774 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005774:	b480      	push	{r7}
 8005776:	b083      	sub	sp, #12
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800577c:	bf00      	nop
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8005790:	bf00      	nop
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80057a4:	bf00      	nop
 80057a6:	370c      	adds	r7, #12
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr

080057b0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b083      	sub	sp, #12
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80057b8:	bf00      	nop
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr

080057c4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80057cc:	bf00      	nop
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr

080057d8 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80057d8:	b480      	push	{r7}
 80057da:	b083      	sub	sp, #12
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80057e0:	bf00      	nop
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80057f4:	bf00      	nop
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8005808:	bf00      	nop
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800581c:	bf00      	nop
 800581e:	370c      	adds	r7, #12
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8005830:	bf00      	nop
 8005832:	370c      	adds	r7, #12
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005858:	bf00      	nop
 800585a:	370c      	adds	r7, #12
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005864:	b480      	push	{r7}
 8005866:	b085      	sub	sp, #20
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f003 0307 	and.w	r3, r3, #7
 8005872:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005874:	4b0c      	ldr	r3, [pc, #48]	; (80058a8 <__NVIC_SetPriorityGrouping+0x44>)
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800587a:	68ba      	ldr	r2, [r7, #8]
 800587c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005880:	4013      	ands	r3, r2
 8005882:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800588c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005890:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005894:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005896:	4a04      	ldr	r2, [pc, #16]	; (80058a8 <__NVIC_SetPriorityGrouping+0x44>)
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	60d3      	str	r3, [r2, #12]
}
 800589c:	bf00      	nop
 800589e:	3714      	adds	r7, #20
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr
 80058a8:	e000ed00 	.word	0xe000ed00

080058ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80058ac:	b480      	push	{r7}
 80058ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80058b0:	4b04      	ldr	r3, [pc, #16]	; (80058c4 <__NVIC_GetPriorityGrouping+0x18>)
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	0a1b      	lsrs	r3, r3, #8
 80058b6:	f003 0307 	and.w	r3, r3, #7
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr
 80058c4:	e000ed00 	.word	0xe000ed00

080058c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	4603      	mov	r3, r0
 80058d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	db0b      	blt.n	80058f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058da:	79fb      	ldrb	r3, [r7, #7]
 80058dc:	f003 021f 	and.w	r2, r3, #31
 80058e0:	4907      	ldr	r1, [pc, #28]	; (8005900 <__NVIC_EnableIRQ+0x38>)
 80058e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058e6:	095b      	lsrs	r3, r3, #5
 80058e8:	2001      	movs	r0, #1
 80058ea:	fa00 f202 	lsl.w	r2, r0, r2
 80058ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80058f2:	bf00      	nop
 80058f4:	370c      	adds	r7, #12
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr
 80058fe:	bf00      	nop
 8005900:	e000e100 	.word	0xe000e100

08005904 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	4603      	mov	r3, r0
 800590c:	6039      	str	r1, [r7, #0]
 800590e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005914:	2b00      	cmp	r3, #0
 8005916:	db0a      	blt.n	800592e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	b2da      	uxtb	r2, r3
 800591c:	490c      	ldr	r1, [pc, #48]	; (8005950 <__NVIC_SetPriority+0x4c>)
 800591e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005922:	0112      	lsls	r2, r2, #4
 8005924:	b2d2      	uxtb	r2, r2
 8005926:	440b      	add	r3, r1
 8005928:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800592c:	e00a      	b.n	8005944 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	b2da      	uxtb	r2, r3
 8005932:	4908      	ldr	r1, [pc, #32]	; (8005954 <__NVIC_SetPriority+0x50>)
 8005934:	79fb      	ldrb	r3, [r7, #7]
 8005936:	f003 030f 	and.w	r3, r3, #15
 800593a:	3b04      	subs	r3, #4
 800593c:	0112      	lsls	r2, r2, #4
 800593e:	b2d2      	uxtb	r2, r2
 8005940:	440b      	add	r3, r1
 8005942:	761a      	strb	r2, [r3, #24]
}
 8005944:	bf00      	nop
 8005946:	370c      	adds	r7, #12
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr
 8005950:	e000e100 	.word	0xe000e100
 8005954:	e000ed00 	.word	0xe000ed00

08005958 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005958:	b480      	push	{r7}
 800595a:	b089      	sub	sp, #36	; 0x24
 800595c:	af00      	add	r7, sp, #0
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f003 0307 	and.w	r3, r3, #7
 800596a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	f1c3 0307 	rsb	r3, r3, #7
 8005972:	2b04      	cmp	r3, #4
 8005974:	bf28      	it	cs
 8005976:	2304      	movcs	r3, #4
 8005978:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	3304      	adds	r3, #4
 800597e:	2b06      	cmp	r3, #6
 8005980:	d902      	bls.n	8005988 <NVIC_EncodePriority+0x30>
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	3b03      	subs	r3, #3
 8005986:	e000      	b.n	800598a <NVIC_EncodePriority+0x32>
 8005988:	2300      	movs	r3, #0
 800598a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800598c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005990:	69bb      	ldr	r3, [r7, #24]
 8005992:	fa02 f303 	lsl.w	r3, r2, r3
 8005996:	43da      	mvns	r2, r3
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	401a      	ands	r2, r3
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80059a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	fa01 f303 	lsl.w	r3, r1, r3
 80059aa:	43d9      	mvns	r1, r3
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059b0:	4313      	orrs	r3, r2
         );
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3724      	adds	r7, #36	; 0x24
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr

080059be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b082      	sub	sp, #8
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f7ff ff4c 	bl	8005864 <__NVIC_SetPriorityGrouping>
}
 80059cc:	bf00      	nop
 80059ce:	3708      	adds	r7, #8
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b086      	sub	sp, #24
 80059d8:	af00      	add	r7, sp, #0
 80059da:	4603      	mov	r3, r0
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
 80059e0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80059e2:	2300      	movs	r3, #0
 80059e4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80059e6:	f7ff ff61 	bl	80058ac <__NVIC_GetPriorityGrouping>
 80059ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80059ec:	687a      	ldr	r2, [r7, #4]
 80059ee:	68b9      	ldr	r1, [r7, #8]
 80059f0:	6978      	ldr	r0, [r7, #20]
 80059f2:	f7ff ffb1 	bl	8005958 <NVIC_EncodePriority>
 80059f6:	4602      	mov	r2, r0
 80059f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059fc:	4611      	mov	r1, r2
 80059fe:	4618      	mov	r0, r3
 8005a00:	f7ff ff80 	bl	8005904 <__NVIC_SetPriority>
}
 8005a04:	bf00      	nop
 8005a06:	3718      	adds	r7, #24
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}

08005a0c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b082      	sub	sp, #8
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	4603      	mov	r3, r0
 8005a14:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f7ff ff54 	bl	80058c8 <__NVIC_EnableIRQ>
}
 8005a20:	bf00      	nop
 8005a22:	3708      	adds	r7, #8
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d004      	beq.n	8005a46 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2280      	movs	r2, #128	; 0x80
 8005a40:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e00c      	b.n	8005a60 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2205      	movs	r2, #5
 8005a4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f022 0201 	bic.w	r2, r2, #1
 8005a5c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005a5e:	2300      	movs	r3, #0
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a7a:	b2db      	uxtb	r3, r3
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b089      	sub	sp, #36	; 0x24
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005a92:	2300      	movs	r3, #0
 8005a94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005a96:	2300      	movs	r3, #0
 8005a98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	61fb      	str	r3, [r7, #28]
 8005aa2:	e16b      	b.n	8005d7c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8005aac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005ab8:	693a      	ldr	r2, [r7, #16]
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	f040 815a 	bne.w	8005d76 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d00b      	beq.n	8005ae2 <HAL_GPIO_Init+0x5a>
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	d007      	beq.n	8005ae2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005ad6:	2b11      	cmp	r3, #17
 8005ad8:	d003      	beq.n	8005ae2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	2b12      	cmp	r3, #18
 8005ae0:	d130      	bne.n	8005b44 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005ae8:	69fb      	ldr	r3, [r7, #28]
 8005aea:	005b      	lsls	r3, r3, #1
 8005aec:	2203      	movs	r2, #3
 8005aee:	fa02 f303 	lsl.w	r3, r2, r3
 8005af2:	43db      	mvns	r3, r3
 8005af4:	69ba      	ldr	r2, [r7, #24]
 8005af6:	4013      	ands	r3, r2
 8005af8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	68da      	ldr	r2, [r3, #12]
 8005afe:	69fb      	ldr	r3, [r7, #28]
 8005b00:	005b      	lsls	r3, r3, #1
 8005b02:	fa02 f303 	lsl.w	r3, r2, r3
 8005b06:	69ba      	ldr	r2, [r7, #24]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	69ba      	ldr	r2, [r7, #24]
 8005b10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005b18:	2201      	movs	r2, #1
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b20:	43db      	mvns	r3, r3
 8005b22:	69ba      	ldr	r2, [r7, #24]
 8005b24:	4013      	ands	r3, r2
 8005b26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	091b      	lsrs	r3, r3, #4
 8005b2e:	f003 0201 	and.w	r2, r3, #1
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	fa02 f303 	lsl.w	r3, r2, r3
 8005b38:	69ba      	ldr	r2, [r7, #24]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	69ba      	ldr	r2, [r7, #24]
 8005b42:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	005b      	lsls	r3, r3, #1
 8005b4e:	2203      	movs	r2, #3
 8005b50:	fa02 f303 	lsl.w	r3, r2, r3
 8005b54:	43db      	mvns	r3, r3
 8005b56:	69ba      	ldr	r2, [r7, #24]
 8005b58:	4013      	ands	r3, r2
 8005b5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	689a      	ldr	r2, [r3, #8]
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	005b      	lsls	r3, r3, #1
 8005b64:	fa02 f303 	lsl.w	r3, r2, r3
 8005b68:	69ba      	ldr	r2, [r7, #24]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	69ba      	ldr	r2, [r7, #24]
 8005b72:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	2b02      	cmp	r3, #2
 8005b7a:	d003      	beq.n	8005b84 <HAL_GPIO_Init+0xfc>
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	2b12      	cmp	r3, #18
 8005b82:	d123      	bne.n	8005bcc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005b84:	69fb      	ldr	r3, [r7, #28]
 8005b86:	08da      	lsrs	r2, r3, #3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	3208      	adds	r2, #8
 8005b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005b92:	69fb      	ldr	r3, [r7, #28]
 8005b94:	f003 0307 	and.w	r3, r3, #7
 8005b98:	009b      	lsls	r3, r3, #2
 8005b9a:	220f      	movs	r2, #15
 8005b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba0:	43db      	mvns	r3, r3
 8005ba2:	69ba      	ldr	r2, [r7, #24]
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	691a      	ldr	r2, [r3, #16]
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	f003 0307 	and.w	r3, r3, #7
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb8:	69ba      	ldr	r2, [r7, #24]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005bbe:	69fb      	ldr	r3, [r7, #28]
 8005bc0:	08da      	lsrs	r2, r3, #3
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	3208      	adds	r2, #8
 8005bc6:	69b9      	ldr	r1, [r7, #24]
 8005bc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	005b      	lsls	r3, r3, #1
 8005bd6:	2203      	movs	r2, #3
 8005bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bdc:	43db      	mvns	r3, r3
 8005bde:	69ba      	ldr	r2, [r7, #24]
 8005be0:	4013      	ands	r3, r2
 8005be2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	f003 0203 	and.w	r2, r3, #3
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	005b      	lsls	r3, r3, #1
 8005bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf4:	69ba      	ldr	r2, [r7, #24]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	69ba      	ldr	r2, [r7, #24]
 8005bfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	f000 80b4 	beq.w	8005d76 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60fb      	str	r3, [r7, #12]
 8005c12:	4b5f      	ldr	r3, [pc, #380]	; (8005d90 <HAL_GPIO_Init+0x308>)
 8005c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c16:	4a5e      	ldr	r2, [pc, #376]	; (8005d90 <HAL_GPIO_Init+0x308>)
 8005c18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c1c:	6453      	str	r3, [r2, #68]	; 0x44
 8005c1e:	4b5c      	ldr	r3, [pc, #368]	; (8005d90 <HAL_GPIO_Init+0x308>)
 8005c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c26:	60fb      	str	r3, [r7, #12]
 8005c28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005c2a:	4a5a      	ldr	r2, [pc, #360]	; (8005d94 <HAL_GPIO_Init+0x30c>)
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	089b      	lsrs	r3, r3, #2
 8005c30:	3302      	adds	r3, #2
 8005c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	f003 0303 	and.w	r3, r3, #3
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	220f      	movs	r2, #15
 8005c42:	fa02 f303 	lsl.w	r3, r2, r3
 8005c46:	43db      	mvns	r3, r3
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a51      	ldr	r2, [pc, #324]	; (8005d98 <HAL_GPIO_Init+0x310>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d02b      	beq.n	8005cae <HAL_GPIO_Init+0x226>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4a50      	ldr	r2, [pc, #320]	; (8005d9c <HAL_GPIO_Init+0x314>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d025      	beq.n	8005caa <HAL_GPIO_Init+0x222>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a4f      	ldr	r2, [pc, #316]	; (8005da0 <HAL_GPIO_Init+0x318>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d01f      	beq.n	8005ca6 <HAL_GPIO_Init+0x21e>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a4e      	ldr	r2, [pc, #312]	; (8005da4 <HAL_GPIO_Init+0x31c>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d019      	beq.n	8005ca2 <HAL_GPIO_Init+0x21a>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a4d      	ldr	r2, [pc, #308]	; (8005da8 <HAL_GPIO_Init+0x320>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d013      	beq.n	8005c9e <HAL_GPIO_Init+0x216>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a4c      	ldr	r2, [pc, #304]	; (8005dac <HAL_GPIO_Init+0x324>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d00d      	beq.n	8005c9a <HAL_GPIO_Init+0x212>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a4b      	ldr	r2, [pc, #300]	; (8005db0 <HAL_GPIO_Init+0x328>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d007      	beq.n	8005c96 <HAL_GPIO_Init+0x20e>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a4a      	ldr	r2, [pc, #296]	; (8005db4 <HAL_GPIO_Init+0x32c>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d101      	bne.n	8005c92 <HAL_GPIO_Init+0x20a>
 8005c8e:	2307      	movs	r3, #7
 8005c90:	e00e      	b.n	8005cb0 <HAL_GPIO_Init+0x228>
 8005c92:	2308      	movs	r3, #8
 8005c94:	e00c      	b.n	8005cb0 <HAL_GPIO_Init+0x228>
 8005c96:	2306      	movs	r3, #6
 8005c98:	e00a      	b.n	8005cb0 <HAL_GPIO_Init+0x228>
 8005c9a:	2305      	movs	r3, #5
 8005c9c:	e008      	b.n	8005cb0 <HAL_GPIO_Init+0x228>
 8005c9e:	2304      	movs	r3, #4
 8005ca0:	e006      	b.n	8005cb0 <HAL_GPIO_Init+0x228>
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	e004      	b.n	8005cb0 <HAL_GPIO_Init+0x228>
 8005ca6:	2302      	movs	r3, #2
 8005ca8:	e002      	b.n	8005cb0 <HAL_GPIO_Init+0x228>
 8005caa:	2301      	movs	r3, #1
 8005cac:	e000      	b.n	8005cb0 <HAL_GPIO_Init+0x228>
 8005cae:	2300      	movs	r3, #0
 8005cb0:	69fa      	ldr	r2, [r7, #28]
 8005cb2:	f002 0203 	and.w	r2, r2, #3
 8005cb6:	0092      	lsls	r2, r2, #2
 8005cb8:	4093      	lsls	r3, r2
 8005cba:	69ba      	ldr	r2, [r7, #24]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005cc0:	4934      	ldr	r1, [pc, #208]	; (8005d94 <HAL_GPIO_Init+0x30c>)
 8005cc2:	69fb      	ldr	r3, [r7, #28]
 8005cc4:	089b      	lsrs	r3, r3, #2
 8005cc6:	3302      	adds	r3, #2
 8005cc8:	69ba      	ldr	r2, [r7, #24]
 8005cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005cce:	4b3a      	ldr	r3, [pc, #232]	; (8005db8 <HAL_GPIO_Init+0x330>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	43db      	mvns	r3, r3
 8005cd8:	69ba      	ldr	r2, [r7, #24]
 8005cda:	4013      	ands	r3, r2
 8005cdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d003      	beq.n	8005cf2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005cea:	69ba      	ldr	r2, [r7, #24]
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005cf2:	4a31      	ldr	r2, [pc, #196]	; (8005db8 <HAL_GPIO_Init+0x330>)
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005cf8:	4b2f      	ldr	r3, [pc, #188]	; (8005db8 <HAL_GPIO_Init+0x330>)
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	43db      	mvns	r3, r3
 8005d02:	69ba      	ldr	r2, [r7, #24]
 8005d04:	4013      	ands	r3, r2
 8005d06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d003      	beq.n	8005d1c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005d14:	69ba      	ldr	r2, [r7, #24]
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005d1c:	4a26      	ldr	r2, [pc, #152]	; (8005db8 <HAL_GPIO_Init+0x330>)
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005d22:	4b25      	ldr	r3, [pc, #148]	; (8005db8 <HAL_GPIO_Init+0x330>)
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	43db      	mvns	r3, r3
 8005d2c:	69ba      	ldr	r2, [r7, #24]
 8005d2e:	4013      	ands	r3, r2
 8005d30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d003      	beq.n	8005d46 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005d3e:	69ba      	ldr	r2, [r7, #24]
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005d46:	4a1c      	ldr	r2, [pc, #112]	; (8005db8 <HAL_GPIO_Init+0x330>)
 8005d48:	69bb      	ldr	r3, [r7, #24]
 8005d4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005d4c:	4b1a      	ldr	r3, [pc, #104]	; (8005db8 <HAL_GPIO_Init+0x330>)
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	43db      	mvns	r3, r3
 8005d56:	69ba      	ldr	r2, [r7, #24]
 8005d58:	4013      	ands	r3, r2
 8005d5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d003      	beq.n	8005d70 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005d68:	69ba      	ldr	r2, [r7, #24]
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005d70:	4a11      	ldr	r2, [pc, #68]	; (8005db8 <HAL_GPIO_Init+0x330>)
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	3301      	adds	r3, #1
 8005d7a:	61fb      	str	r3, [r7, #28]
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	2b0f      	cmp	r3, #15
 8005d80:	f67f ae90 	bls.w	8005aa4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005d84:	bf00      	nop
 8005d86:	3724      	adds	r7, #36	; 0x24
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr
 8005d90:	40023800 	.word	0x40023800
 8005d94:	40013800 	.word	0x40013800
 8005d98:	40020000 	.word	0x40020000
 8005d9c:	40020400 	.word	0x40020400
 8005da0:	40020800 	.word	0x40020800
 8005da4:	40020c00 	.word	0x40020c00
 8005da8:	40021000 	.word	0x40021000
 8005dac:	40021400 	.word	0x40021400
 8005db0:	40021800 	.word	0x40021800
 8005db4:	40021c00 	.word	0x40021c00
 8005db8:	40013c00 	.word	0x40013c00

08005dbc <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	695a      	ldr	r2, [r3, #20]
 8005dcc:	887b      	ldrh	r3, [r7, #2]
 8005dce:	401a      	ands	r2, r3
 8005dd0:	887b      	ldrh	r3, [r7, #2]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d104      	bne.n	8005de0 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005dd6:	887b      	ldrh	r3, [r7, #2]
 8005dd8:	041a      	lsls	r2, r3, #16
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8005dde:	e002      	b.n	8005de6 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8005de0:	887a      	ldrh	r2, [r7, #2]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	619a      	str	r2, [r3, #24]
}
 8005de6:	bf00      	nop
 8005de8:	370c      	adds	r7, #12
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr
	...

08005df4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d101      	bne.n	8005e06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e11f      	b.n	8006046 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d106      	bne.n	8005e20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7fb fd0a 	bl	8001834 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2224      	movs	r2, #36	; 0x24
 8005e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f022 0201 	bic.w	r2, r2, #1
 8005e36:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e46:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e56:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005e58:	f004 f8ca 	bl	8009ff0 <HAL_RCC_GetPCLK1Freq>
 8005e5c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	4a7b      	ldr	r2, [pc, #492]	; (8006050 <HAL_I2C_Init+0x25c>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d807      	bhi.n	8005e78 <HAL_I2C_Init+0x84>
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	4a7a      	ldr	r2, [pc, #488]	; (8006054 <HAL_I2C_Init+0x260>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	bf94      	ite	ls
 8005e70:	2301      	movls	r3, #1
 8005e72:	2300      	movhi	r3, #0
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	e006      	b.n	8005e86 <HAL_I2C_Init+0x92>
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	4a77      	ldr	r2, [pc, #476]	; (8006058 <HAL_I2C_Init+0x264>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	bf94      	ite	ls
 8005e80:	2301      	movls	r3, #1
 8005e82:	2300      	movhi	r3, #0
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d001      	beq.n	8005e8e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e0db      	b.n	8006046 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	4a72      	ldr	r2, [pc, #456]	; (800605c <HAL_I2C_Init+0x268>)
 8005e92:	fba2 2303 	umull	r2, r3, r2, r3
 8005e96:	0c9b      	lsrs	r3, r3, #18
 8005e98:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	68ba      	ldr	r2, [r7, #8]
 8005eaa:	430a      	orrs	r2, r1
 8005eac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	6a1b      	ldr	r3, [r3, #32]
 8005eb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	4a64      	ldr	r2, [pc, #400]	; (8006050 <HAL_I2C_Init+0x25c>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d802      	bhi.n	8005ec8 <HAL_I2C_Init+0xd4>
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	3301      	adds	r3, #1
 8005ec6:	e009      	b.n	8005edc <HAL_I2C_Init+0xe8>
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005ece:	fb02 f303 	mul.w	r3, r2, r3
 8005ed2:	4a63      	ldr	r2, [pc, #396]	; (8006060 <HAL_I2C_Init+0x26c>)
 8005ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ed8:	099b      	lsrs	r3, r3, #6
 8005eda:	3301      	adds	r3, #1
 8005edc:	687a      	ldr	r2, [r7, #4]
 8005ede:	6812      	ldr	r2, [r2, #0]
 8005ee0:	430b      	orrs	r3, r1
 8005ee2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	69db      	ldr	r3, [r3, #28]
 8005eea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005eee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	4956      	ldr	r1, [pc, #344]	; (8006050 <HAL_I2C_Init+0x25c>)
 8005ef8:	428b      	cmp	r3, r1
 8005efa:	d80d      	bhi.n	8005f18 <HAL_I2C_Init+0x124>
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	1e59      	subs	r1, r3, #1
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	005b      	lsls	r3, r3, #1
 8005f06:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f10:	2b04      	cmp	r3, #4
 8005f12:	bf38      	it	cc
 8005f14:	2304      	movcc	r3, #4
 8005f16:	e04f      	b.n	8005fb8 <HAL_I2C_Init+0x1c4>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d111      	bne.n	8005f44 <HAL_I2C_Init+0x150>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	1e58      	subs	r0, r3, #1
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6859      	ldr	r1, [r3, #4]
 8005f28:	460b      	mov	r3, r1
 8005f2a:	005b      	lsls	r3, r3, #1
 8005f2c:	440b      	add	r3, r1
 8005f2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f32:	3301      	adds	r3, #1
 8005f34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	bf0c      	ite	eq
 8005f3c:	2301      	moveq	r3, #1
 8005f3e:	2300      	movne	r3, #0
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	e012      	b.n	8005f6a <HAL_I2C_Init+0x176>
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	1e58      	subs	r0, r3, #1
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6859      	ldr	r1, [r3, #4]
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	440b      	add	r3, r1
 8005f52:	0099      	lsls	r1, r3, #2
 8005f54:	440b      	add	r3, r1
 8005f56:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f5a:	3301      	adds	r3, #1
 8005f5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	bf0c      	ite	eq
 8005f64:	2301      	moveq	r3, #1
 8005f66:	2300      	movne	r3, #0
 8005f68:	b2db      	uxtb	r3, r3
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d001      	beq.n	8005f72 <HAL_I2C_Init+0x17e>
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e022      	b.n	8005fb8 <HAL_I2C_Init+0x1c4>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d10e      	bne.n	8005f98 <HAL_I2C_Init+0x1a4>
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	1e58      	subs	r0, r3, #1
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6859      	ldr	r1, [r3, #4]
 8005f82:	460b      	mov	r3, r1
 8005f84:	005b      	lsls	r3, r3, #1
 8005f86:	440b      	add	r3, r1
 8005f88:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f8c:	3301      	adds	r3, #1
 8005f8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f96:	e00f      	b.n	8005fb8 <HAL_I2C_Init+0x1c4>
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	1e58      	subs	r0, r3, #1
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6859      	ldr	r1, [r3, #4]
 8005fa0:	460b      	mov	r3, r1
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	440b      	add	r3, r1
 8005fa6:	0099      	lsls	r1, r3, #2
 8005fa8:	440b      	add	r3, r1
 8005faa:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fae:	3301      	adds	r3, #1
 8005fb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fb4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005fb8:	6879      	ldr	r1, [r7, #4]
 8005fba:	6809      	ldr	r1, [r1, #0]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	69da      	ldr	r2, [r3, #28]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6a1b      	ldr	r3, [r3, #32]
 8005fd2:	431a      	orrs	r2, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	430a      	orrs	r2, r1
 8005fda:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005fe6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	6911      	ldr	r1, [r2, #16]
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	68d2      	ldr	r2, [r2, #12]
 8005ff2:	4311      	orrs	r1, r2
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	6812      	ldr	r2, [r2, #0]
 8005ff8:	430b      	orrs	r3, r1
 8005ffa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	695a      	ldr	r2, [r3, #20]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	699b      	ldr	r3, [r3, #24]
 800600e:	431a      	orrs	r2, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	430a      	orrs	r2, r1
 8006016:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	681a      	ldr	r2, [r3, #0]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f042 0201 	orr.w	r2, r2, #1
 8006026:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2220      	movs	r2, #32
 8006032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3710      	adds	r7, #16
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	000186a0 	.word	0x000186a0
 8006054:	001e847f 	.word	0x001e847f
 8006058:	003d08ff 	.word	0x003d08ff
 800605c:	431bde83 	.word	0x431bde83
 8006060:	10624dd3 	.word	0x10624dd3

08006064 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b088      	sub	sp, #32
 8006068:	af02      	add	r7, sp, #8
 800606a:	60f8      	str	r0, [r7, #12]
 800606c:	607a      	str	r2, [r7, #4]
 800606e:	461a      	mov	r2, r3
 8006070:	460b      	mov	r3, r1
 8006072:	817b      	strh	r3, [r7, #10]
 8006074:	4613      	mov	r3, r2
 8006076:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006078:	f7fe fd6a 	bl	8004b50 <HAL_GetTick>
 800607c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006084:	b2db      	uxtb	r3, r3
 8006086:	2b20      	cmp	r3, #32
 8006088:	f040 80e0 	bne.w	800624c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	9300      	str	r3, [sp, #0]
 8006090:	2319      	movs	r3, #25
 8006092:	2201      	movs	r2, #1
 8006094:	4970      	ldr	r1, [pc, #448]	; (8006258 <HAL_I2C_Master_Transmit+0x1f4>)
 8006096:	68f8      	ldr	r0, [r7, #12]
 8006098:	f001 ffc2 	bl	8008020 <I2C_WaitOnFlagUntilTimeout>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d001      	beq.n	80060a6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80060a2:	2302      	movs	r3, #2
 80060a4:	e0d3      	b.n	800624e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d101      	bne.n	80060b4 <HAL_I2C_Master_Transmit+0x50>
 80060b0:	2302      	movs	r3, #2
 80060b2:	e0cc      	b.n	800624e <HAL_I2C_Master_Transmit+0x1ea>
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 0301 	and.w	r3, r3, #1
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d007      	beq.n	80060da <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681a      	ldr	r2, [r3, #0]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f042 0201 	orr.w	r2, r2, #1
 80060d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80060e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2221      	movs	r2, #33	; 0x21
 80060ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2210      	movs	r2, #16
 80060f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2200      	movs	r2, #0
 80060fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	687a      	ldr	r2, [r7, #4]
 8006104:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	893a      	ldrh	r2, [r7, #8]
 800610a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006110:	b29a      	uxth	r2, r3
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	4a50      	ldr	r2, [pc, #320]	; (800625c <HAL_I2C_Master_Transmit+0x1f8>)
 800611a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800611c:	8979      	ldrh	r1, [r7, #10]
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	6a3a      	ldr	r2, [r7, #32]
 8006122:	68f8      	ldr	r0, [r7, #12]
 8006124:	f001 fd6a 	bl	8007bfc <I2C_MasterRequestWrite>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e08d      	b.n	800624e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006132:	2300      	movs	r3, #0
 8006134:	613b      	str	r3, [r7, #16]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	695b      	ldr	r3, [r3, #20]
 800613c:	613b      	str	r3, [r7, #16]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	699b      	ldr	r3, [r3, #24]
 8006144:	613b      	str	r3, [r7, #16]
 8006146:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006148:	e066      	b.n	8006218 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800614a:	697a      	ldr	r2, [r7, #20]
 800614c:	6a39      	ldr	r1, [r7, #32]
 800614e:	68f8      	ldr	r0, [r7, #12]
 8006150:	f002 f83c 	bl	80081cc <I2C_WaitOnTXEFlagUntilTimeout>
 8006154:	4603      	mov	r3, r0
 8006156:	2b00      	cmp	r3, #0
 8006158:	d00d      	beq.n	8006176 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800615e:	2b04      	cmp	r3, #4
 8006160:	d107      	bne.n	8006172 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006170:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e06b      	b.n	800624e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800617a:	781a      	ldrb	r2, [r3, #0]
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006186:	1c5a      	adds	r2, r3, #1
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006190:	b29b      	uxth	r3, r3
 8006192:	3b01      	subs	r3, #1
 8006194:	b29a      	uxth	r2, r3
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800619e:	3b01      	subs	r3, #1
 80061a0:	b29a      	uxth	r2, r3
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	695b      	ldr	r3, [r3, #20]
 80061ac:	f003 0304 	and.w	r3, r3, #4
 80061b0:	2b04      	cmp	r3, #4
 80061b2:	d11b      	bne.n	80061ec <HAL_I2C_Master_Transmit+0x188>
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d017      	beq.n	80061ec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c0:	781a      	ldrb	r2, [r3, #0]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061cc:	1c5a      	adds	r2, r3, #1
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061d6:	b29b      	uxth	r3, r3
 80061d8:	3b01      	subs	r3, #1
 80061da:	b29a      	uxth	r2, r3
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061e4:	3b01      	subs	r3, #1
 80061e6:	b29a      	uxth	r2, r3
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061ec:	697a      	ldr	r2, [r7, #20]
 80061ee:	6a39      	ldr	r1, [r7, #32]
 80061f0:	68f8      	ldr	r0, [r7, #12]
 80061f2:	f002 f82c 	bl	800824e <I2C_WaitOnBTFFlagUntilTimeout>
 80061f6:	4603      	mov	r3, r0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d00d      	beq.n	8006218 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006200:	2b04      	cmp	r3, #4
 8006202:	d107      	bne.n	8006214 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006212:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	e01a      	b.n	800624e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800621c:	2b00      	cmp	r3, #0
 800621e:	d194      	bne.n	800614a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800622e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2220      	movs	r2, #32
 8006234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2200      	movs	r2, #0
 800623c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2200      	movs	r2, #0
 8006244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006248:	2300      	movs	r3, #0
 800624a:	e000      	b.n	800624e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800624c:	2302      	movs	r3, #2
  }
}
 800624e:	4618      	mov	r0, r3
 8006250:	3718      	adds	r7, #24
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}
 8006256:	bf00      	nop
 8006258:	00100002 	.word	0x00100002
 800625c:	ffff0000 	.word	0xffff0000

08006260 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b08c      	sub	sp, #48	; 0x30
 8006264:	af02      	add	r7, sp, #8
 8006266:	60f8      	str	r0, [r7, #12]
 8006268:	4608      	mov	r0, r1
 800626a:	4611      	mov	r1, r2
 800626c:	461a      	mov	r2, r3
 800626e:	4603      	mov	r3, r0
 8006270:	817b      	strh	r3, [r7, #10]
 8006272:	460b      	mov	r3, r1
 8006274:	813b      	strh	r3, [r7, #8]
 8006276:	4613      	mov	r3, r2
 8006278:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800627a:	f7fe fc69 	bl	8004b50 <HAL_GetTick>
 800627e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006286:	b2db      	uxtb	r3, r3
 8006288:	2b20      	cmp	r3, #32
 800628a:	f040 8208 	bne.w	800669e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800628e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006290:	9300      	str	r3, [sp, #0]
 8006292:	2319      	movs	r3, #25
 8006294:	2201      	movs	r2, #1
 8006296:	497b      	ldr	r1, [pc, #492]	; (8006484 <HAL_I2C_Mem_Read+0x224>)
 8006298:	68f8      	ldr	r0, [r7, #12]
 800629a:	f001 fec1 	bl	8008020 <I2C_WaitOnFlagUntilTimeout>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d001      	beq.n	80062a8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80062a4:	2302      	movs	r3, #2
 80062a6:	e1fb      	b.n	80066a0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d101      	bne.n	80062b6 <HAL_I2C_Mem_Read+0x56>
 80062b2:	2302      	movs	r3, #2
 80062b4:	e1f4      	b.n	80066a0 <HAL_I2C_Mem_Read+0x440>
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0301 	and.w	r3, r3, #1
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d007      	beq.n	80062dc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f042 0201 	orr.w	r2, r2, #1
 80062da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80062ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2222      	movs	r2, #34	; 0x22
 80062f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2240      	movs	r2, #64	; 0x40
 80062f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2200      	movs	r2, #0
 8006300:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006306:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800630c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006312:	b29a      	uxth	r2, r3
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	4a5b      	ldr	r2, [pc, #364]	; (8006488 <HAL_I2C_Mem_Read+0x228>)
 800631c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800631e:	88f8      	ldrh	r0, [r7, #6]
 8006320:	893a      	ldrh	r2, [r7, #8]
 8006322:	8979      	ldrh	r1, [r7, #10]
 8006324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006326:	9301      	str	r3, [sp, #4]
 8006328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800632a:	9300      	str	r3, [sp, #0]
 800632c:	4603      	mov	r3, r0
 800632e:	68f8      	ldr	r0, [r7, #12]
 8006330:	f001 fce6 	bl	8007d00 <I2C_RequestMemoryRead>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d001      	beq.n	800633e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	e1b0      	b.n	80066a0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006342:	2b00      	cmp	r3, #0
 8006344:	d113      	bne.n	800636e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006346:	2300      	movs	r3, #0
 8006348:	623b      	str	r3, [r7, #32]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	695b      	ldr	r3, [r3, #20]
 8006350:	623b      	str	r3, [r7, #32]
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	699b      	ldr	r3, [r3, #24]
 8006358:	623b      	str	r3, [r7, #32]
 800635a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800636a:	601a      	str	r2, [r3, #0]
 800636c:	e184      	b.n	8006678 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006372:	2b01      	cmp	r3, #1
 8006374:	d11b      	bne.n	80063ae <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	681a      	ldr	r2, [r3, #0]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006384:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006386:	2300      	movs	r3, #0
 8006388:	61fb      	str	r3, [r7, #28]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	695b      	ldr	r3, [r3, #20]
 8006390:	61fb      	str	r3, [r7, #28]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	699b      	ldr	r3, [r3, #24]
 8006398:	61fb      	str	r3, [r7, #28]
 800639a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063aa:	601a      	str	r2, [r3, #0]
 80063ac:	e164      	b.n	8006678 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063b2:	2b02      	cmp	r3, #2
 80063b4:	d11b      	bne.n	80063ee <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063c4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063d6:	2300      	movs	r3, #0
 80063d8:	61bb      	str	r3, [r7, #24]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	695b      	ldr	r3, [r3, #20]
 80063e0:	61bb      	str	r3, [r7, #24]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	61bb      	str	r3, [r7, #24]
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	e144      	b.n	8006678 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063ee:	2300      	movs	r3, #0
 80063f0:	617b      	str	r3, [r7, #20]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	695b      	ldr	r3, [r3, #20]
 80063f8:	617b      	str	r3, [r7, #20]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	617b      	str	r3, [r7, #20]
 8006402:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006404:	e138      	b.n	8006678 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800640a:	2b03      	cmp	r3, #3
 800640c:	f200 80f1 	bhi.w	80065f2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006414:	2b01      	cmp	r3, #1
 8006416:	d123      	bne.n	8006460 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006418:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800641a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800641c:	68f8      	ldr	r0, [r7, #12]
 800641e:	f001 ff89 	bl	8008334 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d001      	beq.n	800642c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	e139      	b.n	80066a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	691a      	ldr	r2, [r3, #16]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006436:	b2d2      	uxtb	r2, r2
 8006438:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643e:	1c5a      	adds	r2, r3, #1
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006448:	3b01      	subs	r3, #1
 800644a:	b29a      	uxth	r2, r3
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006454:	b29b      	uxth	r3, r3
 8006456:	3b01      	subs	r3, #1
 8006458:	b29a      	uxth	r2, r3
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800645e:	e10b      	b.n	8006678 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006464:	2b02      	cmp	r3, #2
 8006466:	d14e      	bne.n	8006506 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646a:	9300      	str	r3, [sp, #0]
 800646c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800646e:	2200      	movs	r2, #0
 8006470:	4906      	ldr	r1, [pc, #24]	; (800648c <HAL_I2C_Mem_Read+0x22c>)
 8006472:	68f8      	ldr	r0, [r7, #12]
 8006474:	f001 fdd4 	bl	8008020 <I2C_WaitOnFlagUntilTimeout>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d008      	beq.n	8006490 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	e10e      	b.n	80066a0 <HAL_I2C_Mem_Read+0x440>
 8006482:	bf00      	nop
 8006484:	00100002 	.word	0x00100002
 8006488:	ffff0000 	.word	0xffff0000
 800648c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800649e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	691a      	ldr	r2, [r3, #16]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064aa:	b2d2      	uxtb	r2, r2
 80064ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064b2:	1c5a      	adds	r2, r3, #1
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064bc:	3b01      	subs	r3, #1
 80064be:	b29a      	uxth	r2, r3
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	3b01      	subs	r3, #1
 80064cc:	b29a      	uxth	r2, r3
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	691a      	ldr	r2, [r3, #16]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064dc:	b2d2      	uxtb	r2, r2
 80064de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e4:	1c5a      	adds	r2, r3, #1
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064ee:	3b01      	subs	r3, #1
 80064f0:	b29a      	uxth	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	3b01      	subs	r3, #1
 80064fe:	b29a      	uxth	r2, r3
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006504:	e0b8      	b.n	8006678 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006508:	9300      	str	r3, [sp, #0]
 800650a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800650c:	2200      	movs	r2, #0
 800650e:	4966      	ldr	r1, [pc, #408]	; (80066a8 <HAL_I2C_Mem_Read+0x448>)
 8006510:	68f8      	ldr	r0, [r7, #12]
 8006512:	f001 fd85 	bl	8008020 <I2C_WaitOnFlagUntilTimeout>
 8006516:	4603      	mov	r3, r0
 8006518:	2b00      	cmp	r3, #0
 800651a:	d001      	beq.n	8006520 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	e0bf      	b.n	80066a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800652e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	691a      	ldr	r2, [r3, #16]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800653a:	b2d2      	uxtb	r2, r2
 800653c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006542:	1c5a      	adds	r2, r3, #1
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800654c:	3b01      	subs	r3, #1
 800654e:	b29a      	uxth	r2, r3
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006558:	b29b      	uxth	r3, r3
 800655a:	3b01      	subs	r3, #1
 800655c:	b29a      	uxth	r2, r3
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006564:	9300      	str	r3, [sp, #0]
 8006566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006568:	2200      	movs	r2, #0
 800656a:	494f      	ldr	r1, [pc, #316]	; (80066a8 <HAL_I2C_Mem_Read+0x448>)
 800656c:	68f8      	ldr	r0, [r7, #12]
 800656e:	f001 fd57 	bl	8008020 <I2C_WaitOnFlagUntilTimeout>
 8006572:	4603      	mov	r3, r0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d001      	beq.n	800657c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	e091      	b.n	80066a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800658a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	691a      	ldr	r2, [r3, #16]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006596:	b2d2      	uxtb	r2, r2
 8006598:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659e:	1c5a      	adds	r2, r3, #1
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065a8:	3b01      	subs	r3, #1
 80065aa:	b29a      	uxth	r2, r3
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	3b01      	subs	r3, #1
 80065b8:	b29a      	uxth	r2, r3
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	691a      	ldr	r2, [r3, #16]
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c8:	b2d2      	uxtb	r2, r2
 80065ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d0:	1c5a      	adds	r2, r3, #1
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065da:	3b01      	subs	r3, #1
 80065dc:	b29a      	uxth	r2, r3
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	3b01      	subs	r3, #1
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80065f0:	e042      	b.n	8006678 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80065f6:	68f8      	ldr	r0, [r7, #12]
 80065f8:	f001 fe9c 	bl	8008334 <I2C_WaitOnRXNEFlagUntilTimeout>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d001      	beq.n	8006606 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e04c      	b.n	80066a0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	691a      	ldr	r2, [r3, #16]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006610:	b2d2      	uxtb	r2, r2
 8006612:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006618:	1c5a      	adds	r2, r3, #1
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006622:	3b01      	subs	r3, #1
 8006624:	b29a      	uxth	r2, r3
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800662e:	b29b      	uxth	r3, r3
 8006630:	3b01      	subs	r3, #1
 8006632:	b29a      	uxth	r2, r3
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	695b      	ldr	r3, [r3, #20]
 800663e:	f003 0304 	and.w	r3, r3, #4
 8006642:	2b04      	cmp	r3, #4
 8006644:	d118      	bne.n	8006678 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	691a      	ldr	r2, [r3, #16]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006650:	b2d2      	uxtb	r2, r2
 8006652:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006658:	1c5a      	adds	r2, r3, #1
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006662:	3b01      	subs	r3, #1
 8006664:	b29a      	uxth	r2, r3
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800666e:	b29b      	uxth	r3, r3
 8006670:	3b01      	subs	r3, #1
 8006672:	b29a      	uxth	r2, r3
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800667c:	2b00      	cmp	r3, #0
 800667e:	f47f aec2 	bne.w	8006406 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2220      	movs	r2, #32
 8006686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2200      	movs	r2, #0
 800668e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2200      	movs	r2, #0
 8006696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800669a:	2300      	movs	r3, #0
 800669c:	e000      	b.n	80066a0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800669e:	2302      	movs	r3, #2
  }
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3728      	adds	r7, #40	; 0x28
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}
 80066a8:	00010004 	.word	0x00010004

080066ac <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b088      	sub	sp, #32
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80066b4:	2300      	movs	r3, #0
 80066b6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066c4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066cc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066d4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80066d6:	7bfb      	ldrb	r3, [r7, #15]
 80066d8:	2b10      	cmp	r3, #16
 80066da:	d003      	beq.n	80066e4 <HAL_I2C_EV_IRQHandler+0x38>
 80066dc:	7bfb      	ldrb	r3, [r7, #15]
 80066de:	2b40      	cmp	r3, #64	; 0x40
 80066e0:	f040 80bd 	bne.w	800685e <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	699b      	ldr	r3, [r3, #24]
 80066ea:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	695b      	ldr	r3, [r3, #20]
 80066f2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80066f4:	69fb      	ldr	r3, [r7, #28]
 80066f6:	f003 0301 	and.w	r3, r3, #1
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d10d      	bne.n	800671a <HAL_I2C_EV_IRQHandler+0x6e>
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006704:	d003      	beq.n	800670e <HAL_I2C_EV_IRQHandler+0x62>
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800670c:	d101      	bne.n	8006712 <HAL_I2C_EV_IRQHandler+0x66>
 800670e:	2301      	movs	r3, #1
 8006710:	e000      	b.n	8006714 <HAL_I2C_EV_IRQHandler+0x68>
 8006712:	2300      	movs	r3, #0
 8006714:	2b01      	cmp	r3, #1
 8006716:	f000 812e 	beq.w	8006976 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800671a:	69fb      	ldr	r3, [r7, #28]
 800671c:	f003 0301 	and.w	r3, r3, #1
 8006720:	2b00      	cmp	r3, #0
 8006722:	d00c      	beq.n	800673e <HAL_I2C_EV_IRQHandler+0x92>
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	0a5b      	lsrs	r3, r3, #9
 8006728:	f003 0301 	and.w	r3, r3, #1
 800672c:	2b00      	cmp	r3, #0
 800672e:	d006      	beq.n	800673e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f001 fe84 	bl	800843e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 fcbb 	bl	80070b2 <I2C_Master_SB>
 800673c:	e08e      	b.n	800685c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	08db      	lsrs	r3, r3, #3
 8006742:	f003 0301 	and.w	r3, r3, #1
 8006746:	2b00      	cmp	r3, #0
 8006748:	d009      	beq.n	800675e <HAL_I2C_EV_IRQHandler+0xb2>
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	0a5b      	lsrs	r3, r3, #9
 800674e:	f003 0301 	and.w	r3, r3, #1
 8006752:	2b00      	cmp	r3, #0
 8006754:	d003      	beq.n	800675e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 fd31 	bl	80071be <I2C_Master_ADD10>
 800675c:	e07e      	b.n	800685c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800675e:	69fb      	ldr	r3, [r7, #28]
 8006760:	085b      	lsrs	r3, r3, #1
 8006762:	f003 0301 	and.w	r3, r3, #1
 8006766:	2b00      	cmp	r3, #0
 8006768:	d009      	beq.n	800677e <HAL_I2C_EV_IRQHandler+0xd2>
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	0a5b      	lsrs	r3, r3, #9
 800676e:	f003 0301 	and.w	r3, r3, #1
 8006772:	2b00      	cmp	r3, #0
 8006774:	d003      	beq.n	800677e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 fd4b 	bl	8007212 <I2C_Master_ADDR>
 800677c:	e06e      	b.n	800685c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	089b      	lsrs	r3, r3, #2
 8006782:	f003 0301 	and.w	r3, r3, #1
 8006786:	2b00      	cmp	r3, #0
 8006788:	d037      	beq.n	80067fa <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006794:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006798:	f000 80ef 	beq.w	800697a <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	09db      	lsrs	r3, r3, #7
 80067a0:	f003 0301 	and.w	r3, r3, #1
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d00f      	beq.n	80067c8 <HAL_I2C_EV_IRQHandler+0x11c>
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	0a9b      	lsrs	r3, r3, #10
 80067ac:	f003 0301 	and.w	r3, r3, #1
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d009      	beq.n	80067c8 <HAL_I2C_EV_IRQHandler+0x11c>
 80067b4:	69fb      	ldr	r3, [r7, #28]
 80067b6:	089b      	lsrs	r3, r3, #2
 80067b8:	f003 0301 	and.w	r3, r3, #1
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d103      	bne.n	80067c8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f000 f948 	bl	8006a56 <I2C_MasterTransmit_TXE>
 80067c6:	e049      	b.n	800685c <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067c8:	69fb      	ldr	r3, [r7, #28]
 80067ca:	089b      	lsrs	r3, r3, #2
 80067cc:	f003 0301 	and.w	r3, r3, #1
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f000 80d2 	beq.w	800697a <HAL_I2C_EV_IRQHandler+0x2ce>
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	0a5b      	lsrs	r3, r3, #9
 80067da:	f003 0301 	and.w	r3, r3, #1
 80067de:	2b00      	cmp	r3, #0
 80067e0:	f000 80cb 	beq.w	800697a <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 80067e4:	7bfb      	ldrb	r3, [r7, #15]
 80067e6:	2b10      	cmp	r3, #16
 80067e8:	d103      	bne.n	80067f2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f000 f9cf 	bl	8006b8e <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067f0:	e0c3      	b.n	800697a <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 fa33 	bl	8006c5e <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067f8:	e0bf      	b.n	800697a <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006804:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006808:	f000 80b7 	beq.w	800697a <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	099b      	lsrs	r3, r3, #6
 8006810:	f003 0301 	and.w	r3, r3, #1
 8006814:	2b00      	cmp	r3, #0
 8006816:	d00f      	beq.n	8006838 <HAL_I2C_EV_IRQHandler+0x18c>
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	0a9b      	lsrs	r3, r3, #10
 800681c:	f003 0301 	and.w	r3, r3, #1
 8006820:	2b00      	cmp	r3, #0
 8006822:	d009      	beq.n	8006838 <HAL_I2C_EV_IRQHandler+0x18c>
 8006824:	69fb      	ldr	r3, [r7, #28]
 8006826:	089b      	lsrs	r3, r3, #2
 8006828:	f003 0301 	and.w	r3, r3, #1
 800682c:	2b00      	cmp	r3, #0
 800682e:	d103      	bne.n	8006838 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f000 faa3 	bl	8006d7c <I2C_MasterReceive_RXNE>
 8006836:	e011      	b.n	800685c <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	089b      	lsrs	r3, r3, #2
 800683c:	f003 0301 	and.w	r3, r3, #1
 8006840:	2b00      	cmp	r3, #0
 8006842:	f000 809a 	beq.w	800697a <HAL_I2C_EV_IRQHandler+0x2ce>
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	0a5b      	lsrs	r3, r3, #9
 800684a:	f003 0301 	and.w	r3, r3, #1
 800684e:	2b00      	cmp	r3, #0
 8006850:	f000 8093 	beq.w	800697a <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 fb42 	bl	8006ede <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800685a:	e08e      	b.n	800697a <HAL_I2C_EV_IRQHandler+0x2ce>
 800685c:	e08d      	b.n	800697a <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006862:	2b00      	cmp	r3, #0
 8006864:	d004      	beq.n	8006870 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	695b      	ldr	r3, [r3, #20]
 800686c:	61fb      	str	r3, [r7, #28]
 800686e:	e007      	b.n	8006880 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	699b      	ldr	r3, [r3, #24]
 8006876:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	695b      	ldr	r3, [r3, #20]
 800687e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006880:	69fb      	ldr	r3, [r7, #28]
 8006882:	085b      	lsrs	r3, r3, #1
 8006884:	f003 0301 	and.w	r3, r3, #1
 8006888:	2b00      	cmp	r3, #0
 800688a:	d012      	beq.n	80068b2 <HAL_I2C_EV_IRQHandler+0x206>
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	0a5b      	lsrs	r3, r3, #9
 8006890:	f003 0301 	and.w	r3, r3, #1
 8006894:	2b00      	cmp	r3, #0
 8006896:	d00c      	beq.n	80068b2 <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800689c:	2b00      	cmp	r3, #0
 800689e:	d003      	beq.n	80068a8 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	699b      	ldr	r3, [r3, #24]
 80068a6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80068a8:	69b9      	ldr	r1, [r7, #24]
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f000 ff00 	bl	80076b0 <I2C_Slave_ADDR>
 80068b0:	e066      	b.n	8006980 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	091b      	lsrs	r3, r3, #4
 80068b6:	f003 0301 	and.w	r3, r3, #1
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d009      	beq.n	80068d2 <HAL_I2C_EV_IRQHandler+0x226>
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	0a5b      	lsrs	r3, r3, #9
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d003      	beq.n	80068d2 <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f000 ff34 	bl	8007738 <I2C_Slave_STOPF>
 80068d0:	e056      	b.n	8006980 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80068d2:	7bbb      	ldrb	r3, [r7, #14]
 80068d4:	2b21      	cmp	r3, #33	; 0x21
 80068d6:	d002      	beq.n	80068de <HAL_I2C_EV_IRQHandler+0x232>
 80068d8:	7bbb      	ldrb	r3, [r7, #14]
 80068da:	2b29      	cmp	r3, #41	; 0x29
 80068dc:	d125      	bne.n	800692a <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	09db      	lsrs	r3, r3, #7
 80068e2:	f003 0301 	and.w	r3, r3, #1
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d00f      	beq.n	800690a <HAL_I2C_EV_IRQHandler+0x25e>
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	0a9b      	lsrs	r3, r3, #10
 80068ee:	f003 0301 	and.w	r3, r3, #1
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d009      	beq.n	800690a <HAL_I2C_EV_IRQHandler+0x25e>
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	089b      	lsrs	r3, r3, #2
 80068fa:	f003 0301 	and.w	r3, r3, #1
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d103      	bne.n	800690a <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 fe16 	bl	8007534 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006908:	e039      	b.n	800697e <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	089b      	lsrs	r3, r3, #2
 800690e:	f003 0301 	and.w	r3, r3, #1
 8006912:	2b00      	cmp	r3, #0
 8006914:	d033      	beq.n	800697e <HAL_I2C_EV_IRQHandler+0x2d2>
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	0a5b      	lsrs	r3, r3, #9
 800691a:	f003 0301 	and.w	r3, r3, #1
 800691e:	2b00      	cmp	r3, #0
 8006920:	d02d      	beq.n	800697e <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f000 fe43 	bl	80075ae <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006928:	e029      	b.n	800697e <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	099b      	lsrs	r3, r3, #6
 800692e:	f003 0301 	and.w	r3, r3, #1
 8006932:	2b00      	cmp	r3, #0
 8006934:	d00f      	beq.n	8006956 <HAL_I2C_EV_IRQHandler+0x2aa>
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	0a9b      	lsrs	r3, r3, #10
 800693a:	f003 0301 	and.w	r3, r3, #1
 800693e:	2b00      	cmp	r3, #0
 8006940:	d009      	beq.n	8006956 <HAL_I2C_EV_IRQHandler+0x2aa>
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	089b      	lsrs	r3, r3, #2
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b00      	cmp	r3, #0
 800694c:	d103      	bne.n	8006956 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 fe4e 	bl	80075f0 <I2C_SlaveReceive_RXNE>
 8006954:	e014      	b.n	8006980 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006956:	69fb      	ldr	r3, [r7, #28]
 8006958:	089b      	lsrs	r3, r3, #2
 800695a:	f003 0301 	and.w	r3, r3, #1
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00e      	beq.n	8006980 <HAL_I2C_EV_IRQHandler+0x2d4>
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	0a5b      	lsrs	r3, r3, #9
 8006966:	f003 0301 	and.w	r3, r3, #1
 800696a:	2b00      	cmp	r3, #0
 800696c:	d008      	beq.n	8006980 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 fe7c 	bl	800766c <I2C_SlaveReceive_BTF>
 8006974:	e004      	b.n	8006980 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8006976:	bf00      	nop
 8006978:	e002      	b.n	8006980 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800697a:	bf00      	nop
 800697c:	e000      	b.n	8006980 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800697e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006980:	3720      	adds	r7, #32
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}

08006986 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006986:	b480      	push	{r7}
 8006988:	b083      	sub	sp, #12
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800698e:	bf00      	nop
 8006990:	370c      	adds	r7, #12
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr

0800699a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800699a:	b480      	push	{r7}
 800699c:	b083      	sub	sp, #12
 800699e:	af00      	add	r7, sp, #0
 80069a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80069a2:	bf00      	nop
 80069a4:	370c      	adds	r7, #12
 80069a6:	46bd      	mov	sp, r7
 80069a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ac:	4770      	bx	lr

080069ae <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80069ae:	b480      	push	{r7}
 80069b0:	b083      	sub	sp, #12
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80069b6:	bf00      	nop
 80069b8:	370c      	adds	r7, #12
 80069ba:	46bd      	mov	sp, r7
 80069bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c0:	4770      	bx	lr

080069c2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80069c2:	b480      	push	{r7}
 80069c4:	b083      	sub	sp, #12
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80069ca:	bf00      	nop
 80069cc:	370c      	adds	r7, #12
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr

080069d6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80069d6:	b480      	push	{r7}
 80069d8:	b083      	sub	sp, #12
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]
 80069de:	460b      	mov	r3, r1
 80069e0:	70fb      	strb	r3, [r7, #3]
 80069e2:	4613      	mov	r3, r2
 80069e4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80069e6:	bf00      	nop
 80069e8:	370c      	adds	r7, #12
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr

080069f2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80069f2:	b480      	push	{r7}
 80069f4:	b083      	sub	sp, #12
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80069fa:	bf00      	nop
 80069fc:	370c      	adds	r7, #12
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr

08006a06 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a06:	b480      	push	{r7}
 8006a08:	b083      	sub	sp, #12
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006a0e:	bf00      	nop
 8006a10:	370c      	adds	r7, #12
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr

08006a1a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a1a:	b480      	push	{r7}
 8006a1c:	b083      	sub	sp, #12
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006a22:	bf00      	nop
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr

08006a2e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006a2e:	b480      	push	{r7}
 8006a30:	b083      	sub	sp, #12
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006a36:	bf00      	nop
 8006a38:	370c      	adds	r7, #12
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr

08006a42 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a42:	b480      	push	{r7}
 8006a44:	b083      	sub	sp, #12
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006a4a:	bf00      	nop
 8006a4c:	370c      	adds	r7, #12
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr

08006a56 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006a56:	b580      	push	{r7, lr}
 8006a58:	b084      	sub	sp, #16
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a64:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a6c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a72:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d150      	bne.n	8006b1e <I2C_MasterTransmit_TXE+0xc8>
 8006a7c:	7bfb      	ldrb	r3, [r7, #15]
 8006a7e:	2b21      	cmp	r3, #33	; 0x21
 8006a80:	d14d      	bne.n	8006b1e <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	2b08      	cmp	r3, #8
 8006a86:	d01d      	beq.n	8006ac4 <I2C_MasterTransmit_TXE+0x6e>
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	2b20      	cmp	r3, #32
 8006a8c:	d01a      	beq.n	8006ac4 <I2C_MasterTransmit_TXE+0x6e>
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006a94:	d016      	beq.n	8006ac4 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	685a      	ldr	r2, [r3, #4]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006aa4:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2211      	movs	r2, #17
 8006aaa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2220      	movs	r2, #32
 8006ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f7ff ff62 	bl	8006986 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006ac2:	e060      	b.n	8006b86 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	685a      	ldr	r2, [r3, #4]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006ad2:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ae2:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2220      	movs	r2, #32
 8006aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	2b40      	cmp	r3, #64	; 0x40
 8006afc:	d107      	bne.n	8006b0e <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f7ff ff7d 	bl	8006a06 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006b0c:	e03b      	b.n	8006b86 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f7ff ff35 	bl	8006986 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006b1c:	e033      	b.n	8006b86 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006b1e:	7bfb      	ldrb	r3, [r7, #15]
 8006b20:	2b21      	cmp	r3, #33	; 0x21
 8006b22:	d005      	beq.n	8006b30 <I2C_MasterTransmit_TXE+0xda>
 8006b24:	7bbb      	ldrb	r3, [r7, #14]
 8006b26:	2b40      	cmp	r3, #64	; 0x40
 8006b28:	d12d      	bne.n	8006b86 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006b2a:	7bfb      	ldrb	r3, [r7, #15]
 8006b2c:	2b22      	cmp	r3, #34	; 0x22
 8006b2e:	d12a      	bne.n	8006b86 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d108      	bne.n	8006b4c <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	685a      	ldr	r2, [r3, #4]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b48:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006b4a:	e01c      	b.n	8006b86 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	2b40      	cmp	r3, #64	; 0x40
 8006b56:	d103      	bne.n	8006b60 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 f880 	bl	8006c5e <I2C_MemoryTransmit_TXE_BTF>
}
 8006b5e:	e012      	b.n	8006b86 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b64:	781a      	ldrb	r2, [r3, #0]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b70:	1c5a      	adds	r2, r3, #1
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	b29a      	uxth	r2, r3
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006b84:	e7ff      	b.n	8006b86 <I2C_MasterTransmit_TXE+0x130>
 8006b86:	bf00      	nop
 8006b88:	3710      	adds	r7, #16
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}

08006b8e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006b8e:	b580      	push	{r7, lr}
 8006b90:	b084      	sub	sp, #16
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b9a:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ba2:	b2db      	uxtb	r3, r3
 8006ba4:	2b21      	cmp	r3, #33	; 0x21
 8006ba6:	d156      	bne.n	8006c56 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d012      	beq.n	8006bd8 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb6:	781a      	ldrb	r2, [r3, #0]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc2:	1c5a      	adds	r2, r3, #1
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	b29a      	uxth	r2, r3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006bd6:	e03e      	b.n	8006c56 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2b08      	cmp	r3, #8
 8006bdc:	d01d      	beq.n	8006c1a <I2C_MasterTransmit_BTF+0x8c>
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2b20      	cmp	r3, #32
 8006be2:	d01a      	beq.n	8006c1a <I2C_MasterTransmit_BTF+0x8c>
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006bea:	d016      	beq.n	8006c1a <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	685a      	ldr	r2, [r3, #4]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006bfa:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2211      	movs	r2, #17
 8006c00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2220      	movs	r2, #32
 8006c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f7ff feb7 	bl	8006986 <HAL_I2C_MasterTxCpltCallback>
}
 8006c18:	e01d      	b.n	8006c56 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	685a      	ldr	r2, [r3, #4]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006c28:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c38:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2220      	movs	r2, #32
 8006c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f7ff fe98 	bl	8006986 <HAL_I2C_MasterTxCpltCallback>
}
 8006c56:	bf00      	nop
 8006c58:	3710      	adds	r7, #16
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}

08006c5e <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006c5e:	b580      	push	{r7, lr}
 8006c60:	b084      	sub	sp, #16
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c6c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d11d      	bne.n	8006cb2 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c7a:	2b01      	cmp	r3, #1
 8006c7c:	d10b      	bne.n	8006c96 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c82:	b2da      	uxtb	r2, r3
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c8e:	1c9a      	adds	r2, r3, #2
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8006c94:	e06e      	b.n	8006d74 <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	121b      	asrs	r3, r3, #8
 8006c9e:	b2da      	uxtb	r2, r3
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006caa:	1c5a      	adds	r2, r3, #1
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006cb0:	e060      	b.n	8006d74 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d10b      	bne.n	8006cd2 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cbe:	b2da      	uxtb	r2, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cca:	1c5a      	adds	r2, r3, #1
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006cd0:	e050      	b.n	8006d74 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cd6:	2b02      	cmp	r3, #2
 8006cd8:	d14c      	bne.n	8006d74 <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006cda:	7bfb      	ldrb	r3, [r7, #15]
 8006cdc:	2b22      	cmp	r3, #34	; 0x22
 8006cde:	d108      	bne.n	8006cf2 <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cee:	601a      	str	r2, [r3, #0]
}
 8006cf0:	e040      	b.n	8006d74 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d015      	beq.n	8006d28 <I2C_MemoryTransmit_TXE_BTF+0xca>
 8006cfc:	7bfb      	ldrb	r3, [r7, #15]
 8006cfe:	2b21      	cmp	r3, #33	; 0x21
 8006d00:	d112      	bne.n	8006d28 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d06:	781a      	ldrb	r2, [r3, #0]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d12:	1c5a      	adds	r2, r3, #1
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	3b01      	subs	r3, #1
 8006d20:	b29a      	uxth	r2, r3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006d26:	e025      	b.n	8006d74 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d2c:	b29b      	uxth	r3, r3
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d120      	bne.n	8006d74 <I2C_MemoryTransmit_TXE_BTF+0x116>
 8006d32:	7bfb      	ldrb	r3, [r7, #15]
 8006d34:	2b21      	cmp	r3, #33	; 0x21
 8006d36:	d11d      	bne.n	8006d74 <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	685a      	ldr	r2, [r3, #4]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d46:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d56:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2220      	movs	r2, #32
 8006d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f7ff fe49 	bl	8006a06 <HAL_I2C_MemTxCpltCallback>
}
 8006d74:	bf00      	nop
 8006d76:	3710      	adds	r7, #16
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	2b22      	cmp	r3, #34	; 0x22
 8006d8e:	f040 80a2 	bne.w	8006ed6 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2b03      	cmp	r3, #3
 8006d9e:	d921      	bls.n	8006de4 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	691a      	ldr	r2, [r3, #16]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006daa:	b2d2      	uxtb	r2, r2
 8006dac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db2:	1c5a      	adds	r2, r3, #1
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	3b01      	subs	r3, #1
 8006dc0:	b29a      	uxth	r2, r3
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	2b03      	cmp	r3, #3
 8006dce:	f040 8082 	bne.w	8006ed6 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	685a      	ldr	r2, [r3, #4]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006de0:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8006de2:	e078      	b.n	8006ed6 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de8:	2b02      	cmp	r3, #2
 8006dea:	d074      	beq.n	8006ed6 <I2C_MasterReceive_RXNE+0x15a>
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d002      	beq.n	8006df8 <I2C_MasterReceive_RXNE+0x7c>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d16e      	bne.n	8006ed6 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f001 fa69 	bl	80082d0 <I2C_WaitOnSTOPRequestThroughIT>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d142      	bne.n	8006e8a <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e12:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	685a      	ldr	r2, [r3, #4]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006e22:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	691a      	ldr	r2, [r3, #16]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e2e:	b2d2      	uxtb	r2, r2
 8006e30:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e36:	1c5a      	adds	r2, r3, #1
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	3b01      	subs	r3, #1
 8006e44:	b29a      	uxth	r2, r3
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2220      	movs	r2, #32
 8006e4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	2b40      	cmp	r3, #64	; 0x40
 8006e5c:	d10a      	bne.n	8006e74 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f7ff fdd4 	bl	8006a1a <HAL_I2C_MemRxCpltCallback>
}
 8006e72:	e030      	b.n	8006ed6 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2212      	movs	r2, #18
 8006e80:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f7ff fd89 	bl	800699a <HAL_I2C_MasterRxCpltCallback>
}
 8006e88:	e025      	b.n	8006ed6 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	685a      	ldr	r2, [r3, #4]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006e98:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	691a      	ldr	r2, [r3, #16]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea4:	b2d2      	uxtb	r2, r2
 8006ea6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eac:	1c5a      	adds	r2, r3, #1
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2220      	movs	r2, #32
 8006ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f7ff fdac 	bl	8006a2e <HAL_I2C_ErrorCallback>
}
 8006ed6:	bf00      	nop
 8006ed8:	3710      	adds	r7, #16
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}

08006ede <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006ede:	b580      	push	{r7, lr}
 8006ee0:	b084      	sub	sp, #16
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eea:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ef0:	b29b      	uxth	r3, r3
 8006ef2:	2b04      	cmp	r3, #4
 8006ef4:	d11b      	bne.n	8006f2e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	685a      	ldr	r2, [r3, #4]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f04:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	691a      	ldr	r2, [r3, #16]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f10:	b2d2      	uxtb	r2, r2
 8006f12:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f18:	1c5a      	adds	r2, r3, #1
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	3b01      	subs	r3, #1
 8006f26:	b29a      	uxth	r2, r3
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006f2c:	e0bd      	b.n	80070aa <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	2b03      	cmp	r3, #3
 8006f36:	d129      	bne.n	8006f8c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	685a      	ldr	r2, [r3, #4]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f46:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2b04      	cmp	r3, #4
 8006f4c:	d00a      	beq.n	8006f64 <I2C_MasterReceive_BTF+0x86>
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d007      	beq.n	8006f64 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f62:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	691a      	ldr	r2, [r3, #16]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f6e:	b2d2      	uxtb	r2, r2
 8006f70:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f76:	1c5a      	adds	r2, r3, #1
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	3b01      	subs	r3, #1
 8006f84:	b29a      	uxth	r2, r3
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006f8a:	e08e      	b.n	80070aa <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	2b02      	cmp	r3, #2
 8006f94:	d176      	bne.n	8007084 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d002      	beq.n	8006fa2 <I2C_MasterReceive_BTF+0xc4>
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2b10      	cmp	r3, #16
 8006fa0:	d108      	bne.n	8006fb4 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fb0:	601a      	str	r2, [r3, #0]
 8006fb2:	e019      	b.n	8006fe8 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2b04      	cmp	r3, #4
 8006fb8:	d002      	beq.n	8006fc0 <I2C_MasterReceive_BTF+0xe2>
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2b02      	cmp	r3, #2
 8006fbe:	d108      	bne.n	8006fd2 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006fce:	601a      	str	r2, [r3, #0]
 8006fd0:	e00a      	b.n	8006fe8 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2b10      	cmp	r3, #16
 8006fd6:	d007      	beq.n	8006fe8 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fe6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	691a      	ldr	r2, [r3, #16]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff2:	b2d2      	uxtb	r2, r2
 8006ff4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffa:	1c5a      	adds	r2, r3, #1
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007004:	b29b      	uxth	r3, r3
 8007006:	3b01      	subs	r3, #1
 8007008:	b29a      	uxth	r2, r3
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	691a      	ldr	r2, [r3, #16]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007018:	b2d2      	uxtb	r2, r2
 800701a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007020:	1c5a      	adds	r2, r3, #1
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800702a:	b29b      	uxth	r3, r3
 800702c:	3b01      	subs	r3, #1
 800702e:	b29a      	uxth	r2, r3
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	685a      	ldr	r2, [r3, #4]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007042:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2220      	movs	r2, #32
 8007048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b40      	cmp	r3, #64	; 0x40
 8007056:	d10a      	bne.n	800706e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f7ff fcd7 	bl	8006a1a <HAL_I2C_MemRxCpltCallback>
}
 800706c:	e01d      	b.n	80070aa <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2212      	movs	r2, #18
 800707a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f7ff fc8c 	bl	800699a <HAL_I2C_MasterRxCpltCallback>
}
 8007082:	e012      	b.n	80070aa <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	691a      	ldr	r2, [r3, #16]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800708e:	b2d2      	uxtb	r2, r2
 8007090:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007096:	1c5a      	adds	r2, r3, #1
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	3b01      	subs	r3, #1
 80070a4:	b29a      	uxth	r2, r3
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80070aa:	bf00      	nop
 80070ac:	3710      	adds	r7, #16
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}

080070b2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80070b2:	b480      	push	{r7}
 80070b4:	b083      	sub	sp, #12
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80070c0:	b2db      	uxtb	r3, r3
 80070c2:	2b40      	cmp	r3, #64	; 0x40
 80070c4:	d117      	bne.n	80070f6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d109      	bne.n	80070e2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070d2:	b2db      	uxtb	r3, r3
 80070d4:	461a      	mov	r2, r3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80070de:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80070e0:	e067      	b.n	80071b2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	f043 0301 	orr.w	r3, r3, #1
 80070ec:	b2da      	uxtb	r2, r3
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	611a      	str	r2, [r3, #16]
}
 80070f4:	e05d      	b.n	80071b2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	691b      	ldr	r3, [r3, #16]
 80070fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80070fe:	d133      	bne.n	8007168 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007106:	b2db      	uxtb	r3, r3
 8007108:	2b21      	cmp	r3, #33	; 0x21
 800710a:	d109      	bne.n	8007120 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007110:	b2db      	uxtb	r3, r3
 8007112:	461a      	mov	r2, r3
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800711c:	611a      	str	r2, [r3, #16]
 800711e:	e008      	b.n	8007132 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007124:	b2db      	uxtb	r3, r3
 8007126:	f043 0301 	orr.w	r3, r3, #1
 800712a:	b2da      	uxtb	r2, r3
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007136:	2b00      	cmp	r3, #0
 8007138:	d004      	beq.n	8007144 <I2C_Master_SB+0x92>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800713e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007140:	2b00      	cmp	r3, #0
 8007142:	d108      	bne.n	8007156 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007148:	2b00      	cmp	r3, #0
 800714a:	d032      	beq.n	80071b2 <I2C_Master_SB+0x100>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007152:	2b00      	cmp	r3, #0
 8007154:	d02d      	beq.n	80071b2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	685a      	ldr	r2, [r3, #4]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007164:	605a      	str	r2, [r3, #4]
}
 8007166:	e024      	b.n	80071b2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800716c:	2b00      	cmp	r3, #0
 800716e:	d10e      	bne.n	800718e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007174:	b29b      	uxth	r3, r3
 8007176:	11db      	asrs	r3, r3, #7
 8007178:	b2db      	uxtb	r3, r3
 800717a:	f003 0306 	and.w	r3, r3, #6
 800717e:	b2db      	uxtb	r3, r3
 8007180:	f063 030f 	orn	r3, r3, #15
 8007184:	b2da      	uxtb	r2, r3
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	611a      	str	r2, [r3, #16]
}
 800718c:	e011      	b.n	80071b2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007192:	2b01      	cmp	r3, #1
 8007194:	d10d      	bne.n	80071b2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800719a:	b29b      	uxth	r3, r3
 800719c:	11db      	asrs	r3, r3, #7
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	f003 0306 	and.w	r3, r3, #6
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	f063 030e 	orn	r3, r3, #14
 80071aa:	b2da      	uxtb	r2, r3
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	611a      	str	r2, [r3, #16]
}
 80071b2:	bf00      	nop
 80071b4:	370c      	adds	r7, #12
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr

080071be <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80071be:	b480      	push	{r7}
 80071c0:	b083      	sub	sp, #12
 80071c2:	af00      	add	r7, sp, #0
 80071c4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071ca:	b2da      	uxtb	r2, r3
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d103      	bne.n	80071e2 <I2C_Master_ADD10+0x24>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d011      	beq.n	8007206 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d104      	bne.n	80071f6 <I2C_Master_ADD10+0x38>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d007      	beq.n	8007206 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	685a      	ldr	r2, [r3, #4]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007204:	605a      	str	r2, [r3, #4]
    }
  }
}
 8007206:	bf00      	nop
 8007208:	370c      	adds	r7, #12
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr

08007212 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8007212:	b480      	push	{r7}
 8007214:	b091      	sub	sp, #68	; 0x44
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007220:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007228:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800722e:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007236:	b2db      	uxtb	r3, r3
 8007238:	2b22      	cmp	r3, #34	; 0x22
 800723a:	f040 8169 	bne.w	8007510 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007242:	2b00      	cmp	r3, #0
 8007244:	d10f      	bne.n	8007266 <I2C_Master_ADDR+0x54>
 8007246:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800724a:	2b40      	cmp	r3, #64	; 0x40
 800724c:	d10b      	bne.n	8007266 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800724e:	2300      	movs	r3, #0
 8007250:	633b      	str	r3, [r7, #48]	; 0x30
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	695b      	ldr	r3, [r3, #20]
 8007258:	633b      	str	r3, [r7, #48]	; 0x30
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	699b      	ldr	r3, [r3, #24]
 8007260:	633b      	str	r3, [r7, #48]	; 0x30
 8007262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007264:	e160      	b.n	8007528 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800726a:	2b00      	cmp	r3, #0
 800726c:	d11d      	bne.n	80072aa <I2C_Master_ADDR+0x98>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007276:	d118      	bne.n	80072aa <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007278:	2300      	movs	r3, #0
 800727a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	695b      	ldr	r3, [r3, #20]
 8007282:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	699b      	ldr	r3, [r3, #24]
 800728a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800728c:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800729c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072a2:	1c5a      	adds	r2, r3, #1
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	651a      	str	r2, [r3, #80]	; 0x50
 80072a8:	e13e      	b.n	8007528 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d113      	bne.n	80072dc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072b4:	2300      	movs	r3, #0
 80072b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	695b      	ldr	r3, [r3, #20]
 80072be:	62bb      	str	r3, [r7, #40]	; 0x28
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	699b      	ldr	r3, [r3, #24]
 80072c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80072c8:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	681a      	ldr	r2, [r3, #0]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072d8:	601a      	str	r2, [r3, #0]
 80072da:	e115      	b.n	8007508 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	f040 808a 	bne.w	80073fc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80072e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ea:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80072ee:	d137      	bne.n	8007360 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072fe:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800730a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800730e:	d113      	bne.n	8007338 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800731e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007320:	2300      	movs	r3, #0
 8007322:	627b      	str	r3, [r7, #36]	; 0x24
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	695b      	ldr	r3, [r3, #20]
 800732a:	627b      	str	r3, [r7, #36]	; 0x24
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	699b      	ldr	r3, [r3, #24]
 8007332:	627b      	str	r3, [r7, #36]	; 0x24
 8007334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007336:	e0e7      	b.n	8007508 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007338:	2300      	movs	r3, #0
 800733a:	623b      	str	r3, [r7, #32]
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	695b      	ldr	r3, [r3, #20]
 8007342:	623b      	str	r3, [r7, #32]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	699b      	ldr	r3, [r3, #24]
 800734a:	623b      	str	r3, [r7, #32]
 800734c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800735c:	601a      	str	r2, [r3, #0]
 800735e:	e0d3      	b.n	8007508 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007362:	2b08      	cmp	r3, #8
 8007364:	d02e      	beq.n	80073c4 <I2C_Master_ADDR+0x1b2>
 8007366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007368:	2b20      	cmp	r3, #32
 800736a:	d02b      	beq.n	80073c4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800736c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800736e:	2b12      	cmp	r3, #18
 8007370:	d102      	bne.n	8007378 <I2C_Master_ADDR+0x166>
 8007372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007374:	2b01      	cmp	r3, #1
 8007376:	d125      	bne.n	80073c4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800737a:	2b04      	cmp	r3, #4
 800737c:	d00e      	beq.n	800739c <I2C_Master_ADDR+0x18a>
 800737e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007380:	2b02      	cmp	r3, #2
 8007382:	d00b      	beq.n	800739c <I2C_Master_ADDR+0x18a>
 8007384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007386:	2b10      	cmp	r3, #16
 8007388:	d008      	beq.n	800739c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681a      	ldr	r2, [r3, #0]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007398:	601a      	str	r2, [r3, #0]
 800739a:	e007      	b.n	80073ac <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80073aa:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073ac:	2300      	movs	r3, #0
 80073ae:	61fb      	str	r3, [r7, #28]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	695b      	ldr	r3, [r3, #20]
 80073b6:	61fb      	str	r3, [r7, #28]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	699b      	ldr	r3, [r3, #24]
 80073be:	61fb      	str	r3, [r7, #28]
 80073c0:	69fb      	ldr	r3, [r7, #28]
 80073c2:	e0a1      	b.n	8007508 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073d2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073d4:	2300      	movs	r3, #0
 80073d6:	61bb      	str	r3, [r7, #24]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	695b      	ldr	r3, [r3, #20]
 80073de:	61bb      	str	r3, [r7, #24]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	699b      	ldr	r3, [r3, #24]
 80073e6:	61bb      	str	r3, [r7, #24]
 80073e8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073f8:	601a      	str	r2, [r3, #0]
 80073fa:	e085      	b.n	8007508 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007400:	b29b      	uxth	r3, r3
 8007402:	2b02      	cmp	r3, #2
 8007404:	d14d      	bne.n	80074a2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007408:	2b04      	cmp	r3, #4
 800740a:	d016      	beq.n	800743a <I2C_Master_ADDR+0x228>
 800740c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800740e:	2b02      	cmp	r3, #2
 8007410:	d013      	beq.n	800743a <I2C_Master_ADDR+0x228>
 8007412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007414:	2b10      	cmp	r3, #16
 8007416:	d010      	beq.n	800743a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007426:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	681a      	ldr	r2, [r3, #0]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007436:	601a      	str	r2, [r3, #0]
 8007438:	e007      	b.n	800744a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007448:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007454:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007458:	d117      	bne.n	800748a <I2C_Master_ADDR+0x278>
 800745a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800745c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007460:	d00b      	beq.n	800747a <I2C_Master_ADDR+0x268>
 8007462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007464:	2b01      	cmp	r3, #1
 8007466:	d008      	beq.n	800747a <I2C_Master_ADDR+0x268>
 8007468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800746a:	2b08      	cmp	r3, #8
 800746c:	d005      	beq.n	800747a <I2C_Master_ADDR+0x268>
 800746e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007470:	2b10      	cmp	r3, #16
 8007472:	d002      	beq.n	800747a <I2C_Master_ADDR+0x268>
 8007474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007476:	2b20      	cmp	r3, #32
 8007478:	d107      	bne.n	800748a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	685a      	ldr	r2, [r3, #4]
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007488:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800748a:	2300      	movs	r3, #0
 800748c:	617b      	str	r3, [r7, #20]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	695b      	ldr	r3, [r3, #20]
 8007494:	617b      	str	r3, [r7, #20]
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	699b      	ldr	r3, [r3, #24]
 800749c:	617b      	str	r3, [r7, #20]
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	e032      	b.n	8007508 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80074b0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074c0:	d117      	bne.n	80074f2 <I2C_Master_ADDR+0x2e0>
 80074c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80074c8:	d00b      	beq.n	80074e2 <I2C_Master_ADDR+0x2d0>
 80074ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d008      	beq.n	80074e2 <I2C_Master_ADDR+0x2d0>
 80074d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074d2:	2b08      	cmp	r3, #8
 80074d4:	d005      	beq.n	80074e2 <I2C_Master_ADDR+0x2d0>
 80074d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074d8:	2b10      	cmp	r3, #16
 80074da:	d002      	beq.n	80074e2 <I2C_Master_ADDR+0x2d0>
 80074dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074de:	2b20      	cmp	r3, #32
 80074e0:	d107      	bne.n	80074f2 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	685a      	ldr	r2, [r3, #4]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80074f0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074f2:	2300      	movs	r3, #0
 80074f4:	613b      	str	r3, [r7, #16]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	695b      	ldr	r3, [r3, #20]
 80074fc:	613b      	str	r3, [r7, #16]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	699b      	ldr	r3, [r3, #24]
 8007504:	613b      	str	r3, [r7, #16]
 8007506:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2200      	movs	r2, #0
 800750c:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800750e:	e00b      	b.n	8007528 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007510:	2300      	movs	r3, #0
 8007512:	60fb      	str	r3, [r7, #12]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	695b      	ldr	r3, [r3, #20]
 800751a:	60fb      	str	r3, [r7, #12]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	699b      	ldr	r3, [r3, #24]
 8007522:	60fb      	str	r3, [r7, #12]
 8007524:	68fb      	ldr	r3, [r7, #12]
}
 8007526:	e7ff      	b.n	8007528 <I2C_Master_ADDR+0x316>
 8007528:	bf00      	nop
 800752a:	3744      	adds	r7, #68	; 0x44
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	4770      	bx	lr

08007534 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007542:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007548:	b29b      	uxth	r3, r3
 800754a:	2b00      	cmp	r3, #0
 800754c:	d02b      	beq.n	80075a6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007552:	781a      	ldrb	r2, [r3, #0]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800755e:	1c5a      	adds	r2, r3, #1
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007568:	b29b      	uxth	r3, r3
 800756a:	3b01      	subs	r3, #1
 800756c:	b29a      	uxth	r2, r3
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007576:	b29b      	uxth	r3, r3
 8007578:	2b00      	cmp	r3, #0
 800757a:	d114      	bne.n	80075a6 <I2C_SlaveTransmit_TXE+0x72>
 800757c:	7bfb      	ldrb	r3, [r7, #15]
 800757e:	2b29      	cmp	r3, #41	; 0x29
 8007580:	d111      	bne.n	80075a6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	685a      	ldr	r2, [r3, #4]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007590:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2221      	movs	r2, #33	; 0x21
 8007596:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2228      	movs	r2, #40	; 0x28
 800759c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f7ff fa04 	bl	80069ae <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80075a6:	bf00      	nop
 80075a8:	3710      	adds	r7, #16
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}

080075ae <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80075ae:	b480      	push	{r7}
 80075b0:	b083      	sub	sp, #12
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d011      	beq.n	80075e4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075c4:	781a      	ldrb	r2, [r3, #0]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d0:	1c5a      	adds	r2, r3, #1
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075da:	b29b      	uxth	r3, r3
 80075dc:	3b01      	subs	r3, #1
 80075de:	b29a      	uxth	r2, r3
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80075e4:	bf00      	nop
 80075e6:	370c      	adds	r7, #12
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr

080075f0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b084      	sub	sp, #16
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075fe:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007604:	b29b      	uxth	r3, r3
 8007606:	2b00      	cmp	r3, #0
 8007608:	d02c      	beq.n	8007664 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	691a      	ldr	r2, [r3, #16]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007614:	b2d2      	uxtb	r2, r2
 8007616:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800761c:	1c5a      	adds	r2, r3, #1
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007626:	b29b      	uxth	r3, r3
 8007628:	3b01      	subs	r3, #1
 800762a:	b29a      	uxth	r2, r3
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007634:	b29b      	uxth	r3, r3
 8007636:	2b00      	cmp	r3, #0
 8007638:	d114      	bne.n	8007664 <I2C_SlaveReceive_RXNE+0x74>
 800763a:	7bfb      	ldrb	r3, [r7, #15]
 800763c:	2b2a      	cmp	r3, #42	; 0x2a
 800763e:	d111      	bne.n	8007664 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	685a      	ldr	r2, [r3, #4]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800764e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2222      	movs	r2, #34	; 0x22
 8007654:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2228      	movs	r2, #40	; 0x28
 800765a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f7ff f9af 	bl	80069c2 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007664:	bf00      	nop
 8007666:	3710      	adds	r7, #16
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}

0800766c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007678:	b29b      	uxth	r3, r3
 800767a:	2b00      	cmp	r3, #0
 800767c:	d012      	beq.n	80076a4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	691a      	ldr	r2, [r3, #16]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007688:	b2d2      	uxtb	r2, r2
 800768a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007690:	1c5a      	adds	r2, r3, #1
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800769a:	b29b      	uxth	r3, r3
 800769c:	3b01      	subs	r3, #1
 800769e:	b29a      	uxth	r2, r3
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80076a4:	bf00      	nop
 80076a6:	370c      	adds	r7, #12
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr

080076b0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b084      	sub	sp, #16
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80076ba:	2300      	movs	r3, #0
 80076bc:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80076ca:	2b28      	cmp	r3, #40	; 0x28
 80076cc:	d127      	bne.n	800771e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	685a      	ldr	r2, [r3, #4]
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076dc:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	089b      	lsrs	r3, r3, #2
 80076e2:	f003 0301 	and.w	r3, r3, #1
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d101      	bne.n	80076ee <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80076ea:	2301      	movs	r3, #1
 80076ec:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	09db      	lsrs	r3, r3, #7
 80076f2:	f003 0301 	and.w	r3, r3, #1
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d103      	bne.n	8007702 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	81bb      	strh	r3, [r7, #12]
 8007700:	e002      	b.n	8007708 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	699b      	ldr	r3, [r3, #24]
 8007706:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2200      	movs	r2, #0
 800770c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007710:	89ba      	ldrh	r2, [r7, #12]
 8007712:	7bfb      	ldrb	r3, [r7, #15]
 8007714:	4619      	mov	r1, r3
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f7ff f95d 	bl	80069d6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800771c:	e008      	b.n	8007730 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f06f 0202 	mvn.w	r2, #2
 8007726:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007730:	bf00      	nop
 8007732:	3710      	adds	r7, #16
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}

08007738 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b084      	sub	sp, #16
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007746:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	685a      	ldr	r2, [r3, #4]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007756:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007758:	2300      	movs	r3, #0
 800775a:	60bb      	str	r3, [r7, #8]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	695b      	ldr	r3, [r3, #20]
 8007762:	60bb      	str	r3, [r7, #8]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f042 0201 	orr.w	r2, r2, #1
 8007772:	601a      	str	r2, [r3, #0]
 8007774:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007784:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007790:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007794:	d172      	bne.n	800787c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007796:	7bfb      	ldrb	r3, [r7, #15]
 8007798:	2b22      	cmp	r3, #34	; 0x22
 800779a:	d002      	beq.n	80077a2 <I2C_Slave_STOPF+0x6a>
 800779c:	7bfb      	ldrb	r3, [r7, #15]
 800779e:	2b2a      	cmp	r3, #42	; 0x2a
 80077a0:	d135      	bne.n	800780e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	b29a      	uxth	r2, r3
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d005      	beq.n	80077c6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077be:	f043 0204 	orr.w	r2, r3, #4
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	685a      	ldr	r2, [r3, #4]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80077d4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077da:	4618      	mov	r0, r3
 80077dc:	f7fe f946 	bl	8005a6c <HAL_DMA_GetState>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d049      	beq.n	800787a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ea:	4a69      	ldr	r2, [pc, #420]	; (8007990 <I2C_Slave_STOPF+0x258>)
 80077ec:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077f2:	4618      	mov	r0, r3
 80077f4:	f7fe f918 	bl	8005a28 <HAL_DMA_Abort_IT>
 80077f8:	4603      	mov	r3, r0
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d03d      	beq.n	800787a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007802:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007808:	4610      	mov	r0, r2
 800780a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800780c:	e035      	b.n	800787a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	b29a      	uxth	r2, r3
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007820:	b29b      	uxth	r3, r3
 8007822:	2b00      	cmp	r3, #0
 8007824:	d005      	beq.n	8007832 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800782a:	f043 0204 	orr.w	r2, r3, #4
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	685a      	ldr	r2, [r3, #4]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007840:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007846:	4618      	mov	r0, r3
 8007848:	f7fe f910 	bl	8005a6c <HAL_DMA_GetState>
 800784c:	4603      	mov	r3, r0
 800784e:	2b01      	cmp	r3, #1
 8007850:	d014      	beq.n	800787c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007856:	4a4e      	ldr	r2, [pc, #312]	; (8007990 <I2C_Slave_STOPF+0x258>)
 8007858:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800785e:	4618      	mov	r0, r3
 8007860:	f7fe f8e2 	bl	8005a28 <HAL_DMA_Abort_IT>
 8007864:	4603      	mov	r3, r0
 8007866:	2b00      	cmp	r3, #0
 8007868:	d008      	beq.n	800787c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800786e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007870:	687a      	ldr	r2, [r7, #4]
 8007872:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007874:	4610      	mov	r0, r2
 8007876:	4798      	blx	r3
 8007878:	e000      	b.n	800787c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800787a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007880:	b29b      	uxth	r3, r3
 8007882:	2b00      	cmp	r3, #0
 8007884:	d03e      	beq.n	8007904 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	695b      	ldr	r3, [r3, #20]
 800788c:	f003 0304 	and.w	r3, r3, #4
 8007890:	2b04      	cmp	r3, #4
 8007892:	d112      	bne.n	80078ba <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	691a      	ldr	r2, [r3, #16]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800789e:	b2d2      	uxtb	r2, r2
 80078a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a6:	1c5a      	adds	r2, r3, #1
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	3b01      	subs	r3, #1
 80078b4:	b29a      	uxth	r2, r3
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	695b      	ldr	r3, [r3, #20]
 80078c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078c4:	2b40      	cmp	r3, #64	; 0x40
 80078c6:	d112      	bne.n	80078ee <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	691a      	ldr	r2, [r3, #16]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078d2:	b2d2      	uxtb	r2, r2
 80078d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078da:	1c5a      	adds	r2, r3, #1
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	3b01      	subs	r3, #1
 80078e8:	b29a      	uxth	r2, r3
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d005      	beq.n	8007904 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078fc:	f043 0204 	orr.w	r2, r3, #4
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007908:	2b00      	cmp	r3, #0
 800790a:	d003      	beq.n	8007914 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f000 f843 	bl	8007998 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007912:	e039      	b.n	8007988 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007914:	7bfb      	ldrb	r3, [r7, #15]
 8007916:	2b2a      	cmp	r3, #42	; 0x2a
 8007918:	d109      	bne.n	800792e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2228      	movs	r2, #40	; 0x28
 8007924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f7ff f84a 	bl	80069c2 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007934:	b2db      	uxtb	r3, r3
 8007936:	2b28      	cmp	r3, #40	; 0x28
 8007938:	d111      	bne.n	800795e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	4a15      	ldr	r2, [pc, #84]	; (8007994 <I2C_Slave_STOPF+0x25c>)
 800793e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2200      	movs	r2, #0
 8007944:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2220      	movs	r2, #32
 800794a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f7ff f84b 	bl	80069f2 <HAL_I2C_ListenCpltCallback>
}
 800795c:	e014      	b.n	8007988 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007962:	2b22      	cmp	r3, #34	; 0x22
 8007964:	d002      	beq.n	800796c <I2C_Slave_STOPF+0x234>
 8007966:	7bfb      	ldrb	r3, [r7, #15]
 8007968:	2b22      	cmp	r3, #34	; 0x22
 800796a:	d10d      	bne.n	8007988 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2200      	movs	r2, #0
 8007970:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2220      	movs	r2, #32
 8007976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2200      	movs	r2, #0
 800797e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f7ff f81d 	bl	80069c2 <HAL_I2C_SlaveRxCpltCallback>
}
 8007988:	bf00      	nop
 800798a:	3710      	adds	r7, #16
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}
 8007990:	08007ed1 	.word	0x08007ed1
 8007994:	ffff0000 	.word	0xffff0000

08007998 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b084      	sub	sp, #16
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079a6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079ae:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80079b0:	7bbb      	ldrb	r3, [r7, #14]
 80079b2:	2b10      	cmp	r3, #16
 80079b4:	d002      	beq.n	80079bc <I2C_ITError+0x24>
 80079b6:	7bbb      	ldrb	r3, [r7, #14]
 80079b8:	2b40      	cmp	r3, #64	; 0x40
 80079ba:	d10a      	bne.n	80079d2 <I2C_ITError+0x3a>
 80079bc:	7bfb      	ldrb	r3, [r7, #15]
 80079be:	2b22      	cmp	r3, #34	; 0x22
 80079c0:	d107      	bne.n	80079d2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80079d0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80079d2:	7bfb      	ldrb	r3, [r7, #15]
 80079d4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80079d8:	2b28      	cmp	r3, #40	; 0x28
 80079da:	d107      	bne.n	80079ec <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2228      	movs	r2, #40	; 0x28
 80079e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80079ea:	e015      	b.n	8007a18 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80079f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079fa:	d00a      	beq.n	8007a12 <I2C_ITError+0x7a>
 80079fc:	7bfb      	ldrb	r3, [r7, #15]
 80079fe:	2b60      	cmp	r3, #96	; 0x60
 8007a00:	d007      	beq.n	8007a12 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2220      	movs	r2, #32
 8007a06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2200      	movs	r2, #0
 8007a16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a26:	d162      	bne.n	8007aee <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	685a      	ldr	r2, [r3, #4]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a36:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007a40:	b2db      	uxtb	r3, r3
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d020      	beq.n	8007a88 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a4a:	4a6a      	ldr	r2, [pc, #424]	; (8007bf4 <I2C_ITError+0x25c>)
 8007a4c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a52:	4618      	mov	r0, r3
 8007a54:	f7fd ffe8 	bl	8005a28 <HAL_DMA_Abort_IT>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	f000 8089 	beq.w	8007b72 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f022 0201 	bic.w	r2, r2, #1
 8007a6e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2220      	movs	r2, #32
 8007a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007a82:	4610      	mov	r0, r2
 8007a84:	4798      	blx	r3
 8007a86:	e074      	b.n	8007b72 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a8c:	4a59      	ldr	r2, [pc, #356]	; (8007bf4 <I2C_ITError+0x25c>)
 8007a8e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a94:	4618      	mov	r0, r3
 8007a96:	f7fd ffc7 	bl	8005a28 <HAL_DMA_Abort_IT>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d068      	beq.n	8007b72 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	695b      	ldr	r3, [r3, #20]
 8007aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aaa:	2b40      	cmp	r3, #64	; 0x40
 8007aac:	d10b      	bne.n	8007ac6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	691a      	ldr	r2, [r3, #16]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ab8:	b2d2      	uxtb	r2, r2
 8007aba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ac0:	1c5a      	adds	r2, r3, #1
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f022 0201 	bic.w	r2, r2, #1
 8007ad4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2220      	movs	r2, #32
 8007ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ae2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007ae8:	4610      	mov	r0, r2
 8007aea:	4798      	blx	r3
 8007aec:	e041      	b.n	8007b72 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	2b60      	cmp	r3, #96	; 0x60
 8007af8:	d125      	bne.n	8007b46 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2220      	movs	r2, #32
 8007afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2200      	movs	r2, #0
 8007b06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	695b      	ldr	r3, [r3, #20]
 8007b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b12:	2b40      	cmp	r3, #64	; 0x40
 8007b14:	d10b      	bne.n	8007b2e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	691a      	ldr	r2, [r3, #16]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b20:	b2d2      	uxtb	r2, r2
 8007b22:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b28:	1c5a      	adds	r2, r3, #1
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	681a      	ldr	r2, [r3, #0]
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f022 0201 	bic.w	r2, r2, #1
 8007b3c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f7fe ff7f 	bl	8006a42 <HAL_I2C_AbortCpltCallback>
 8007b44:	e015      	b.n	8007b72 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	695b      	ldr	r3, [r3, #20]
 8007b4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b50:	2b40      	cmp	r3, #64	; 0x40
 8007b52:	d10b      	bne.n	8007b6c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	691a      	ldr	r2, [r3, #16]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b5e:	b2d2      	uxtb	r2, r2
 8007b60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b66:	1c5a      	adds	r2, r3, #1
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f7fe ff5e 	bl	8006a2e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b76:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	f003 0301 	and.w	r3, r3, #1
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d10e      	bne.n	8007ba0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d109      	bne.n	8007ba0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d104      	bne.n	8007ba0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d007      	beq.n	8007bb0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	685a      	ldr	r2, [r3, #4]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007bae:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bb6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bbc:	f003 0304 	and.w	r3, r3, #4
 8007bc0:	2b04      	cmp	r3, #4
 8007bc2:	d113      	bne.n	8007bec <I2C_ITError+0x254>
 8007bc4:	7bfb      	ldrb	r3, [r7, #15]
 8007bc6:	2b28      	cmp	r3, #40	; 0x28
 8007bc8:	d110      	bne.n	8007bec <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	4a0a      	ldr	r2, [pc, #40]	; (8007bf8 <I2C_ITError+0x260>)
 8007bce:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2220      	movs	r2, #32
 8007bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2200      	movs	r2, #0
 8007be2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f7fe ff03 	bl	80069f2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007bec:	bf00      	nop
 8007bee:	3710      	adds	r7, #16
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	08007ed1 	.word	0x08007ed1
 8007bf8:	ffff0000 	.word	0xffff0000

08007bfc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b088      	sub	sp, #32
 8007c00:	af02      	add	r7, sp, #8
 8007c02:	60f8      	str	r0, [r7, #12]
 8007c04:	607a      	str	r2, [r7, #4]
 8007c06:	603b      	str	r3, [r7, #0]
 8007c08:	460b      	mov	r3, r1
 8007c0a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c10:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	2b08      	cmp	r3, #8
 8007c16:	d006      	beq.n	8007c26 <I2C_MasterRequestWrite+0x2a>
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d003      	beq.n	8007c26 <I2C_MasterRequestWrite+0x2a>
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007c24:	d108      	bne.n	8007c38 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	681a      	ldr	r2, [r3, #0]
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c34:	601a      	str	r2, [r3, #0]
 8007c36:	e00b      	b.n	8007c50 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c3c:	2b12      	cmp	r3, #18
 8007c3e:	d107      	bne.n	8007c50 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c4e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	9300      	str	r3, [sp, #0]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2200      	movs	r2, #0
 8007c58:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007c5c:	68f8      	ldr	r0, [r7, #12]
 8007c5e:	f000 f9df 	bl	8008020 <I2C_WaitOnFlagUntilTimeout>
 8007c62:	4603      	mov	r3, r0
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d00d      	beq.n	8007c84 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c76:	d103      	bne.n	8007c80 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c7e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007c80:	2303      	movs	r3, #3
 8007c82:	e035      	b.n	8007cf0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	691b      	ldr	r3, [r3, #16]
 8007c88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007c8c:	d108      	bne.n	8007ca0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007c8e:	897b      	ldrh	r3, [r7, #10]
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	461a      	mov	r2, r3
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007c9c:	611a      	str	r2, [r3, #16]
 8007c9e:	e01b      	b.n	8007cd8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007ca0:	897b      	ldrh	r3, [r7, #10]
 8007ca2:	11db      	asrs	r3, r3, #7
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	f003 0306 	and.w	r3, r3, #6
 8007caa:	b2db      	uxtb	r3, r3
 8007cac:	f063 030f 	orn	r3, r3, #15
 8007cb0:	b2da      	uxtb	r2, r3
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	687a      	ldr	r2, [r7, #4]
 8007cbc:	490e      	ldr	r1, [pc, #56]	; (8007cf8 <I2C_MasterRequestWrite+0xfc>)
 8007cbe:	68f8      	ldr	r0, [r7, #12]
 8007cc0:	f000 fa05 	bl	80080ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d001      	beq.n	8007cce <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007cca:	2301      	movs	r3, #1
 8007ccc:	e010      	b.n	8007cf0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007cce:	897b      	ldrh	r3, [r7, #10]
 8007cd0:	b2da      	uxtb	r2, r3
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	687a      	ldr	r2, [r7, #4]
 8007cdc:	4907      	ldr	r1, [pc, #28]	; (8007cfc <I2C_MasterRequestWrite+0x100>)
 8007cde:	68f8      	ldr	r0, [r7, #12]
 8007ce0:	f000 f9f5 	bl	80080ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d001      	beq.n	8007cee <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007cea:	2301      	movs	r3, #1
 8007cec:	e000      	b.n	8007cf0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3718      	adds	r7, #24
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}
 8007cf8:	00010008 	.word	0x00010008
 8007cfc:	00010002 	.word	0x00010002

08007d00 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b088      	sub	sp, #32
 8007d04:	af02      	add	r7, sp, #8
 8007d06:	60f8      	str	r0, [r7, #12]
 8007d08:	4608      	mov	r0, r1
 8007d0a:	4611      	mov	r1, r2
 8007d0c:	461a      	mov	r2, r3
 8007d0e:	4603      	mov	r3, r0
 8007d10:	817b      	strh	r3, [r7, #10]
 8007d12:	460b      	mov	r3, r1
 8007d14:	813b      	strh	r3, [r7, #8]
 8007d16:	4613      	mov	r3, r2
 8007d18:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	681a      	ldr	r2, [r3, #0]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d28:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d38:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d3c:	9300      	str	r3, [sp, #0]
 8007d3e:	6a3b      	ldr	r3, [r7, #32]
 8007d40:	2200      	movs	r2, #0
 8007d42:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007d46:	68f8      	ldr	r0, [r7, #12]
 8007d48:	f000 f96a 	bl	8008020 <I2C_WaitOnFlagUntilTimeout>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d00d      	beq.n	8007d6e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d60:	d103      	bne.n	8007d6a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d68:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007d6a:	2303      	movs	r3, #3
 8007d6c:	e0aa      	b.n	8007ec4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007d6e:	897b      	ldrh	r3, [r7, #10]
 8007d70:	b2db      	uxtb	r3, r3
 8007d72:	461a      	mov	r2, r3
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007d7c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d80:	6a3a      	ldr	r2, [r7, #32]
 8007d82:	4952      	ldr	r1, [pc, #328]	; (8007ecc <I2C_RequestMemoryRead+0x1cc>)
 8007d84:	68f8      	ldr	r0, [r7, #12]
 8007d86:	f000 f9a2 	bl	80080ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d001      	beq.n	8007d94 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007d90:	2301      	movs	r3, #1
 8007d92:	e097      	b.n	8007ec4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d94:	2300      	movs	r3, #0
 8007d96:	617b      	str	r3, [r7, #20]
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	695b      	ldr	r3, [r3, #20]
 8007d9e:	617b      	str	r3, [r7, #20]
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	699b      	ldr	r3, [r3, #24]
 8007da6:	617b      	str	r3, [r7, #20]
 8007da8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007daa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007dac:	6a39      	ldr	r1, [r7, #32]
 8007dae:	68f8      	ldr	r0, [r7, #12]
 8007db0:	f000 fa0c 	bl	80081cc <I2C_WaitOnTXEFlagUntilTimeout>
 8007db4:	4603      	mov	r3, r0
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d00d      	beq.n	8007dd6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dbe:	2b04      	cmp	r3, #4
 8007dc0:	d107      	bne.n	8007dd2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007dd0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	e076      	b.n	8007ec4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007dd6:	88fb      	ldrh	r3, [r7, #6]
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d105      	bne.n	8007de8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007ddc:	893b      	ldrh	r3, [r7, #8]
 8007dde:	b2da      	uxtb	r2, r3
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	611a      	str	r2, [r3, #16]
 8007de6:	e021      	b.n	8007e2c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007de8:	893b      	ldrh	r3, [r7, #8]
 8007dea:	0a1b      	lsrs	r3, r3, #8
 8007dec:	b29b      	uxth	r3, r3
 8007dee:	b2da      	uxtb	r2, r3
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007df6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007df8:	6a39      	ldr	r1, [r7, #32]
 8007dfa:	68f8      	ldr	r0, [r7, #12]
 8007dfc:	f000 f9e6 	bl	80081cc <I2C_WaitOnTXEFlagUntilTimeout>
 8007e00:	4603      	mov	r3, r0
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00d      	beq.n	8007e22 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e0a:	2b04      	cmp	r3, #4
 8007e0c:	d107      	bne.n	8007e1e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e1c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e050      	b.n	8007ec4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007e22:	893b      	ldrh	r3, [r7, #8]
 8007e24:	b2da      	uxtb	r2, r3
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e2e:	6a39      	ldr	r1, [r7, #32]
 8007e30:	68f8      	ldr	r0, [r7, #12]
 8007e32:	f000 f9cb 	bl	80081cc <I2C_WaitOnTXEFlagUntilTimeout>
 8007e36:	4603      	mov	r3, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d00d      	beq.n	8007e58 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e40:	2b04      	cmp	r3, #4
 8007e42:	d107      	bne.n	8007e54 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e52:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007e54:	2301      	movs	r3, #1
 8007e56:	e035      	b.n	8007ec4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e66:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e6a:	9300      	str	r3, [sp, #0]
 8007e6c:	6a3b      	ldr	r3, [r7, #32]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007e74:	68f8      	ldr	r0, [r7, #12]
 8007e76:	f000 f8d3 	bl	8008020 <I2C_WaitOnFlagUntilTimeout>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d00d      	beq.n	8007e9c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e8e:	d103      	bne.n	8007e98 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e96:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007e98:	2303      	movs	r3, #3
 8007e9a:	e013      	b.n	8007ec4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007e9c:	897b      	ldrh	r3, [r7, #10]
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	f043 0301 	orr.w	r3, r3, #1
 8007ea4:	b2da      	uxtb	r2, r3
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eae:	6a3a      	ldr	r2, [r7, #32]
 8007eb0:	4906      	ldr	r1, [pc, #24]	; (8007ecc <I2C_RequestMemoryRead+0x1cc>)
 8007eb2:	68f8      	ldr	r0, [r7, #12]
 8007eb4:	f000 f90b 	bl	80080ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d001      	beq.n	8007ec2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	e000      	b.n	8007ec4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007ec2:	2300      	movs	r3, #0
}
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	3718      	adds	r7, #24
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bd80      	pop	{r7, pc}
 8007ecc:	00010002 	.word	0x00010002

08007ed0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b086      	sub	sp, #24
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ed8:	2300      	movs	r3, #0
 8007eda:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ee0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ee8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007eea:	4b4b      	ldr	r3, [pc, #300]	; (8008018 <I2C_DMAAbort+0x148>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	08db      	lsrs	r3, r3, #3
 8007ef0:	4a4a      	ldr	r2, [pc, #296]	; (800801c <I2C_DMAAbort+0x14c>)
 8007ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ef6:	0a1a      	lsrs	r2, r3, #8
 8007ef8:	4613      	mov	r3, r2
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	4413      	add	r3, r2
 8007efe:	00da      	lsls	r2, r3, #3
 8007f00:	1ad3      	subs	r3, r2, r3
 8007f02:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d106      	bne.n	8007f18 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f0e:	f043 0220 	orr.w	r2, r3, #32
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8007f16:	e00a      	b.n	8007f2e <I2C_DMAAbort+0x5e>
    }
    count--;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	3b01      	subs	r3, #1
 8007f1c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f2c:	d0ea      	beq.n	8007f04 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d003      	beq.n	8007f3e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d003      	beq.n	8007f4e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f5c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	2200      	movs	r2, #0
 8007f62:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d003      	beq.n	8007f74 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f70:	2200      	movs	r2, #0
 8007f72:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d003      	beq.n	8007f84 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f80:	2200      	movs	r2, #0
 8007f82:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f022 0201 	bic.w	r2, r2, #1
 8007f92:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f9a:	b2db      	uxtb	r3, r3
 8007f9c:	2b60      	cmp	r3, #96	; 0x60
 8007f9e:	d10e      	bne.n	8007fbe <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	2220      	movs	r2, #32
 8007fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	2200      	movs	r2, #0
 8007fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007fb6:	6978      	ldr	r0, [r7, #20]
 8007fb8:	f7fe fd43 	bl	8006a42 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007fbc:	e027      	b.n	800800e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007fbe:	7cfb      	ldrb	r3, [r7, #19]
 8007fc0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007fc4:	2b28      	cmp	r3, #40	; 0x28
 8007fc6:	d117      	bne.n	8007ff8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f042 0201 	orr.w	r2, r2, #1
 8007fd6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	681a      	ldr	r2, [r3, #0]
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007fe6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	2200      	movs	r2, #0
 8007fec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	2228      	movs	r2, #40	; 0x28
 8007ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007ff6:	e007      	b.n	8008008 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	2220      	movs	r2, #32
 8007ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	2200      	movs	r2, #0
 8008004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8008008:	6978      	ldr	r0, [r7, #20]
 800800a:	f7fe fd10 	bl	8006a2e <HAL_I2C_ErrorCallback>
}
 800800e:	bf00      	nop
 8008010:	3718      	adds	r7, #24
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
 8008016:	bf00      	nop
 8008018:	20000008 	.word	0x20000008
 800801c:	14f8b589 	.word	0x14f8b589

08008020 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b084      	sub	sp, #16
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	603b      	str	r3, [r7, #0]
 800802c:	4613      	mov	r3, r2
 800802e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008030:	e025      	b.n	800807e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008038:	d021      	beq.n	800807e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800803a:	f7fc fd89 	bl	8004b50 <HAL_GetTick>
 800803e:	4602      	mov	r2, r0
 8008040:	69bb      	ldr	r3, [r7, #24]
 8008042:	1ad3      	subs	r3, r2, r3
 8008044:	683a      	ldr	r2, [r7, #0]
 8008046:	429a      	cmp	r2, r3
 8008048:	d302      	bcc.n	8008050 <I2C_WaitOnFlagUntilTimeout+0x30>
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d116      	bne.n	800807e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2200      	movs	r2, #0
 8008054:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2220      	movs	r2, #32
 800805a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2200      	movs	r2, #0
 8008062:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800806a:	f043 0220 	orr.w	r2, r3, #32
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2200      	movs	r2, #0
 8008076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800807a:	2301      	movs	r3, #1
 800807c:	e023      	b.n	80080c6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	0c1b      	lsrs	r3, r3, #16
 8008082:	b2db      	uxtb	r3, r3
 8008084:	2b01      	cmp	r3, #1
 8008086:	d10d      	bne.n	80080a4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	695b      	ldr	r3, [r3, #20]
 800808e:	43da      	mvns	r2, r3
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	4013      	ands	r3, r2
 8008094:	b29b      	uxth	r3, r3
 8008096:	2b00      	cmp	r3, #0
 8008098:	bf0c      	ite	eq
 800809a:	2301      	moveq	r3, #1
 800809c:	2300      	movne	r3, #0
 800809e:	b2db      	uxtb	r3, r3
 80080a0:	461a      	mov	r2, r3
 80080a2:	e00c      	b.n	80080be <I2C_WaitOnFlagUntilTimeout+0x9e>
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	699b      	ldr	r3, [r3, #24]
 80080aa:	43da      	mvns	r2, r3
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	4013      	ands	r3, r2
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	bf0c      	ite	eq
 80080b6:	2301      	moveq	r3, #1
 80080b8:	2300      	movne	r3, #0
 80080ba:	b2db      	uxtb	r3, r3
 80080bc:	461a      	mov	r2, r3
 80080be:	79fb      	ldrb	r3, [r7, #7]
 80080c0:	429a      	cmp	r2, r3
 80080c2:	d0b6      	beq.n	8008032 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80080c4:	2300      	movs	r3, #0
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3710      	adds	r7, #16
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}

080080ce <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80080ce:	b580      	push	{r7, lr}
 80080d0:	b084      	sub	sp, #16
 80080d2:	af00      	add	r7, sp, #0
 80080d4:	60f8      	str	r0, [r7, #12]
 80080d6:	60b9      	str	r1, [r7, #8]
 80080d8:	607a      	str	r2, [r7, #4]
 80080da:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80080dc:	e051      	b.n	8008182 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	695b      	ldr	r3, [r3, #20]
 80080e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80080e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080ec:	d123      	bne.n	8008136 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80080fc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008106:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2200      	movs	r2, #0
 800810c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2220      	movs	r2, #32
 8008112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2200      	movs	r2, #0
 800811a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008122:	f043 0204 	orr.w	r2, r3, #4
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	2200      	movs	r2, #0
 800812e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008132:	2301      	movs	r3, #1
 8008134:	e046      	b.n	80081c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800813c:	d021      	beq.n	8008182 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800813e:	f7fc fd07 	bl	8004b50 <HAL_GetTick>
 8008142:	4602      	mov	r2, r0
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	1ad3      	subs	r3, r2, r3
 8008148:	687a      	ldr	r2, [r7, #4]
 800814a:	429a      	cmp	r2, r3
 800814c:	d302      	bcc.n	8008154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d116      	bne.n	8008182 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2200      	movs	r2, #0
 8008158:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2220      	movs	r2, #32
 800815e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2200      	movs	r2, #0
 8008166:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800816e:	f043 0220 	orr.w	r2, r3, #32
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2200      	movs	r2, #0
 800817a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800817e:	2301      	movs	r3, #1
 8008180:	e020      	b.n	80081c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	0c1b      	lsrs	r3, r3, #16
 8008186:	b2db      	uxtb	r3, r3
 8008188:	2b01      	cmp	r3, #1
 800818a:	d10c      	bne.n	80081a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	695b      	ldr	r3, [r3, #20]
 8008192:	43da      	mvns	r2, r3
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	4013      	ands	r3, r2
 8008198:	b29b      	uxth	r3, r3
 800819a:	2b00      	cmp	r3, #0
 800819c:	bf14      	ite	ne
 800819e:	2301      	movne	r3, #1
 80081a0:	2300      	moveq	r3, #0
 80081a2:	b2db      	uxtb	r3, r3
 80081a4:	e00b      	b.n	80081be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	699b      	ldr	r3, [r3, #24]
 80081ac:	43da      	mvns	r2, r3
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	4013      	ands	r3, r2
 80081b2:	b29b      	uxth	r3, r3
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	bf14      	ite	ne
 80081b8:	2301      	movne	r3, #1
 80081ba:	2300      	moveq	r3, #0
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d18d      	bne.n	80080de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80081c2:	2300      	movs	r3, #0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3710      	adds	r7, #16
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b084      	sub	sp, #16
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	60f8      	str	r0, [r7, #12]
 80081d4:	60b9      	str	r1, [r7, #8]
 80081d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80081d8:	e02d      	b.n	8008236 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80081da:	68f8      	ldr	r0, [r7, #12]
 80081dc:	f000 f900 	bl	80083e0 <I2C_IsAcknowledgeFailed>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d001      	beq.n	80081ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	e02d      	b.n	8008246 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80081f0:	d021      	beq.n	8008236 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081f2:	f7fc fcad 	bl	8004b50 <HAL_GetTick>
 80081f6:	4602      	mov	r2, r0
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	1ad3      	subs	r3, r2, r3
 80081fc:	68ba      	ldr	r2, [r7, #8]
 80081fe:	429a      	cmp	r2, r3
 8008200:	d302      	bcc.n	8008208 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d116      	bne.n	8008236 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	2200      	movs	r2, #0
 800820c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	2220      	movs	r2, #32
 8008212:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2200      	movs	r2, #0
 800821a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008222:	f043 0220 	orr.w	r2, r3, #32
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2200      	movs	r2, #0
 800822e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008232:	2301      	movs	r3, #1
 8008234:	e007      	b.n	8008246 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	695b      	ldr	r3, [r3, #20]
 800823c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008240:	2b80      	cmp	r3, #128	; 0x80
 8008242:	d1ca      	bne.n	80081da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008244:	2300      	movs	r3, #0
}
 8008246:	4618      	mov	r0, r3
 8008248:	3710      	adds	r7, #16
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}

0800824e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800824e:	b580      	push	{r7, lr}
 8008250:	b084      	sub	sp, #16
 8008252:	af00      	add	r7, sp, #0
 8008254:	60f8      	str	r0, [r7, #12]
 8008256:	60b9      	str	r1, [r7, #8]
 8008258:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800825a:	e02d      	b.n	80082b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800825c:	68f8      	ldr	r0, [r7, #12]
 800825e:	f000 f8bf 	bl	80083e0 <I2C_IsAcknowledgeFailed>
 8008262:	4603      	mov	r3, r0
 8008264:	2b00      	cmp	r3, #0
 8008266:	d001      	beq.n	800826c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008268:	2301      	movs	r3, #1
 800826a:	e02d      	b.n	80082c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008272:	d021      	beq.n	80082b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008274:	f7fc fc6c 	bl	8004b50 <HAL_GetTick>
 8008278:	4602      	mov	r2, r0
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	1ad3      	subs	r3, r2, r3
 800827e:	68ba      	ldr	r2, [r7, #8]
 8008280:	429a      	cmp	r2, r3
 8008282:	d302      	bcc.n	800828a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d116      	bne.n	80082b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2220      	movs	r2, #32
 8008294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2200      	movs	r2, #0
 800829c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a4:	f043 0220 	orr.w	r2, r3, #32
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80082b4:	2301      	movs	r3, #1
 80082b6:	e007      	b.n	80082c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	695b      	ldr	r3, [r3, #20]
 80082be:	f003 0304 	and.w	r3, r3, #4
 80082c2:	2b04      	cmp	r3, #4
 80082c4:	d1ca      	bne.n	800825c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80082c6:	2300      	movs	r3, #0
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3710      	adds	r7, #16
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}

080082d0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b085      	sub	sp, #20
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80082d8:	2300      	movs	r3, #0
 80082da:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80082dc:	4b13      	ldr	r3, [pc, #76]	; (800832c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	08db      	lsrs	r3, r3, #3
 80082e2:	4a13      	ldr	r2, [pc, #76]	; (8008330 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80082e4:	fba2 2303 	umull	r2, r3, r2, r3
 80082e8:	0a1a      	lsrs	r2, r3, #8
 80082ea:	4613      	mov	r3, r2
 80082ec:	009b      	lsls	r3, r3, #2
 80082ee:	4413      	add	r3, r2
 80082f0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	3b01      	subs	r3, #1
 80082f6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d107      	bne.n	800830e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008302:	f043 0220 	orr.w	r2, r3, #32
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800830a:	2301      	movs	r3, #1
 800830c:	e008      	b.n	8008320 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008318:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800831c:	d0e9      	beq.n	80082f2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800831e:	2300      	movs	r3, #0
}
 8008320:	4618      	mov	r0, r3
 8008322:	3714      	adds	r7, #20
 8008324:	46bd      	mov	sp, r7
 8008326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832a:	4770      	bx	lr
 800832c:	20000008 	.word	0x20000008
 8008330:	14f8b589 	.word	0x14f8b589

08008334 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b084      	sub	sp, #16
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008340:	e042      	b.n	80083c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	695b      	ldr	r3, [r3, #20]
 8008348:	f003 0310 	and.w	r3, r3, #16
 800834c:	2b10      	cmp	r3, #16
 800834e:	d119      	bne.n	8008384 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f06f 0210 	mvn.w	r2, #16
 8008358:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	2200      	movs	r2, #0
 800835e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2220      	movs	r2, #32
 8008364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2200      	movs	r2, #0
 800836c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	2200      	movs	r2, #0
 800837c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008380:	2301      	movs	r3, #1
 8008382:	e029      	b.n	80083d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008384:	f7fc fbe4 	bl	8004b50 <HAL_GetTick>
 8008388:	4602      	mov	r2, r0
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	1ad3      	subs	r3, r2, r3
 800838e:	68ba      	ldr	r2, [r7, #8]
 8008390:	429a      	cmp	r2, r3
 8008392:	d302      	bcc.n	800839a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d116      	bne.n	80083c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2200      	movs	r2, #0
 800839e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2220      	movs	r2, #32
 80083a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083b4:	f043 0220 	orr.w	r2, r3, #32
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2200      	movs	r2, #0
 80083c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80083c4:	2301      	movs	r3, #1
 80083c6:	e007      	b.n	80083d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	695b      	ldr	r3, [r3, #20]
 80083ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083d2:	2b40      	cmp	r3, #64	; 0x40
 80083d4:	d1b5      	bne.n	8008342 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80083d6:	2300      	movs	r3, #0
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3710      	adds	r7, #16
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	695b      	ldr	r3, [r3, #20]
 80083ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80083f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083f6:	d11b      	bne.n	8008430 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008400:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2200      	movs	r2, #0
 8008406:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2220      	movs	r2, #32
 800840c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2200      	movs	r2, #0
 8008414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800841c:	f043 0204 	orr.w	r2, r3, #4
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2200      	movs	r2, #0
 8008428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800842c:	2301      	movs	r3, #1
 800842e:	e000      	b.n	8008432 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008430:	2300      	movs	r3, #0
}
 8008432:	4618      	mov	r0, r3
 8008434:	370c      	adds	r7, #12
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr

0800843e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800843e:	b480      	push	{r7}
 8008440:	b083      	sub	sp, #12
 8008442:	af00      	add	r7, sp, #0
 8008444:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800844a:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800844e:	d103      	bne.n	8008458 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2201      	movs	r2, #1
 8008454:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008456:	e007      	b.n	8008468 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800845c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008460:	d102      	bne.n	8008468 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2208      	movs	r2, #8
 8008466:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008468:	bf00      	nop
 800846a:	370c      	adds	r7, #12
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008474:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008476:	b08f      	sub	sp, #60	; 0x3c
 8008478:	af0a      	add	r7, sp, #40	; 0x28
 800847a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d101      	bne.n	8008486 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	e10f      	b.n	80086a6 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8008492:	b2db      	uxtb	r3, r3
 8008494:	2b00      	cmp	r3, #0
 8008496:	d106      	bne.n	80084a6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2200      	movs	r2, #0
 800849c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f006 fc3f 	bl	800ed24 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2203      	movs	r2, #3
 80084aa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d102      	bne.n	80084c0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2200      	movs	r2, #0
 80084be:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4618      	mov	r0, r3
 80084c6:	f002 f92c 	bl	800a722 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	603b      	str	r3, [r7, #0]
 80084d0:	687e      	ldr	r6, [r7, #4]
 80084d2:	466d      	mov	r5, sp
 80084d4:	f106 0410 	add.w	r4, r6, #16
 80084d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80084da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80084dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80084de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80084e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80084e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80084e8:	1d33      	adds	r3, r6, #4
 80084ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80084ec:	6838      	ldr	r0, [r7, #0]
 80084ee:	f002 f803 	bl	800a4f8 <USB_CoreInit>
 80084f2:	4603      	mov	r3, r0
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d005      	beq.n	8008504 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2202      	movs	r2, #2
 80084fc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	e0d0      	b.n	80086a6 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2100      	movs	r1, #0
 800850a:	4618      	mov	r0, r3
 800850c:	f002 f91a 	bl	800a744 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008510:	2300      	movs	r3, #0
 8008512:	73fb      	strb	r3, [r7, #15]
 8008514:	e04a      	b.n	80085ac <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008516:	7bfa      	ldrb	r2, [r7, #15]
 8008518:	6879      	ldr	r1, [r7, #4]
 800851a:	4613      	mov	r3, r2
 800851c:	00db      	lsls	r3, r3, #3
 800851e:	1a9b      	subs	r3, r3, r2
 8008520:	009b      	lsls	r3, r3, #2
 8008522:	440b      	add	r3, r1
 8008524:	333d      	adds	r3, #61	; 0x3d
 8008526:	2201      	movs	r2, #1
 8008528:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800852a:	7bfa      	ldrb	r2, [r7, #15]
 800852c:	6879      	ldr	r1, [r7, #4]
 800852e:	4613      	mov	r3, r2
 8008530:	00db      	lsls	r3, r3, #3
 8008532:	1a9b      	subs	r3, r3, r2
 8008534:	009b      	lsls	r3, r3, #2
 8008536:	440b      	add	r3, r1
 8008538:	333c      	adds	r3, #60	; 0x3c
 800853a:	7bfa      	ldrb	r2, [r7, #15]
 800853c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800853e:	7bfa      	ldrb	r2, [r7, #15]
 8008540:	7bfb      	ldrb	r3, [r7, #15]
 8008542:	b298      	uxth	r0, r3
 8008544:	6879      	ldr	r1, [r7, #4]
 8008546:	4613      	mov	r3, r2
 8008548:	00db      	lsls	r3, r3, #3
 800854a:	1a9b      	subs	r3, r3, r2
 800854c:	009b      	lsls	r3, r3, #2
 800854e:	440b      	add	r3, r1
 8008550:	3342      	adds	r3, #66	; 0x42
 8008552:	4602      	mov	r2, r0
 8008554:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008556:	7bfa      	ldrb	r2, [r7, #15]
 8008558:	6879      	ldr	r1, [r7, #4]
 800855a:	4613      	mov	r3, r2
 800855c:	00db      	lsls	r3, r3, #3
 800855e:	1a9b      	subs	r3, r3, r2
 8008560:	009b      	lsls	r3, r3, #2
 8008562:	440b      	add	r3, r1
 8008564:	333f      	adds	r3, #63	; 0x3f
 8008566:	2200      	movs	r2, #0
 8008568:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800856a:	7bfa      	ldrb	r2, [r7, #15]
 800856c:	6879      	ldr	r1, [r7, #4]
 800856e:	4613      	mov	r3, r2
 8008570:	00db      	lsls	r3, r3, #3
 8008572:	1a9b      	subs	r3, r3, r2
 8008574:	009b      	lsls	r3, r3, #2
 8008576:	440b      	add	r3, r1
 8008578:	3344      	adds	r3, #68	; 0x44
 800857a:	2200      	movs	r2, #0
 800857c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800857e:	7bfa      	ldrb	r2, [r7, #15]
 8008580:	6879      	ldr	r1, [r7, #4]
 8008582:	4613      	mov	r3, r2
 8008584:	00db      	lsls	r3, r3, #3
 8008586:	1a9b      	subs	r3, r3, r2
 8008588:	009b      	lsls	r3, r3, #2
 800858a:	440b      	add	r3, r1
 800858c:	3348      	adds	r3, #72	; 0x48
 800858e:	2200      	movs	r2, #0
 8008590:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008592:	7bfa      	ldrb	r2, [r7, #15]
 8008594:	6879      	ldr	r1, [r7, #4]
 8008596:	4613      	mov	r3, r2
 8008598:	00db      	lsls	r3, r3, #3
 800859a:	1a9b      	subs	r3, r3, r2
 800859c:	009b      	lsls	r3, r3, #2
 800859e:	440b      	add	r3, r1
 80085a0:	3350      	adds	r3, #80	; 0x50
 80085a2:	2200      	movs	r2, #0
 80085a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80085a6:	7bfb      	ldrb	r3, [r7, #15]
 80085a8:	3301      	adds	r3, #1
 80085aa:	73fb      	strb	r3, [r7, #15]
 80085ac:	7bfa      	ldrb	r2, [r7, #15]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	429a      	cmp	r2, r3
 80085b4:	d3af      	bcc.n	8008516 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80085b6:	2300      	movs	r3, #0
 80085b8:	73fb      	strb	r3, [r7, #15]
 80085ba:	e044      	b.n	8008646 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80085bc:	7bfa      	ldrb	r2, [r7, #15]
 80085be:	6879      	ldr	r1, [r7, #4]
 80085c0:	4613      	mov	r3, r2
 80085c2:	00db      	lsls	r3, r3, #3
 80085c4:	1a9b      	subs	r3, r3, r2
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	440b      	add	r3, r1
 80085ca:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80085ce:	2200      	movs	r2, #0
 80085d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80085d2:	7bfa      	ldrb	r2, [r7, #15]
 80085d4:	6879      	ldr	r1, [r7, #4]
 80085d6:	4613      	mov	r3, r2
 80085d8:	00db      	lsls	r3, r3, #3
 80085da:	1a9b      	subs	r3, r3, r2
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	440b      	add	r3, r1
 80085e0:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80085e4:	7bfa      	ldrb	r2, [r7, #15]
 80085e6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80085e8:	7bfa      	ldrb	r2, [r7, #15]
 80085ea:	6879      	ldr	r1, [r7, #4]
 80085ec:	4613      	mov	r3, r2
 80085ee:	00db      	lsls	r3, r3, #3
 80085f0:	1a9b      	subs	r3, r3, r2
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	440b      	add	r3, r1
 80085f6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80085fa:	2200      	movs	r2, #0
 80085fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80085fe:	7bfa      	ldrb	r2, [r7, #15]
 8008600:	6879      	ldr	r1, [r7, #4]
 8008602:	4613      	mov	r3, r2
 8008604:	00db      	lsls	r3, r3, #3
 8008606:	1a9b      	subs	r3, r3, r2
 8008608:	009b      	lsls	r3, r3, #2
 800860a:	440b      	add	r3, r1
 800860c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008610:	2200      	movs	r2, #0
 8008612:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008614:	7bfa      	ldrb	r2, [r7, #15]
 8008616:	6879      	ldr	r1, [r7, #4]
 8008618:	4613      	mov	r3, r2
 800861a:	00db      	lsls	r3, r3, #3
 800861c:	1a9b      	subs	r3, r3, r2
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	440b      	add	r3, r1
 8008622:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008626:	2200      	movs	r2, #0
 8008628:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800862a:	7bfa      	ldrb	r2, [r7, #15]
 800862c:	6879      	ldr	r1, [r7, #4]
 800862e:	4613      	mov	r3, r2
 8008630:	00db      	lsls	r3, r3, #3
 8008632:	1a9b      	subs	r3, r3, r2
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	440b      	add	r3, r1
 8008638:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800863c:	2200      	movs	r2, #0
 800863e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008640:	7bfb      	ldrb	r3, [r7, #15]
 8008642:	3301      	adds	r3, #1
 8008644:	73fb      	strb	r3, [r7, #15]
 8008646:	7bfa      	ldrb	r2, [r7, #15]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	685b      	ldr	r3, [r3, #4]
 800864c:	429a      	cmp	r2, r3
 800864e:	d3b5      	bcc.n	80085bc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	603b      	str	r3, [r7, #0]
 8008656:	687e      	ldr	r6, [r7, #4]
 8008658:	466d      	mov	r5, sp
 800865a:	f106 0410 	add.w	r4, r6, #16
 800865e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008660:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008662:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008664:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008666:	e894 0003 	ldmia.w	r4, {r0, r1}
 800866a:	e885 0003 	stmia.w	r5, {r0, r1}
 800866e:	1d33      	adds	r3, r6, #4
 8008670:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008672:	6838      	ldr	r0, [r7, #0]
 8008674:	f002 f890 	bl	800a798 <USB_DevInit>
 8008678:	4603      	mov	r3, r0
 800867a:	2b00      	cmp	r3, #0
 800867c:	d005      	beq.n	800868a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2202      	movs	r2, #2
 8008682:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008686:	2301      	movs	r3, #1
 8008688:	e00d      	b.n	80086a6 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2200      	movs	r2, #0
 800868e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2201      	movs	r2, #1
 8008696:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4618      	mov	r0, r3
 80086a0:	f003 f8d8 	bl	800b854 <USB_DevDisconnect>

  return HAL_OK;
 80086a4:	2300      	movs	r3, #0
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3714      	adds	r7, #20
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bdf0      	pop	{r4, r5, r6, r7, pc}

080086ae <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80086ae:	b580      	push	{r7, lr}
 80086b0:	b084      	sub	sp, #16
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80086c2:	2b01      	cmp	r3, #1
 80086c4:	d101      	bne.n	80086ca <HAL_PCD_Start+0x1c>
 80086c6:	2302      	movs	r3, #2
 80086c8:	e020      	b.n	800870c <HAL_PCD_Start+0x5e>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2201      	movs	r2, #1
 80086ce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	d109      	bne.n	80086ee <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80086de:	2b01      	cmp	r3, #1
 80086e0:	d005      	beq.n	80086ee <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4618      	mov	r0, r3
 80086f4:	f002 f804 	bl	800a700 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4618      	mov	r0, r3
 80086fe:	f003 f888 	bl	800b812 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800870a:	2300      	movs	r3, #0
}
 800870c:	4618      	mov	r0, r3
 800870e:	3710      	adds	r7, #16
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}

08008714 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008714:	b590      	push	{r4, r7, lr}
 8008716:	b08d      	sub	sp, #52	; 0x34
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008722:	6a3b      	ldr	r3, [r7, #32]
 8008724:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4618      	mov	r0, r3
 800872c:	f003 f946 	bl	800b9bc <USB_GetMode>
 8008730:	4603      	mov	r3, r0
 8008732:	2b00      	cmp	r3, #0
 8008734:	f040 839d 	bne.w	8008e72 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4618      	mov	r0, r3
 800873e:	f003 f8aa 	bl	800b896 <USB_ReadInterrupts>
 8008742:	4603      	mov	r3, r0
 8008744:	2b00      	cmp	r3, #0
 8008746:	f000 8393 	beq.w	8008e70 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4618      	mov	r0, r3
 8008750:	f003 f8a1 	bl	800b896 <USB_ReadInterrupts>
 8008754:	4603      	mov	r3, r0
 8008756:	f003 0302 	and.w	r3, r3, #2
 800875a:	2b02      	cmp	r3, #2
 800875c:	d107      	bne.n	800876e <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	695a      	ldr	r2, [r3, #20]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f002 0202 	and.w	r2, r2, #2
 800876c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4618      	mov	r0, r3
 8008774:	f003 f88f 	bl	800b896 <USB_ReadInterrupts>
 8008778:	4603      	mov	r3, r0
 800877a:	f003 0310 	and.w	r3, r3, #16
 800877e:	2b10      	cmp	r3, #16
 8008780:	d161      	bne.n	8008846 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	699a      	ldr	r2, [r3, #24]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f022 0210 	bic.w	r2, r2, #16
 8008790:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8008792:	6a3b      	ldr	r3, [r7, #32]
 8008794:	6a1b      	ldr	r3, [r3, #32]
 8008796:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8008798:	69bb      	ldr	r3, [r7, #24]
 800879a:	f003 020f 	and.w	r2, r3, #15
 800879e:	4613      	mov	r3, r2
 80087a0:	00db      	lsls	r3, r3, #3
 80087a2:	1a9b      	subs	r3, r3, r2
 80087a4:	009b      	lsls	r3, r3, #2
 80087a6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80087aa:	687a      	ldr	r2, [r7, #4]
 80087ac:	4413      	add	r3, r2
 80087ae:	3304      	adds	r3, #4
 80087b0:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80087b2:	69bb      	ldr	r3, [r7, #24]
 80087b4:	0c5b      	lsrs	r3, r3, #17
 80087b6:	f003 030f 	and.w	r3, r3, #15
 80087ba:	2b02      	cmp	r3, #2
 80087bc:	d124      	bne.n	8008808 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80087be:	69ba      	ldr	r2, [r7, #24]
 80087c0:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80087c4:	4013      	ands	r3, r2
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d035      	beq.n	8008836 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80087ce:	69bb      	ldr	r3, [r7, #24]
 80087d0:	091b      	lsrs	r3, r3, #4
 80087d2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80087d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80087d8:	b29b      	uxth	r3, r3
 80087da:	461a      	mov	r2, r3
 80087dc:	6a38      	ldr	r0, [r7, #32]
 80087de:	f002 fef5 	bl	800b5cc <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	68da      	ldr	r2, [r3, #12]
 80087e6:	69bb      	ldr	r3, [r7, #24]
 80087e8:	091b      	lsrs	r3, r3, #4
 80087ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80087ee:	441a      	add	r2, r3
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	699a      	ldr	r2, [r3, #24]
 80087f8:	69bb      	ldr	r3, [r7, #24]
 80087fa:	091b      	lsrs	r3, r3, #4
 80087fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008800:	441a      	add	r2, r3
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	619a      	str	r2, [r3, #24]
 8008806:	e016      	b.n	8008836 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8008808:	69bb      	ldr	r3, [r7, #24]
 800880a:	0c5b      	lsrs	r3, r3, #17
 800880c:	f003 030f 	and.w	r3, r3, #15
 8008810:	2b06      	cmp	r3, #6
 8008812:	d110      	bne.n	8008836 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800881a:	2208      	movs	r2, #8
 800881c:	4619      	mov	r1, r3
 800881e:	6a38      	ldr	r0, [r7, #32]
 8008820:	f002 fed4 	bl	800b5cc <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	699a      	ldr	r2, [r3, #24]
 8008828:	69bb      	ldr	r3, [r7, #24]
 800882a:	091b      	lsrs	r3, r3, #4
 800882c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008830:	441a      	add	r2, r3
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	699a      	ldr	r2, [r3, #24]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f042 0210 	orr.w	r2, r2, #16
 8008844:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4618      	mov	r0, r3
 800884c:	f003 f823 	bl	800b896 <USB_ReadInterrupts>
 8008850:	4603      	mov	r3, r0
 8008852:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008856:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800885a:	d16e      	bne.n	800893a <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800885c:	2300      	movs	r3, #0
 800885e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4618      	mov	r0, r3
 8008866:	f003 f829 	bl	800b8bc <USB_ReadDevAllOutEpInterrupt>
 800886a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800886c:	e062      	b.n	8008934 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800886e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008870:	f003 0301 	and.w	r3, r3, #1
 8008874:	2b00      	cmp	r3, #0
 8008876:	d057      	beq.n	8008928 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800887e:	b2d2      	uxtb	r2, r2
 8008880:	4611      	mov	r1, r2
 8008882:	4618      	mov	r0, r3
 8008884:	f003 f84e 	bl	800b924 <USB_ReadDevOutEPInterrupt>
 8008888:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	f003 0301 	and.w	r3, r3, #1
 8008890:	2b00      	cmp	r3, #0
 8008892:	d00c      	beq.n	80088ae <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008896:	015a      	lsls	r2, r3, #5
 8008898:	69fb      	ldr	r3, [r7, #28]
 800889a:	4413      	add	r3, r2
 800889c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088a0:	461a      	mov	r2, r3
 80088a2:	2301      	movs	r3, #1
 80088a4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80088a6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f000 fdb1 	bl	8009410 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80088ae:	693b      	ldr	r3, [r7, #16]
 80088b0:	f003 0308 	and.w	r3, r3, #8
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00c      	beq.n	80088d2 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80088b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ba:	015a      	lsls	r2, r3, #5
 80088bc:	69fb      	ldr	r3, [r7, #28]
 80088be:	4413      	add	r3, r2
 80088c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088c4:	461a      	mov	r2, r3
 80088c6:	2308      	movs	r3, #8
 80088c8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80088ca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f000 feab 	bl	8009628 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	f003 0310 	and.w	r3, r3, #16
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d008      	beq.n	80088ee <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80088dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088de:	015a      	lsls	r2, r3, #5
 80088e0:	69fb      	ldr	r3, [r7, #28]
 80088e2:	4413      	add	r3, r2
 80088e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088e8:	461a      	mov	r2, r3
 80088ea:	2310      	movs	r3, #16
 80088ec:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	f003 0320 	and.w	r3, r3, #32
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d008      	beq.n	800890a <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80088f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088fa:	015a      	lsls	r2, r3, #5
 80088fc:	69fb      	ldr	r3, [r7, #28]
 80088fe:	4413      	add	r3, r2
 8008900:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008904:	461a      	mov	r2, r3
 8008906:	2320      	movs	r3, #32
 8008908:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008910:	2b00      	cmp	r3, #0
 8008912:	d009      	beq.n	8008928 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008916:	015a      	lsls	r2, r3, #5
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	4413      	add	r3, r2
 800891c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008920:	461a      	mov	r2, r3
 8008922:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008926:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800892a:	3301      	adds	r3, #1
 800892c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800892e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008930:	085b      	lsrs	r3, r3, #1
 8008932:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008936:	2b00      	cmp	r3, #0
 8008938:	d199      	bne.n	800886e <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4618      	mov	r0, r3
 8008940:	f002 ffa9 	bl	800b896 <USB_ReadInterrupts>
 8008944:	4603      	mov	r3, r0
 8008946:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800894a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800894e:	f040 80c0 	bne.w	8008ad2 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4618      	mov	r0, r3
 8008958:	f002 ffca 	bl	800b8f0 <USB_ReadDevAllInEpInterrupt>
 800895c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800895e:	2300      	movs	r3, #0
 8008960:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8008962:	e0b2      	b.n	8008aca <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008966:	f003 0301 	and.w	r3, r3, #1
 800896a:	2b00      	cmp	r3, #0
 800896c:	f000 80a7 	beq.w	8008abe <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008976:	b2d2      	uxtb	r2, r2
 8008978:	4611      	mov	r1, r2
 800897a:	4618      	mov	r0, r3
 800897c:	f002 fff0 	bl	800b960 <USB_ReadDevInEPInterrupt>
 8008980:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	f003 0301 	and.w	r3, r3, #1
 8008988:	2b00      	cmp	r3, #0
 800898a:	d057      	beq.n	8008a3c <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800898c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800898e:	f003 030f 	and.w	r3, r3, #15
 8008992:	2201      	movs	r2, #1
 8008994:	fa02 f303 	lsl.w	r3, r2, r3
 8008998:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	43db      	mvns	r3, r3
 80089a6:	69f9      	ldr	r1, [r7, #28]
 80089a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80089ac:	4013      	ands	r3, r2
 80089ae:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80089b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b2:	015a      	lsls	r2, r3, #5
 80089b4:	69fb      	ldr	r3, [r7, #28]
 80089b6:	4413      	add	r3, r2
 80089b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089bc:	461a      	mov	r2, r3
 80089be:	2301      	movs	r3, #1
 80089c0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	691b      	ldr	r3, [r3, #16]
 80089c6:	2b01      	cmp	r3, #1
 80089c8:	d132      	bne.n	8008a30 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80089ca:	6879      	ldr	r1, [r7, #4]
 80089cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089ce:	4613      	mov	r3, r2
 80089d0:	00db      	lsls	r3, r3, #3
 80089d2:	1a9b      	subs	r3, r3, r2
 80089d4:	009b      	lsls	r3, r3, #2
 80089d6:	440b      	add	r3, r1
 80089d8:	3348      	adds	r3, #72	; 0x48
 80089da:	6819      	ldr	r1, [r3, #0]
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089e0:	4613      	mov	r3, r2
 80089e2:	00db      	lsls	r3, r3, #3
 80089e4:	1a9b      	subs	r3, r3, r2
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	4403      	add	r3, r0
 80089ea:	3344      	adds	r3, #68	; 0x44
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4419      	add	r1, r3
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089f4:	4613      	mov	r3, r2
 80089f6:	00db      	lsls	r3, r3, #3
 80089f8:	1a9b      	subs	r3, r3, r2
 80089fa:	009b      	lsls	r3, r3, #2
 80089fc:	4403      	add	r3, r0
 80089fe:	3348      	adds	r3, #72	; 0x48
 8008a00:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d113      	bne.n	8008a30 <HAL_PCD_IRQHandler+0x31c>
 8008a08:	6879      	ldr	r1, [r7, #4]
 8008a0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a0c:	4613      	mov	r3, r2
 8008a0e:	00db      	lsls	r3, r3, #3
 8008a10:	1a9b      	subs	r3, r3, r2
 8008a12:	009b      	lsls	r3, r3, #2
 8008a14:	440b      	add	r3, r1
 8008a16:	3350      	adds	r3, #80	; 0x50
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d108      	bne.n	8008a30 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6818      	ldr	r0, [r3, #0]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008a28:	461a      	mov	r2, r3
 8008a2a:	2101      	movs	r1, #1
 8008a2c:	f002 fff8 	bl	800ba20 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	4619      	mov	r1, r3
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f006 f9f5 	bl	800ee26 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008a3c:	693b      	ldr	r3, [r7, #16]
 8008a3e:	f003 0308 	and.w	r3, r3, #8
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d008      	beq.n	8008a58 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a48:	015a      	lsls	r2, r3, #5
 8008a4a:	69fb      	ldr	r3, [r7, #28]
 8008a4c:	4413      	add	r3, r2
 8008a4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a52:	461a      	mov	r2, r3
 8008a54:	2308      	movs	r3, #8
 8008a56:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	f003 0310 	and.w	r3, r3, #16
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d008      	beq.n	8008a74 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a64:	015a      	lsls	r2, r3, #5
 8008a66:	69fb      	ldr	r3, [r7, #28]
 8008a68:	4413      	add	r3, r2
 8008a6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a6e:	461a      	mov	r2, r3
 8008a70:	2310      	movs	r3, #16
 8008a72:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d008      	beq.n	8008a90 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a80:	015a      	lsls	r2, r3, #5
 8008a82:	69fb      	ldr	r3, [r7, #28]
 8008a84:	4413      	add	r3, r2
 8008a86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	2340      	movs	r3, #64	; 0x40
 8008a8e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008a90:	693b      	ldr	r3, [r7, #16]
 8008a92:	f003 0302 	and.w	r3, r3, #2
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d008      	beq.n	8008aac <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a9c:	015a      	lsls	r2, r3, #5
 8008a9e:	69fb      	ldr	r3, [r7, #28]
 8008aa0:	4413      	add	r3, r2
 8008aa2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	2302      	movs	r3, #2
 8008aaa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d003      	beq.n	8008abe <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008ab6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f000 fc1b 	bl	80092f4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac0:	3301      	adds	r3, #1
 8008ac2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac6:	085b      	lsrs	r3, r3, #1
 8008ac8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f47f af49 	bne.w	8008964 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f002 fedd 	bl	800b896 <USB_ReadInterrupts>
 8008adc:	4603      	mov	r3, r0
 8008ade:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ae2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ae6:	d122      	bne.n	8008b2e <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008ae8:	69fb      	ldr	r3, [r7, #28]
 8008aea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	69fa      	ldr	r2, [r7, #28]
 8008af2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008af6:	f023 0301 	bic.w	r3, r3, #1
 8008afa:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8008b02:	2b01      	cmp	r3, #1
 8008b04:	d108      	bne.n	8008b18 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008b0e:	2100      	movs	r1, #0
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 fe27 	bl	8009764 <HAL_PCDEx_LPM_Callback>
 8008b16:	e002      	b.n	8008b1e <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f006 f9fb 	bl	800ef14 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	695a      	ldr	r2, [r3, #20]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008b2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4618      	mov	r0, r3
 8008b34:	f002 feaf 	bl	800b896 <USB_ReadInterrupts>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b42:	d112      	bne.n	8008b6a <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008b44:	69fb      	ldr	r3, [r7, #28]
 8008b46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	f003 0301 	and.w	r3, r3, #1
 8008b50:	2b01      	cmp	r3, #1
 8008b52:	d102      	bne.n	8008b5a <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f006 f9b7 	bl	800eec8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	695a      	ldr	r2, [r3, #20]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008b68:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f002 fe91 	bl	800b896 <USB_ReadInterrupts>
 8008b74:	4603      	mov	r3, r0
 8008b76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008b7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b7e:	f040 80c7 	bne.w	8008d10 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008b82:	69fb      	ldr	r3, [r7, #28]
 8008b84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b88:	685b      	ldr	r3, [r3, #4]
 8008b8a:	69fa      	ldr	r2, [r7, #28]
 8008b8c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b90:	f023 0301 	bic.w	r3, r3, #1
 8008b94:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	2110      	movs	r1, #16
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f001 ff5f 	bl	800aa60 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ba6:	e056      	b.n	8008c56 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008baa:	015a      	lsls	r2, r3, #5
 8008bac:	69fb      	ldr	r3, [r7, #28]
 8008bae:	4413      	add	r3, r2
 8008bb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008bba:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bbe:	015a      	lsls	r2, r3, #5
 8008bc0:	69fb      	ldr	r3, [r7, #28]
 8008bc2:	4413      	add	r3, r2
 8008bc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008bcc:	0151      	lsls	r1, r2, #5
 8008bce:	69fa      	ldr	r2, [r7, #28]
 8008bd0:	440a      	add	r2, r1
 8008bd2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bd6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008bda:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bde:	015a      	lsls	r2, r3, #5
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	4413      	add	r3, r2
 8008be4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008bec:	0151      	lsls	r1, r2, #5
 8008bee:	69fa      	ldr	r2, [r7, #28]
 8008bf0:	440a      	add	r2, r1
 8008bf2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bf6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008bfa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bfe:	015a      	lsls	r2, r3, #5
 8008c00:	69fb      	ldr	r3, [r7, #28]
 8008c02:	4413      	add	r3, r2
 8008c04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c08:	461a      	mov	r2, r3
 8008c0a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008c0e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c12:	015a      	lsls	r2, r3, #5
 8008c14:	69fb      	ldr	r3, [r7, #28]
 8008c16:	4413      	add	r3, r2
 8008c18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c20:	0151      	lsls	r1, r2, #5
 8008c22:	69fa      	ldr	r2, [r7, #28]
 8008c24:	440a      	add	r2, r1
 8008c26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c2a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008c2e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c32:	015a      	lsls	r2, r3, #5
 8008c34:	69fb      	ldr	r3, [r7, #28]
 8008c36:	4413      	add	r3, r2
 8008c38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c40:	0151      	lsls	r1, r2, #5
 8008c42:	69fa      	ldr	r2, [r7, #28]
 8008c44:	440a      	add	r2, r1
 8008c46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c4a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008c4e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c52:	3301      	adds	r3, #1
 8008c54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c5c:	429a      	cmp	r2, r3
 8008c5e:	d3a3      	bcc.n	8008ba8 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008c60:	69fb      	ldr	r3, [r7, #28]
 8008c62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c66:	69db      	ldr	r3, [r3, #28]
 8008c68:	69fa      	ldr	r2, [r7, #28]
 8008c6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c6e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008c72:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d016      	beq.n	8008caa <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008c7c:	69fb      	ldr	r3, [r7, #28]
 8008c7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c86:	69fa      	ldr	r2, [r7, #28]
 8008c88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c8c:	f043 030b 	orr.w	r3, r3, #11
 8008c90:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008c94:	69fb      	ldr	r3, [r7, #28]
 8008c96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c9c:	69fa      	ldr	r2, [r7, #28]
 8008c9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ca2:	f043 030b 	orr.w	r3, r3, #11
 8008ca6:	6453      	str	r3, [r2, #68]	; 0x44
 8008ca8:	e015      	b.n	8008cd6 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008caa:	69fb      	ldr	r3, [r7, #28]
 8008cac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cb0:	695b      	ldr	r3, [r3, #20]
 8008cb2:	69fa      	ldr	r2, [r7, #28]
 8008cb4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cb8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008cbc:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8008cc0:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008cc2:	69fb      	ldr	r3, [r7, #28]
 8008cc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cc8:	691b      	ldr	r3, [r3, #16]
 8008cca:	69fa      	ldr	r2, [r7, #28]
 8008ccc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cd0:	f043 030b 	orr.w	r3, r3, #11
 8008cd4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008cd6:	69fb      	ldr	r3, [r7, #28]
 8008cd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	69fa      	ldr	r2, [r7, #28]
 8008ce0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ce4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008ce8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6818      	ldr	r0, [r3, #0]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	691b      	ldr	r3, [r3, #16]
 8008cf2:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	f002 fe90 	bl	800ba20 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	695a      	ldr	r2, [r3, #20]
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008d0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	4618      	mov	r0, r3
 8008d16:	f002 fdbe 	bl	800b896 <USB_ReadInterrupts>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008d20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008d24:	d124      	bne.n	8008d70 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	f002 fe54 	bl	800b9d8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4618      	mov	r0, r3
 8008d36:	f001 fef4 	bl	800ab22 <USB_GetDevSpeed>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681c      	ldr	r4, [r3, #0]
 8008d46:	f001 f947 	bl	8009fd8 <HAL_RCC_GetHCLKFreq>
 8008d4a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008d50:	b2db      	uxtb	r3, r3
 8008d52:	461a      	mov	r2, r3
 8008d54:	4620      	mov	r0, r4
 8008d56:	f001 fc31 	bl	800a5bc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f006 f88b 	bl	800ee76 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	695a      	ldr	r2, [r3, #20]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008d6e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4618      	mov	r0, r3
 8008d76:	f002 fd8e 	bl	800b896 <USB_ReadInterrupts>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	f003 0308 	and.w	r3, r3, #8
 8008d80:	2b08      	cmp	r3, #8
 8008d82:	d10a      	bne.n	8008d9a <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f006 f868 	bl	800ee5a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	695a      	ldr	r2, [r3, #20]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f002 0208 	and.w	r2, r2, #8
 8008d98:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	4618      	mov	r0, r3
 8008da0:	f002 fd79 	bl	800b896 <USB_ReadInterrupts>
 8008da4:	4603      	mov	r3, r0
 8008da6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008daa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008dae:	d10f      	bne.n	8008dd0 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008db0:	2300      	movs	r3, #0
 8008db2:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db6:	b2db      	uxtb	r3, r3
 8008db8:	4619      	mov	r1, r3
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f006 f8ca 	bl	800ef54 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	695a      	ldr	r2, [r3, #20]
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008dce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	f002 fd5e 	bl	800b896 <USB_ReadInterrupts>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008de0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008de4:	d10f      	bne.n	8008e06 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008de6:	2300      	movs	r3, #0
 8008de8:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	4619      	mov	r1, r3
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f006 f89d 	bl	800ef30 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	695a      	ldr	r2, [r3, #20]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008e04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f002 fd43 	bl	800b896 <USB_ReadInterrupts>
 8008e10:	4603      	mov	r3, r0
 8008e12:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008e16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e1a:	d10a      	bne.n	8008e32 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f006 f8ab 	bl	800ef78 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	695a      	ldr	r2, [r3, #20]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008e30:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4618      	mov	r0, r3
 8008e38:	f002 fd2d 	bl	800b896 <USB_ReadInterrupts>
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	f003 0304 	and.w	r3, r3, #4
 8008e42:	2b04      	cmp	r3, #4
 8008e44:	d115      	bne.n	8008e72 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008e4e:	69bb      	ldr	r3, [r7, #24]
 8008e50:	f003 0304 	and.w	r3, r3, #4
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d002      	beq.n	8008e5e <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f006 f89b 	bl	800ef94 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	6859      	ldr	r1, [r3, #4]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	69ba      	ldr	r2, [r7, #24]
 8008e6a:	430a      	orrs	r2, r1
 8008e6c:	605a      	str	r2, [r3, #4]
 8008e6e:	e000      	b.n	8008e72 <HAL_PCD_IRQHandler+0x75e>
      return;
 8008e70:	bf00      	nop
    }
  }
}
 8008e72:	3734      	adds	r7, #52	; 0x34
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd90      	pop	{r4, r7, pc}

08008e78 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b082      	sub	sp, #8
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
 8008e80:	460b      	mov	r3, r1
 8008e82:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008e8a:	2b01      	cmp	r3, #1
 8008e8c:	d101      	bne.n	8008e92 <HAL_PCD_SetAddress+0x1a>
 8008e8e:	2302      	movs	r3, #2
 8008e90:	e013      	b.n	8008eba <HAL_PCD_SetAddress+0x42>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2201      	movs	r2, #1
 8008e96:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	78fa      	ldrb	r2, [r7, #3]
 8008e9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	78fa      	ldrb	r2, [r7, #3]
 8008ea8:	4611      	mov	r1, r2
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f002 fc8b 	bl	800b7c6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008eb8:	2300      	movs	r3, #0
}
 8008eba:	4618      	mov	r0, r3
 8008ebc:	3708      	adds	r7, #8
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	bd80      	pop	{r7, pc}

08008ec2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008ec2:	b580      	push	{r7, lr}
 8008ec4:	b084      	sub	sp, #16
 8008ec6:	af00      	add	r7, sp, #0
 8008ec8:	6078      	str	r0, [r7, #4]
 8008eca:	4608      	mov	r0, r1
 8008ecc:	4611      	mov	r1, r2
 8008ece:	461a      	mov	r2, r3
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	70fb      	strb	r3, [r7, #3]
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	803b      	strh	r3, [r7, #0]
 8008ed8:	4613      	mov	r3, r2
 8008eda:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008edc:	2300      	movs	r3, #0
 8008ede:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008ee0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	da0f      	bge.n	8008f08 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008ee8:	78fb      	ldrb	r3, [r7, #3]
 8008eea:	f003 020f 	and.w	r2, r3, #15
 8008eee:	4613      	mov	r3, r2
 8008ef0:	00db      	lsls	r3, r3, #3
 8008ef2:	1a9b      	subs	r3, r3, r2
 8008ef4:	009b      	lsls	r3, r3, #2
 8008ef6:	3338      	adds	r3, #56	; 0x38
 8008ef8:	687a      	ldr	r2, [r7, #4]
 8008efa:	4413      	add	r3, r2
 8008efc:	3304      	adds	r3, #4
 8008efe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2201      	movs	r2, #1
 8008f04:	705a      	strb	r2, [r3, #1]
 8008f06:	e00f      	b.n	8008f28 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008f08:	78fb      	ldrb	r3, [r7, #3]
 8008f0a:	f003 020f 	and.w	r2, r3, #15
 8008f0e:	4613      	mov	r3, r2
 8008f10:	00db      	lsls	r3, r3, #3
 8008f12:	1a9b      	subs	r3, r3, r2
 8008f14:	009b      	lsls	r3, r3, #2
 8008f16:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008f1a:	687a      	ldr	r2, [r7, #4]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	3304      	adds	r3, #4
 8008f20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	2200      	movs	r2, #0
 8008f26:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008f28:	78fb      	ldrb	r3, [r7, #3]
 8008f2a:	f003 030f 	and.w	r3, r3, #15
 8008f2e:	b2da      	uxtb	r2, r3
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008f34:	883a      	ldrh	r2, [r7, #0]
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	78ba      	ldrb	r2, [r7, #2]
 8008f3e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	785b      	ldrb	r3, [r3, #1]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d004      	beq.n	8008f52 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	781b      	ldrb	r3, [r3, #0]
 8008f4c:	b29a      	uxth	r2, r3
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008f52:	78bb      	ldrb	r3, [r7, #2]
 8008f54:	2b02      	cmp	r3, #2
 8008f56:	d102      	bne.n	8008f5e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008f64:	2b01      	cmp	r3, #1
 8008f66:	d101      	bne.n	8008f6c <HAL_PCD_EP_Open+0xaa>
 8008f68:	2302      	movs	r3, #2
 8008f6a:	e00e      	b.n	8008f8a <HAL_PCD_EP_Open+0xc8>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2201      	movs	r2, #1
 8008f70:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	68f9      	ldr	r1, [r7, #12]
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f001 fdf6 	bl	800ab6c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2200      	movs	r2, #0
 8008f84:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8008f88:	7afb      	ldrb	r3, [r7, #11]
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3710      	adds	r7, #16
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}

08008f92 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008f92:	b580      	push	{r7, lr}
 8008f94:	b084      	sub	sp, #16
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	6078      	str	r0, [r7, #4]
 8008f9a:	460b      	mov	r3, r1
 8008f9c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008f9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	da0f      	bge.n	8008fc6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008fa6:	78fb      	ldrb	r3, [r7, #3]
 8008fa8:	f003 020f 	and.w	r2, r3, #15
 8008fac:	4613      	mov	r3, r2
 8008fae:	00db      	lsls	r3, r3, #3
 8008fb0:	1a9b      	subs	r3, r3, r2
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	3338      	adds	r3, #56	; 0x38
 8008fb6:	687a      	ldr	r2, [r7, #4]
 8008fb8:	4413      	add	r3, r2
 8008fba:	3304      	adds	r3, #4
 8008fbc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	2201      	movs	r2, #1
 8008fc2:	705a      	strb	r2, [r3, #1]
 8008fc4:	e00f      	b.n	8008fe6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008fc6:	78fb      	ldrb	r3, [r7, #3]
 8008fc8:	f003 020f 	and.w	r2, r3, #15
 8008fcc:	4613      	mov	r3, r2
 8008fce:	00db      	lsls	r3, r3, #3
 8008fd0:	1a9b      	subs	r3, r3, r2
 8008fd2:	009b      	lsls	r3, r3, #2
 8008fd4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008fd8:	687a      	ldr	r2, [r7, #4]
 8008fda:	4413      	add	r3, r2
 8008fdc:	3304      	adds	r3, #4
 8008fde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8008fe6:	78fb      	ldrb	r3, [r7, #3]
 8008fe8:	f003 030f 	and.w	r3, r3, #15
 8008fec:	b2da      	uxtb	r2, r3
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d101      	bne.n	8009000 <HAL_PCD_EP_Close+0x6e>
 8008ffc:	2302      	movs	r3, #2
 8008ffe:	e00e      	b.n	800901e <HAL_PCD_EP_Close+0x8c>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2201      	movs	r2, #1
 8009004:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	68f9      	ldr	r1, [r7, #12]
 800900e:	4618      	mov	r0, r3
 8009010:	f001 fe34 	bl	800ac7c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2200      	movs	r2, #0
 8009018:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800901c:	2300      	movs	r3, #0
}
 800901e:	4618      	mov	r0, r3
 8009020:	3710      	adds	r7, #16
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}

08009026 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009026:	b580      	push	{r7, lr}
 8009028:	b086      	sub	sp, #24
 800902a:	af00      	add	r7, sp, #0
 800902c:	60f8      	str	r0, [r7, #12]
 800902e:	607a      	str	r2, [r7, #4]
 8009030:	603b      	str	r3, [r7, #0]
 8009032:	460b      	mov	r3, r1
 8009034:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009036:	7afb      	ldrb	r3, [r7, #11]
 8009038:	f003 020f 	and.w	r2, r3, #15
 800903c:	4613      	mov	r3, r2
 800903e:	00db      	lsls	r3, r3, #3
 8009040:	1a9b      	subs	r3, r3, r2
 8009042:	009b      	lsls	r3, r3, #2
 8009044:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009048:	68fa      	ldr	r2, [r7, #12]
 800904a:	4413      	add	r3, r2
 800904c:	3304      	adds	r3, #4
 800904e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009050:	697b      	ldr	r3, [r7, #20]
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	683a      	ldr	r2, [r7, #0]
 800905a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	2200      	movs	r2, #0
 8009060:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	2200      	movs	r2, #0
 8009066:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009068:	7afb      	ldrb	r3, [r7, #11]
 800906a:	f003 030f 	and.w	r3, r3, #15
 800906e:	b2da      	uxtb	r2, r3
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	691b      	ldr	r3, [r3, #16]
 8009078:	2b01      	cmp	r3, #1
 800907a:	d102      	bne.n	8009082 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800907c:	687a      	ldr	r2, [r7, #4]
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009082:	7afb      	ldrb	r3, [r7, #11]
 8009084:	f003 030f 	and.w	r3, r3, #15
 8009088:	2b00      	cmp	r3, #0
 800908a:	d109      	bne.n	80090a0 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	6818      	ldr	r0, [r3, #0]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	691b      	ldr	r3, [r3, #16]
 8009094:	b2db      	uxtb	r3, r3
 8009096:	461a      	mov	r2, r3
 8009098:	6979      	ldr	r1, [r7, #20]
 800909a:	f002 f90f 	bl	800b2bc <USB_EP0StartXfer>
 800909e:	e008      	b.n	80090b2 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	6818      	ldr	r0, [r3, #0]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	691b      	ldr	r3, [r3, #16]
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	461a      	mov	r2, r3
 80090ac:	6979      	ldr	r1, [r7, #20]
 80090ae:	f001 fec1 	bl	800ae34 <USB_EPStartXfer>
  }

  return HAL_OK;
 80090b2:	2300      	movs	r3, #0
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3718      	adds	r7, #24
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bd80      	pop	{r7, pc}

080090bc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80090bc:	b480      	push	{r7}
 80090be:	b083      	sub	sp, #12
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	460b      	mov	r3, r1
 80090c6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80090c8:	78fb      	ldrb	r3, [r7, #3]
 80090ca:	f003 020f 	and.w	r2, r3, #15
 80090ce:	6879      	ldr	r1, [r7, #4]
 80090d0:	4613      	mov	r3, r2
 80090d2:	00db      	lsls	r3, r3, #3
 80090d4:	1a9b      	subs	r3, r3, r2
 80090d6:	009b      	lsls	r3, r3, #2
 80090d8:	440b      	add	r3, r1
 80090da:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80090de:	681b      	ldr	r3, [r3, #0]
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	370c      	adds	r7, #12
 80090e4:	46bd      	mov	sp, r7
 80090e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ea:	4770      	bx	lr

080090ec <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b086      	sub	sp, #24
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	60f8      	str	r0, [r7, #12]
 80090f4:	607a      	str	r2, [r7, #4]
 80090f6:	603b      	str	r3, [r7, #0]
 80090f8:	460b      	mov	r3, r1
 80090fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80090fc:	7afb      	ldrb	r3, [r7, #11]
 80090fe:	f003 020f 	and.w	r2, r3, #15
 8009102:	4613      	mov	r3, r2
 8009104:	00db      	lsls	r3, r3, #3
 8009106:	1a9b      	subs	r3, r3, r2
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	3338      	adds	r3, #56	; 0x38
 800910c:	68fa      	ldr	r2, [r7, #12]
 800910e:	4413      	add	r3, r2
 8009110:	3304      	adds	r3, #4
 8009112:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	683a      	ldr	r2, [r7, #0]
 800911e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	2200      	movs	r2, #0
 8009124:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	2201      	movs	r2, #1
 800912a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800912c:	7afb      	ldrb	r3, [r7, #11]
 800912e:	f003 030f 	and.w	r3, r3, #15
 8009132:	b2da      	uxtb	r2, r3
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	691b      	ldr	r3, [r3, #16]
 800913c:	2b01      	cmp	r3, #1
 800913e:	d102      	bne.n	8009146 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009140:	687a      	ldr	r2, [r7, #4]
 8009142:	697b      	ldr	r3, [r7, #20]
 8009144:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009146:	7afb      	ldrb	r3, [r7, #11]
 8009148:	f003 030f 	and.w	r3, r3, #15
 800914c:	2b00      	cmp	r3, #0
 800914e:	d109      	bne.n	8009164 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6818      	ldr	r0, [r3, #0]
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	691b      	ldr	r3, [r3, #16]
 8009158:	b2db      	uxtb	r3, r3
 800915a:	461a      	mov	r2, r3
 800915c:	6979      	ldr	r1, [r7, #20]
 800915e:	f002 f8ad 	bl	800b2bc <USB_EP0StartXfer>
 8009162:	e008      	b.n	8009176 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	6818      	ldr	r0, [r3, #0]
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	691b      	ldr	r3, [r3, #16]
 800916c:	b2db      	uxtb	r3, r3
 800916e:	461a      	mov	r2, r3
 8009170:	6979      	ldr	r1, [r7, #20]
 8009172:	f001 fe5f 	bl	800ae34 <USB_EPStartXfer>
  }

  return HAL_OK;
 8009176:	2300      	movs	r3, #0
}
 8009178:	4618      	mov	r0, r3
 800917a:	3718      	adds	r7, #24
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}

08009180 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b084      	sub	sp, #16
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
 8009188:	460b      	mov	r3, r1
 800918a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800918c:	78fb      	ldrb	r3, [r7, #3]
 800918e:	f003 020f 	and.w	r2, r3, #15
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	685b      	ldr	r3, [r3, #4]
 8009196:	429a      	cmp	r2, r3
 8009198:	d901      	bls.n	800919e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800919a:	2301      	movs	r3, #1
 800919c:	e050      	b.n	8009240 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800919e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	da0f      	bge.n	80091c6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80091a6:	78fb      	ldrb	r3, [r7, #3]
 80091a8:	f003 020f 	and.w	r2, r3, #15
 80091ac:	4613      	mov	r3, r2
 80091ae:	00db      	lsls	r3, r3, #3
 80091b0:	1a9b      	subs	r3, r3, r2
 80091b2:	009b      	lsls	r3, r3, #2
 80091b4:	3338      	adds	r3, #56	; 0x38
 80091b6:	687a      	ldr	r2, [r7, #4]
 80091b8:	4413      	add	r3, r2
 80091ba:	3304      	adds	r3, #4
 80091bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	2201      	movs	r2, #1
 80091c2:	705a      	strb	r2, [r3, #1]
 80091c4:	e00d      	b.n	80091e2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80091c6:	78fa      	ldrb	r2, [r7, #3]
 80091c8:	4613      	mov	r3, r2
 80091ca:	00db      	lsls	r3, r3, #3
 80091cc:	1a9b      	subs	r3, r3, r2
 80091ce:	009b      	lsls	r3, r3, #2
 80091d0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	4413      	add	r3, r2
 80091d8:	3304      	adds	r3, #4
 80091da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	2200      	movs	r2, #0
 80091e0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	2201      	movs	r2, #1
 80091e6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80091e8:	78fb      	ldrb	r3, [r7, #3]
 80091ea:	f003 030f 	and.w	r3, r3, #15
 80091ee:	b2da      	uxtb	r2, r3
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80091fa:	2b01      	cmp	r3, #1
 80091fc:	d101      	bne.n	8009202 <HAL_PCD_EP_SetStall+0x82>
 80091fe:	2302      	movs	r3, #2
 8009200:	e01e      	b.n	8009240 <HAL_PCD_EP_SetStall+0xc0>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2201      	movs	r2, #1
 8009206:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	68f9      	ldr	r1, [r7, #12]
 8009210:	4618      	mov	r0, r3
 8009212:	f002 fa04 	bl	800b61e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009216:	78fb      	ldrb	r3, [r7, #3]
 8009218:	f003 030f 	and.w	r3, r3, #15
 800921c:	2b00      	cmp	r3, #0
 800921e:	d10a      	bne.n	8009236 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6818      	ldr	r0, [r3, #0]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	691b      	ldr	r3, [r3, #16]
 8009228:	b2d9      	uxtb	r1, r3
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009230:	461a      	mov	r2, r3
 8009232:	f002 fbf5 	bl	800ba20 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2200      	movs	r2, #0
 800923a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800923e:	2300      	movs	r3, #0
}
 8009240:	4618      	mov	r0, r3
 8009242:	3710      	adds	r7, #16
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}

08009248 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b084      	sub	sp, #16
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	460b      	mov	r3, r1
 8009252:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009254:	78fb      	ldrb	r3, [r7, #3]
 8009256:	f003 020f 	and.w	r2, r3, #15
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	429a      	cmp	r2, r3
 8009260:	d901      	bls.n	8009266 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009262:	2301      	movs	r3, #1
 8009264:	e042      	b.n	80092ec <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009266:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800926a:	2b00      	cmp	r3, #0
 800926c:	da0f      	bge.n	800928e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800926e:	78fb      	ldrb	r3, [r7, #3]
 8009270:	f003 020f 	and.w	r2, r3, #15
 8009274:	4613      	mov	r3, r2
 8009276:	00db      	lsls	r3, r3, #3
 8009278:	1a9b      	subs	r3, r3, r2
 800927a:	009b      	lsls	r3, r3, #2
 800927c:	3338      	adds	r3, #56	; 0x38
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	4413      	add	r3, r2
 8009282:	3304      	adds	r3, #4
 8009284:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	2201      	movs	r2, #1
 800928a:	705a      	strb	r2, [r3, #1]
 800928c:	e00f      	b.n	80092ae <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800928e:	78fb      	ldrb	r3, [r7, #3]
 8009290:	f003 020f 	and.w	r2, r3, #15
 8009294:	4613      	mov	r3, r2
 8009296:	00db      	lsls	r3, r3, #3
 8009298:	1a9b      	subs	r3, r3, r2
 800929a:	009b      	lsls	r3, r3, #2
 800929c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80092a0:	687a      	ldr	r2, [r7, #4]
 80092a2:	4413      	add	r3, r2
 80092a4:	3304      	adds	r3, #4
 80092a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2200      	movs	r2, #0
 80092ac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	2200      	movs	r2, #0
 80092b2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80092b4:	78fb      	ldrb	r3, [r7, #3]
 80092b6:	f003 030f 	and.w	r3, r3, #15
 80092ba:	b2da      	uxtb	r2, r3
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80092c6:	2b01      	cmp	r3, #1
 80092c8:	d101      	bne.n	80092ce <HAL_PCD_EP_ClrStall+0x86>
 80092ca:	2302      	movs	r3, #2
 80092cc:	e00e      	b.n	80092ec <HAL_PCD_EP_ClrStall+0xa4>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2201      	movs	r2, #1
 80092d2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	68f9      	ldr	r1, [r7, #12]
 80092dc:	4618      	mov	r0, r3
 80092de:	f002 fa0c 	bl	800b6fa <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80092ea:	2300      	movs	r3, #0
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3710      	adds	r7, #16
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b08a      	sub	sp, #40	; 0x28
 80092f8:	af02      	add	r7, sp, #8
 80092fa:	6078      	str	r0, [r7, #4]
 80092fc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009308:	683a      	ldr	r2, [r7, #0]
 800930a:	4613      	mov	r3, r2
 800930c:	00db      	lsls	r3, r3, #3
 800930e:	1a9b      	subs	r3, r3, r2
 8009310:	009b      	lsls	r3, r3, #2
 8009312:	3338      	adds	r3, #56	; 0x38
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	4413      	add	r3, r2
 8009318:	3304      	adds	r3, #4
 800931a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	699a      	ldr	r2, [r3, #24]
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	695b      	ldr	r3, [r3, #20]
 8009324:	429a      	cmp	r2, r3
 8009326:	d901      	bls.n	800932c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009328:	2301      	movs	r3, #1
 800932a:	e06c      	b.n	8009406 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	695a      	ldr	r2, [r3, #20]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	699b      	ldr	r3, [r3, #24]
 8009334:	1ad3      	subs	r3, r2, r3
 8009336:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	689b      	ldr	r3, [r3, #8]
 800933c:	69fa      	ldr	r2, [r7, #28]
 800933e:	429a      	cmp	r2, r3
 8009340:	d902      	bls.n	8009348 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	689b      	ldr	r3, [r3, #8]
 8009346:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009348:	69fb      	ldr	r3, [r7, #28]
 800934a:	3303      	adds	r3, #3
 800934c:	089b      	lsrs	r3, r3, #2
 800934e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009350:	e02b      	b.n	80093aa <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	695a      	ldr	r2, [r3, #20]
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	699b      	ldr	r3, [r3, #24]
 800935a:	1ad3      	subs	r3, r2, r3
 800935c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	69fa      	ldr	r2, [r7, #28]
 8009364:	429a      	cmp	r2, r3
 8009366:	d902      	bls.n	800936e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800936e:	69fb      	ldr	r3, [r7, #28]
 8009370:	3303      	adds	r3, #3
 8009372:	089b      	lsrs	r3, r3, #2
 8009374:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	68d9      	ldr	r1, [r3, #12]
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	b2da      	uxtb	r2, r3
 800937e:	69fb      	ldr	r3, [r7, #28]
 8009380:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009386:	b2db      	uxtb	r3, r3
 8009388:	9300      	str	r3, [sp, #0]
 800938a:	4603      	mov	r3, r0
 800938c:	6978      	ldr	r0, [r7, #20]
 800938e:	f002 f8e8 	bl	800b562 <USB_WritePacket>

    ep->xfer_buff  += len;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	68da      	ldr	r2, [r3, #12]
 8009396:	69fb      	ldr	r3, [r7, #28]
 8009398:	441a      	add	r2, r3
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	699a      	ldr	r2, [r3, #24]
 80093a2:	69fb      	ldr	r3, [r7, #28]
 80093a4:	441a      	add	r2, r3
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	015a      	lsls	r2, r3, #5
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	4413      	add	r3, r2
 80093b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093b6:	699b      	ldr	r3, [r3, #24]
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	69ba      	ldr	r2, [r7, #24]
 80093bc:	429a      	cmp	r2, r3
 80093be:	d809      	bhi.n	80093d4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	699a      	ldr	r2, [r3, #24]
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80093c8:	429a      	cmp	r2, r3
 80093ca:	d203      	bcs.n	80093d4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	695b      	ldr	r3, [r3, #20]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d1be      	bne.n	8009352 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	695a      	ldr	r2, [r3, #20]
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	699b      	ldr	r3, [r3, #24]
 80093dc:	429a      	cmp	r2, r3
 80093de:	d811      	bhi.n	8009404 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	f003 030f 	and.w	r3, r3, #15
 80093e6:	2201      	movs	r2, #1
 80093e8:	fa02 f303 	lsl.w	r3, r2, r3
 80093ec:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80093f6:	68bb      	ldr	r3, [r7, #8]
 80093f8:	43db      	mvns	r3, r3
 80093fa:	6939      	ldr	r1, [r7, #16]
 80093fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009400:	4013      	ands	r3, r2
 8009402:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8009404:	2300      	movs	r3, #0
}
 8009406:	4618      	mov	r0, r3
 8009408:	3720      	adds	r7, #32
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
	...

08009410 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b086      	sub	sp, #24
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
 8009418:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009424:	697b      	ldr	r3, [r7, #20]
 8009426:	333c      	adds	r3, #60	; 0x3c
 8009428:	3304      	adds	r3, #4
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	015a      	lsls	r2, r3, #5
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	4413      	add	r3, r2
 8009436:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800943a:	689b      	ldr	r3, [r3, #8]
 800943c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	691b      	ldr	r3, [r3, #16]
 8009442:	2b01      	cmp	r3, #1
 8009444:	f040 80a0 	bne.w	8009588 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	f003 0308 	and.w	r3, r3, #8
 800944e:	2b00      	cmp	r3, #0
 8009450:	d015      	beq.n	800947e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	4a72      	ldr	r2, [pc, #456]	; (8009620 <PCD_EP_OutXfrComplete_int+0x210>)
 8009456:	4293      	cmp	r3, r2
 8009458:	f240 80dd 	bls.w	8009616 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009462:	2b00      	cmp	r3, #0
 8009464:	f000 80d7 	beq.w	8009616 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	015a      	lsls	r2, r3, #5
 800946c:	693b      	ldr	r3, [r7, #16]
 800946e:	4413      	add	r3, r2
 8009470:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009474:	461a      	mov	r2, r3
 8009476:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800947a:	6093      	str	r3, [r2, #8]
 800947c:	e0cb      	b.n	8009616 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	f003 0320 	and.w	r3, r3, #32
 8009484:	2b00      	cmp	r3, #0
 8009486:	d009      	beq.n	800949c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	015a      	lsls	r2, r3, #5
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	4413      	add	r3, r2
 8009490:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009494:	461a      	mov	r2, r3
 8009496:	2320      	movs	r3, #32
 8009498:	6093      	str	r3, [r2, #8]
 800949a:	e0bc      	b.n	8009616 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	f040 80b7 	bne.w	8009616 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	4a5d      	ldr	r2, [pc, #372]	; (8009620 <PCD_EP_OutXfrComplete_int+0x210>)
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d90f      	bls.n	80094d0 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d00a      	beq.n	80094d0 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	015a      	lsls	r2, r3, #5
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	4413      	add	r3, r2
 80094c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094c6:	461a      	mov	r2, r3
 80094c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094cc:	6093      	str	r3, [r2, #8]
 80094ce:	e0a2      	b.n	8009616 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80094d0:	6879      	ldr	r1, [r7, #4]
 80094d2:	683a      	ldr	r2, [r7, #0]
 80094d4:	4613      	mov	r3, r2
 80094d6:	00db      	lsls	r3, r3, #3
 80094d8:	1a9b      	subs	r3, r3, r2
 80094da:	009b      	lsls	r3, r3, #2
 80094dc:	440b      	add	r3, r1
 80094de:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80094e2:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	0159      	lsls	r1, r3, #5
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	440b      	add	r3, r1
 80094ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094f0:	691b      	ldr	r3, [r3, #16]
 80094f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80094f6:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80094f8:	6878      	ldr	r0, [r7, #4]
 80094fa:	683a      	ldr	r2, [r7, #0]
 80094fc:	4613      	mov	r3, r2
 80094fe:	00db      	lsls	r3, r3, #3
 8009500:	1a9b      	subs	r3, r3, r2
 8009502:	009b      	lsls	r3, r3, #2
 8009504:	4403      	add	r3, r0
 8009506:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800950a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800950c:	6879      	ldr	r1, [r7, #4]
 800950e:	683a      	ldr	r2, [r7, #0]
 8009510:	4613      	mov	r3, r2
 8009512:	00db      	lsls	r3, r3, #3
 8009514:	1a9b      	subs	r3, r3, r2
 8009516:	009b      	lsls	r3, r3, #2
 8009518:	440b      	add	r3, r1
 800951a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800951e:	6819      	ldr	r1, [r3, #0]
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	683a      	ldr	r2, [r7, #0]
 8009524:	4613      	mov	r3, r2
 8009526:	00db      	lsls	r3, r3, #3
 8009528:	1a9b      	subs	r3, r3, r2
 800952a:	009b      	lsls	r3, r3, #2
 800952c:	4403      	add	r3, r0
 800952e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4419      	add	r1, r3
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	683a      	ldr	r2, [r7, #0]
 800953a:	4613      	mov	r3, r2
 800953c:	00db      	lsls	r3, r3, #3
 800953e:	1a9b      	subs	r3, r3, r2
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	4403      	add	r3, r0
 8009544:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009548:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d114      	bne.n	800957a <PCD_EP_OutXfrComplete_int+0x16a>
 8009550:	6879      	ldr	r1, [r7, #4]
 8009552:	683a      	ldr	r2, [r7, #0]
 8009554:	4613      	mov	r3, r2
 8009556:	00db      	lsls	r3, r3, #3
 8009558:	1a9b      	subs	r3, r3, r2
 800955a:	009b      	lsls	r3, r3, #2
 800955c:	440b      	add	r3, r1
 800955e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d108      	bne.n	800957a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6818      	ldr	r0, [r3, #0]
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009572:	461a      	mov	r2, r3
 8009574:	2101      	movs	r1, #1
 8009576:	f002 fa53 	bl	800ba20 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	b2db      	uxtb	r3, r3
 800957e:	4619      	mov	r1, r3
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f005 fc35 	bl	800edf0 <HAL_PCD_DataOutStageCallback>
 8009586:	e046      	b.n	8009616 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	4a26      	ldr	r2, [pc, #152]	; (8009624 <PCD_EP_OutXfrComplete_int+0x214>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d124      	bne.n	80095da <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009596:	2b00      	cmp	r3, #0
 8009598:	d00a      	beq.n	80095b0 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	015a      	lsls	r2, r3, #5
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	4413      	add	r3, r2
 80095a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095a6:	461a      	mov	r2, r3
 80095a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80095ac:	6093      	str	r3, [r2, #8]
 80095ae:	e032      	b.n	8009616 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	f003 0320 	and.w	r3, r3, #32
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d008      	beq.n	80095cc <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	015a      	lsls	r2, r3, #5
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	4413      	add	r3, r2
 80095c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095c6:	461a      	mov	r2, r3
 80095c8:	2320      	movs	r3, #32
 80095ca:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	b2db      	uxtb	r3, r3
 80095d0:	4619      	mov	r1, r3
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f005 fc0c 	bl	800edf0 <HAL_PCD_DataOutStageCallback>
 80095d8:	e01d      	b.n	8009616 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d114      	bne.n	800960a <PCD_EP_OutXfrComplete_int+0x1fa>
 80095e0:	6879      	ldr	r1, [r7, #4]
 80095e2:	683a      	ldr	r2, [r7, #0]
 80095e4:	4613      	mov	r3, r2
 80095e6:	00db      	lsls	r3, r3, #3
 80095e8:	1a9b      	subs	r3, r3, r2
 80095ea:	009b      	lsls	r3, r3, #2
 80095ec:	440b      	add	r3, r1
 80095ee:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d108      	bne.n	800960a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6818      	ldr	r0, [r3, #0]
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009602:	461a      	mov	r2, r3
 8009604:	2100      	movs	r1, #0
 8009606:	f002 fa0b 	bl	800ba20 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	b2db      	uxtb	r3, r3
 800960e:	4619      	mov	r1, r3
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f005 fbed 	bl	800edf0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009616:	2300      	movs	r3, #0
}
 8009618:	4618      	mov	r0, r3
 800961a:	3718      	adds	r7, #24
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}
 8009620:	4f54300a 	.word	0x4f54300a
 8009624:	4f54310a 	.word	0x4f54310a

08009628 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b086      	sub	sp, #24
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	333c      	adds	r3, #60	; 0x3c
 8009640:	3304      	adds	r3, #4
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	015a      	lsls	r2, r3, #5
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	4413      	add	r3, r2
 800964e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	4a15      	ldr	r2, [pc, #84]	; (80096b0 <PCD_EP_OutSetupPacket_int+0x88>)
 800965a:	4293      	cmp	r3, r2
 800965c:	d90e      	bls.n	800967c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009664:	2b00      	cmp	r3, #0
 8009666:	d009      	beq.n	800967c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	015a      	lsls	r2, r3, #5
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	4413      	add	r3, r2
 8009670:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009674:	461a      	mov	r2, r3
 8009676:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800967a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f005 fba5 	bl	800edcc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	4a0a      	ldr	r2, [pc, #40]	; (80096b0 <PCD_EP_OutSetupPacket_int+0x88>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d90c      	bls.n	80096a4 <PCD_EP_OutSetupPacket_int+0x7c>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	691b      	ldr	r3, [r3, #16]
 800968e:	2b01      	cmp	r3, #1
 8009690:	d108      	bne.n	80096a4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6818      	ldr	r0, [r3, #0]
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800969c:	461a      	mov	r2, r3
 800969e:	2101      	movs	r1, #1
 80096a0:	f002 f9be 	bl	800ba20 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80096a4:	2300      	movs	r3, #0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3718      	adds	r7, #24
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	4f54300a 	.word	0x4f54300a

080096b4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b085      	sub	sp, #20
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	460b      	mov	r3, r1
 80096be:	70fb      	strb	r3, [r7, #3]
 80096c0:	4613      	mov	r3, r2
 80096c2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ca:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80096cc:	78fb      	ldrb	r3, [r7, #3]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d107      	bne.n	80096e2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80096d2:	883b      	ldrh	r3, [r7, #0]
 80096d4:	0419      	lsls	r1, r3, #16
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	68ba      	ldr	r2, [r7, #8]
 80096dc:	430a      	orrs	r2, r1
 80096de:	629a      	str	r2, [r3, #40]	; 0x28
 80096e0:	e028      	b.n	8009734 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096e8:	0c1b      	lsrs	r3, r3, #16
 80096ea:	68ba      	ldr	r2, [r7, #8]
 80096ec:	4413      	add	r3, r2
 80096ee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80096f0:	2300      	movs	r3, #0
 80096f2:	73fb      	strb	r3, [r7, #15]
 80096f4:	e00d      	b.n	8009712 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681a      	ldr	r2, [r3, #0]
 80096fa:	7bfb      	ldrb	r3, [r7, #15]
 80096fc:	3340      	adds	r3, #64	; 0x40
 80096fe:	009b      	lsls	r3, r3, #2
 8009700:	4413      	add	r3, r2
 8009702:	685b      	ldr	r3, [r3, #4]
 8009704:	0c1b      	lsrs	r3, r3, #16
 8009706:	68ba      	ldr	r2, [r7, #8]
 8009708:	4413      	add	r3, r2
 800970a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800970c:	7bfb      	ldrb	r3, [r7, #15]
 800970e:	3301      	adds	r3, #1
 8009710:	73fb      	strb	r3, [r7, #15]
 8009712:	7bfa      	ldrb	r2, [r7, #15]
 8009714:	78fb      	ldrb	r3, [r7, #3]
 8009716:	3b01      	subs	r3, #1
 8009718:	429a      	cmp	r2, r3
 800971a:	d3ec      	bcc.n	80096f6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800971c:	883b      	ldrh	r3, [r7, #0]
 800971e:	0418      	lsls	r0, r3, #16
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6819      	ldr	r1, [r3, #0]
 8009724:	78fb      	ldrb	r3, [r7, #3]
 8009726:	3b01      	subs	r3, #1
 8009728:	68ba      	ldr	r2, [r7, #8]
 800972a:	4302      	orrs	r2, r0
 800972c:	3340      	adds	r3, #64	; 0x40
 800972e:	009b      	lsls	r3, r3, #2
 8009730:	440b      	add	r3, r1
 8009732:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009734:	2300      	movs	r3, #0
}
 8009736:	4618      	mov	r0, r3
 8009738:	3714      	adds	r7, #20
 800973a:	46bd      	mov	sp, r7
 800973c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009740:	4770      	bx	lr

08009742 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009742:	b480      	push	{r7}
 8009744:	b083      	sub	sp, #12
 8009746:	af00      	add	r7, sp, #0
 8009748:	6078      	str	r0, [r7, #4]
 800974a:	460b      	mov	r3, r1
 800974c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	887a      	ldrh	r2, [r7, #2]
 8009754:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009756:	2300      	movs	r3, #0
}
 8009758:	4618      	mov	r0, r3
 800975a:	370c      	adds	r7, #12
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009764:	b480      	push	{r7}
 8009766:	b083      	sub	sp, #12
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	460b      	mov	r3, r1
 800976e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009770:	bf00      	nop
 8009772:	370c      	adds	r7, #12
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr

0800977c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b086      	sub	sp, #24
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d101      	bne.n	800978e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800978a:	2301      	movs	r3, #1
 800978c:	e25b      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f003 0301 	and.w	r3, r3, #1
 8009796:	2b00      	cmp	r3, #0
 8009798:	d075      	beq.n	8009886 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800979a:	4ba3      	ldr	r3, [pc, #652]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 800979c:	689b      	ldr	r3, [r3, #8]
 800979e:	f003 030c 	and.w	r3, r3, #12
 80097a2:	2b04      	cmp	r3, #4
 80097a4:	d00c      	beq.n	80097c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80097a6:	4ba0      	ldr	r3, [pc, #640]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80097ae:	2b08      	cmp	r3, #8
 80097b0:	d112      	bne.n	80097d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80097b2:	4b9d      	ldr	r3, [pc, #628]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80097ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80097be:	d10b      	bne.n	80097d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80097c0:	4b99      	ldr	r3, [pc, #612]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d05b      	beq.n	8009884 <HAL_RCC_OscConfig+0x108>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	685b      	ldr	r3, [r3, #4]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d157      	bne.n	8009884 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80097d4:	2301      	movs	r3, #1
 80097d6:	e236      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	685b      	ldr	r3, [r3, #4]
 80097dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80097e0:	d106      	bne.n	80097f0 <HAL_RCC_OscConfig+0x74>
 80097e2:	4b91      	ldr	r3, [pc, #580]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4a90      	ldr	r2, [pc, #576]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80097e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80097ec:	6013      	str	r3, [r2, #0]
 80097ee:	e01d      	b.n	800982c <HAL_RCC_OscConfig+0xb0>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80097f8:	d10c      	bne.n	8009814 <HAL_RCC_OscConfig+0x98>
 80097fa:	4b8b      	ldr	r3, [pc, #556]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	4a8a      	ldr	r2, [pc, #552]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 8009800:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009804:	6013      	str	r3, [r2, #0]
 8009806:	4b88      	ldr	r3, [pc, #544]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4a87      	ldr	r2, [pc, #540]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 800980c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009810:	6013      	str	r3, [r2, #0]
 8009812:	e00b      	b.n	800982c <HAL_RCC_OscConfig+0xb0>
 8009814:	4b84      	ldr	r3, [pc, #528]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4a83      	ldr	r2, [pc, #524]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 800981a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800981e:	6013      	str	r3, [r2, #0]
 8009820:	4b81      	ldr	r3, [pc, #516]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a80      	ldr	r2, [pc, #512]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 8009826:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800982a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	685b      	ldr	r3, [r3, #4]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d013      	beq.n	800985c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009834:	f7fb f98c 	bl	8004b50 <HAL_GetTick>
 8009838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800983a:	e008      	b.n	800984e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800983c:	f7fb f988 	bl	8004b50 <HAL_GetTick>
 8009840:	4602      	mov	r2, r0
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	1ad3      	subs	r3, r2, r3
 8009846:	2b64      	cmp	r3, #100	; 0x64
 8009848:	d901      	bls.n	800984e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800984a:	2303      	movs	r3, #3
 800984c:	e1fb      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800984e:	4b76      	ldr	r3, [pc, #472]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009856:	2b00      	cmp	r3, #0
 8009858:	d0f0      	beq.n	800983c <HAL_RCC_OscConfig+0xc0>
 800985a:	e014      	b.n	8009886 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800985c:	f7fb f978 	bl	8004b50 <HAL_GetTick>
 8009860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009862:	e008      	b.n	8009876 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009864:	f7fb f974 	bl	8004b50 <HAL_GetTick>
 8009868:	4602      	mov	r2, r0
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	1ad3      	subs	r3, r2, r3
 800986e:	2b64      	cmp	r3, #100	; 0x64
 8009870:	d901      	bls.n	8009876 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009872:	2303      	movs	r3, #3
 8009874:	e1e7      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009876:	4b6c      	ldr	r3, [pc, #432]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800987e:	2b00      	cmp	r3, #0
 8009880:	d1f0      	bne.n	8009864 <HAL_RCC_OscConfig+0xe8>
 8009882:	e000      	b.n	8009886 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009884:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f003 0302 	and.w	r3, r3, #2
 800988e:	2b00      	cmp	r3, #0
 8009890:	d063      	beq.n	800995a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009892:	4b65      	ldr	r3, [pc, #404]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	f003 030c 	and.w	r3, r3, #12
 800989a:	2b00      	cmp	r3, #0
 800989c:	d00b      	beq.n	80098b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800989e:	4b62      	ldr	r3, [pc, #392]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80098a0:	689b      	ldr	r3, [r3, #8]
 80098a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80098a6:	2b08      	cmp	r3, #8
 80098a8:	d11c      	bne.n	80098e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80098aa:	4b5f      	ldr	r3, [pc, #380]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80098ac:	685b      	ldr	r3, [r3, #4]
 80098ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d116      	bne.n	80098e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80098b6:	4b5c      	ldr	r3, [pc, #368]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f003 0302 	and.w	r3, r3, #2
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d005      	beq.n	80098ce <HAL_RCC_OscConfig+0x152>
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	68db      	ldr	r3, [r3, #12]
 80098c6:	2b01      	cmp	r3, #1
 80098c8:	d001      	beq.n	80098ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80098ca:	2301      	movs	r3, #1
 80098cc:	e1bb      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80098ce:	4b56      	ldr	r3, [pc, #344]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	691b      	ldr	r3, [r3, #16]
 80098da:	00db      	lsls	r3, r3, #3
 80098dc:	4952      	ldr	r1, [pc, #328]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80098de:	4313      	orrs	r3, r2
 80098e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80098e2:	e03a      	b.n	800995a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	68db      	ldr	r3, [r3, #12]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d020      	beq.n	800992e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80098ec:	4b4f      	ldr	r3, [pc, #316]	; (8009a2c <HAL_RCC_OscConfig+0x2b0>)
 80098ee:	2201      	movs	r2, #1
 80098f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098f2:	f7fb f92d 	bl	8004b50 <HAL_GetTick>
 80098f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80098f8:	e008      	b.n	800990c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80098fa:	f7fb f929 	bl	8004b50 <HAL_GetTick>
 80098fe:	4602      	mov	r2, r0
 8009900:	693b      	ldr	r3, [r7, #16]
 8009902:	1ad3      	subs	r3, r2, r3
 8009904:	2b02      	cmp	r3, #2
 8009906:	d901      	bls.n	800990c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009908:	2303      	movs	r3, #3
 800990a:	e19c      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800990c:	4b46      	ldr	r3, [pc, #280]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f003 0302 	and.w	r3, r3, #2
 8009914:	2b00      	cmp	r3, #0
 8009916:	d0f0      	beq.n	80098fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009918:	4b43      	ldr	r3, [pc, #268]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	691b      	ldr	r3, [r3, #16]
 8009924:	00db      	lsls	r3, r3, #3
 8009926:	4940      	ldr	r1, [pc, #256]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 8009928:	4313      	orrs	r3, r2
 800992a:	600b      	str	r3, [r1, #0]
 800992c:	e015      	b.n	800995a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800992e:	4b3f      	ldr	r3, [pc, #252]	; (8009a2c <HAL_RCC_OscConfig+0x2b0>)
 8009930:	2200      	movs	r2, #0
 8009932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009934:	f7fb f90c 	bl	8004b50 <HAL_GetTick>
 8009938:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800993a:	e008      	b.n	800994e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800993c:	f7fb f908 	bl	8004b50 <HAL_GetTick>
 8009940:	4602      	mov	r2, r0
 8009942:	693b      	ldr	r3, [r7, #16]
 8009944:	1ad3      	subs	r3, r2, r3
 8009946:	2b02      	cmp	r3, #2
 8009948:	d901      	bls.n	800994e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800994a:	2303      	movs	r3, #3
 800994c:	e17b      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800994e:	4b36      	ldr	r3, [pc, #216]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f003 0302 	and.w	r3, r3, #2
 8009956:	2b00      	cmp	r3, #0
 8009958:	d1f0      	bne.n	800993c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f003 0308 	and.w	r3, r3, #8
 8009962:	2b00      	cmp	r3, #0
 8009964:	d030      	beq.n	80099c8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	695b      	ldr	r3, [r3, #20]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d016      	beq.n	800999c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800996e:	4b30      	ldr	r3, [pc, #192]	; (8009a30 <HAL_RCC_OscConfig+0x2b4>)
 8009970:	2201      	movs	r2, #1
 8009972:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009974:	f7fb f8ec 	bl	8004b50 <HAL_GetTick>
 8009978:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800997a:	e008      	b.n	800998e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800997c:	f7fb f8e8 	bl	8004b50 <HAL_GetTick>
 8009980:	4602      	mov	r2, r0
 8009982:	693b      	ldr	r3, [r7, #16]
 8009984:	1ad3      	subs	r3, r2, r3
 8009986:	2b02      	cmp	r3, #2
 8009988:	d901      	bls.n	800998e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800998a:	2303      	movs	r3, #3
 800998c:	e15b      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800998e:	4b26      	ldr	r3, [pc, #152]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 8009990:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009992:	f003 0302 	and.w	r3, r3, #2
 8009996:	2b00      	cmp	r3, #0
 8009998:	d0f0      	beq.n	800997c <HAL_RCC_OscConfig+0x200>
 800999a:	e015      	b.n	80099c8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800999c:	4b24      	ldr	r3, [pc, #144]	; (8009a30 <HAL_RCC_OscConfig+0x2b4>)
 800999e:	2200      	movs	r2, #0
 80099a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80099a2:	f7fb f8d5 	bl	8004b50 <HAL_GetTick>
 80099a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80099a8:	e008      	b.n	80099bc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80099aa:	f7fb f8d1 	bl	8004b50 <HAL_GetTick>
 80099ae:	4602      	mov	r2, r0
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	1ad3      	subs	r3, r2, r3
 80099b4:	2b02      	cmp	r3, #2
 80099b6:	d901      	bls.n	80099bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80099b8:	2303      	movs	r3, #3
 80099ba:	e144      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80099bc:	4b1a      	ldr	r3, [pc, #104]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80099be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099c0:	f003 0302 	and.w	r3, r3, #2
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d1f0      	bne.n	80099aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f003 0304 	and.w	r3, r3, #4
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	f000 80a0 	beq.w	8009b16 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80099d6:	2300      	movs	r3, #0
 80099d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80099da:	4b13      	ldr	r3, [pc, #76]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80099dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d10f      	bne.n	8009a06 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80099e6:	2300      	movs	r3, #0
 80099e8:	60bb      	str	r3, [r7, #8]
 80099ea:	4b0f      	ldr	r3, [pc, #60]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80099ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099ee:	4a0e      	ldr	r2, [pc, #56]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80099f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80099f4:	6413      	str	r3, [r2, #64]	; 0x40
 80099f6:	4b0c      	ldr	r3, [pc, #48]	; (8009a28 <HAL_RCC_OscConfig+0x2ac>)
 80099f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80099fe:	60bb      	str	r3, [r7, #8]
 8009a00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009a02:	2301      	movs	r3, #1
 8009a04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009a06:	4b0b      	ldr	r3, [pc, #44]	; (8009a34 <HAL_RCC_OscConfig+0x2b8>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d121      	bne.n	8009a56 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009a12:	4b08      	ldr	r3, [pc, #32]	; (8009a34 <HAL_RCC_OscConfig+0x2b8>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	4a07      	ldr	r2, [pc, #28]	; (8009a34 <HAL_RCC_OscConfig+0x2b8>)
 8009a18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009a1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009a1e:	f7fb f897 	bl	8004b50 <HAL_GetTick>
 8009a22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009a24:	e011      	b.n	8009a4a <HAL_RCC_OscConfig+0x2ce>
 8009a26:	bf00      	nop
 8009a28:	40023800 	.word	0x40023800
 8009a2c:	42470000 	.word	0x42470000
 8009a30:	42470e80 	.word	0x42470e80
 8009a34:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009a38:	f7fb f88a 	bl	8004b50 <HAL_GetTick>
 8009a3c:	4602      	mov	r2, r0
 8009a3e:	693b      	ldr	r3, [r7, #16]
 8009a40:	1ad3      	subs	r3, r2, r3
 8009a42:	2b02      	cmp	r3, #2
 8009a44:	d901      	bls.n	8009a4a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009a46:	2303      	movs	r3, #3
 8009a48:	e0fd      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009a4a:	4b81      	ldr	r3, [pc, #516]	; (8009c50 <HAL_RCC_OscConfig+0x4d4>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d0f0      	beq.n	8009a38 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	689b      	ldr	r3, [r3, #8]
 8009a5a:	2b01      	cmp	r3, #1
 8009a5c:	d106      	bne.n	8009a6c <HAL_RCC_OscConfig+0x2f0>
 8009a5e:	4b7d      	ldr	r3, [pc, #500]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a62:	4a7c      	ldr	r2, [pc, #496]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009a64:	f043 0301 	orr.w	r3, r3, #1
 8009a68:	6713      	str	r3, [r2, #112]	; 0x70
 8009a6a:	e01c      	b.n	8009aa6 <HAL_RCC_OscConfig+0x32a>
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	689b      	ldr	r3, [r3, #8]
 8009a70:	2b05      	cmp	r3, #5
 8009a72:	d10c      	bne.n	8009a8e <HAL_RCC_OscConfig+0x312>
 8009a74:	4b77      	ldr	r3, [pc, #476]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009a76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a78:	4a76      	ldr	r2, [pc, #472]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009a7a:	f043 0304 	orr.w	r3, r3, #4
 8009a7e:	6713      	str	r3, [r2, #112]	; 0x70
 8009a80:	4b74      	ldr	r3, [pc, #464]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009a82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a84:	4a73      	ldr	r2, [pc, #460]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009a86:	f043 0301 	orr.w	r3, r3, #1
 8009a8a:	6713      	str	r3, [r2, #112]	; 0x70
 8009a8c:	e00b      	b.n	8009aa6 <HAL_RCC_OscConfig+0x32a>
 8009a8e:	4b71      	ldr	r3, [pc, #452]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a92:	4a70      	ldr	r2, [pc, #448]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009a94:	f023 0301 	bic.w	r3, r3, #1
 8009a98:	6713      	str	r3, [r2, #112]	; 0x70
 8009a9a:	4b6e      	ldr	r3, [pc, #440]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009a9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a9e:	4a6d      	ldr	r2, [pc, #436]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009aa0:	f023 0304 	bic.w	r3, r3, #4
 8009aa4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	689b      	ldr	r3, [r3, #8]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d015      	beq.n	8009ada <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009aae:	f7fb f84f 	bl	8004b50 <HAL_GetTick>
 8009ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009ab4:	e00a      	b.n	8009acc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009ab6:	f7fb f84b 	bl	8004b50 <HAL_GetTick>
 8009aba:	4602      	mov	r2, r0
 8009abc:	693b      	ldr	r3, [r7, #16]
 8009abe:	1ad3      	subs	r3, r2, r3
 8009ac0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d901      	bls.n	8009acc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009ac8:	2303      	movs	r3, #3
 8009aca:	e0bc      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009acc:	4b61      	ldr	r3, [pc, #388]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009ace:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ad0:	f003 0302 	and.w	r3, r3, #2
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d0ee      	beq.n	8009ab6 <HAL_RCC_OscConfig+0x33a>
 8009ad8:	e014      	b.n	8009b04 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009ada:	f7fb f839 	bl	8004b50 <HAL_GetTick>
 8009ade:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009ae0:	e00a      	b.n	8009af8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009ae2:	f7fb f835 	bl	8004b50 <HAL_GetTick>
 8009ae6:	4602      	mov	r2, r0
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	1ad3      	subs	r3, r2, r3
 8009aec:	f241 3288 	movw	r2, #5000	; 0x1388
 8009af0:	4293      	cmp	r3, r2
 8009af2:	d901      	bls.n	8009af8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009af4:	2303      	movs	r3, #3
 8009af6:	e0a6      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009af8:	4b56      	ldr	r3, [pc, #344]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009afc:	f003 0302 	and.w	r3, r3, #2
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d1ee      	bne.n	8009ae2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009b04:	7dfb      	ldrb	r3, [r7, #23]
 8009b06:	2b01      	cmp	r3, #1
 8009b08:	d105      	bne.n	8009b16 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009b0a:	4b52      	ldr	r3, [pc, #328]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b0e:	4a51      	ldr	r2, [pc, #324]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009b10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009b14:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	699b      	ldr	r3, [r3, #24]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	f000 8092 	beq.w	8009c44 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009b20:	4b4c      	ldr	r3, [pc, #304]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009b22:	689b      	ldr	r3, [r3, #8]
 8009b24:	f003 030c 	and.w	r3, r3, #12
 8009b28:	2b08      	cmp	r3, #8
 8009b2a:	d05c      	beq.n	8009be6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	699b      	ldr	r3, [r3, #24]
 8009b30:	2b02      	cmp	r3, #2
 8009b32:	d141      	bne.n	8009bb8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009b34:	4b48      	ldr	r3, [pc, #288]	; (8009c58 <HAL_RCC_OscConfig+0x4dc>)
 8009b36:	2200      	movs	r2, #0
 8009b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b3a:	f7fb f809 	bl	8004b50 <HAL_GetTick>
 8009b3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009b40:	e008      	b.n	8009b54 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009b42:	f7fb f805 	bl	8004b50 <HAL_GetTick>
 8009b46:	4602      	mov	r2, r0
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	1ad3      	subs	r3, r2, r3
 8009b4c:	2b02      	cmp	r3, #2
 8009b4e:	d901      	bls.n	8009b54 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009b50:	2303      	movs	r3, #3
 8009b52:	e078      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009b54:	4b3f      	ldr	r3, [pc, #252]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d1f0      	bne.n	8009b42 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	69da      	ldr	r2, [r3, #28]
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6a1b      	ldr	r3, [r3, #32]
 8009b68:	431a      	orrs	r2, r3
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b6e:	019b      	lsls	r3, r3, #6
 8009b70:	431a      	orrs	r2, r3
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b76:	085b      	lsrs	r3, r3, #1
 8009b78:	3b01      	subs	r3, #1
 8009b7a:	041b      	lsls	r3, r3, #16
 8009b7c:	431a      	orrs	r2, r3
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b82:	061b      	lsls	r3, r3, #24
 8009b84:	4933      	ldr	r1, [pc, #204]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009b86:	4313      	orrs	r3, r2
 8009b88:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009b8a:	4b33      	ldr	r3, [pc, #204]	; (8009c58 <HAL_RCC_OscConfig+0x4dc>)
 8009b8c:	2201      	movs	r2, #1
 8009b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b90:	f7fa ffde 	bl	8004b50 <HAL_GetTick>
 8009b94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009b96:	e008      	b.n	8009baa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009b98:	f7fa ffda 	bl	8004b50 <HAL_GetTick>
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	1ad3      	subs	r3, r2, r3
 8009ba2:	2b02      	cmp	r3, #2
 8009ba4:	d901      	bls.n	8009baa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009ba6:	2303      	movs	r3, #3
 8009ba8:	e04d      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009baa:	4b2a      	ldr	r3, [pc, #168]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d0f0      	beq.n	8009b98 <HAL_RCC_OscConfig+0x41c>
 8009bb6:	e045      	b.n	8009c44 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009bb8:	4b27      	ldr	r3, [pc, #156]	; (8009c58 <HAL_RCC_OscConfig+0x4dc>)
 8009bba:	2200      	movs	r2, #0
 8009bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009bbe:	f7fa ffc7 	bl	8004b50 <HAL_GetTick>
 8009bc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009bc4:	e008      	b.n	8009bd8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009bc6:	f7fa ffc3 	bl	8004b50 <HAL_GetTick>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	1ad3      	subs	r3, r2, r3
 8009bd0:	2b02      	cmp	r3, #2
 8009bd2:	d901      	bls.n	8009bd8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009bd4:	2303      	movs	r3, #3
 8009bd6:	e036      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009bd8:	4b1e      	ldr	r3, [pc, #120]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d1f0      	bne.n	8009bc6 <HAL_RCC_OscConfig+0x44a>
 8009be4:	e02e      	b.n	8009c44 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	699b      	ldr	r3, [r3, #24]
 8009bea:	2b01      	cmp	r3, #1
 8009bec:	d101      	bne.n	8009bf2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009bee:	2301      	movs	r3, #1
 8009bf0:	e029      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009bf2:	4b18      	ldr	r3, [pc, #96]	; (8009c54 <HAL_RCC_OscConfig+0x4d8>)
 8009bf4:	685b      	ldr	r3, [r3, #4]
 8009bf6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	69db      	ldr	r3, [r3, #28]
 8009c02:	429a      	cmp	r2, r3
 8009c04:	d11c      	bne.n	8009c40 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009c10:	429a      	cmp	r2, r3
 8009c12:	d115      	bne.n	8009c40 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009c14:	68fa      	ldr	r2, [r7, #12]
 8009c16:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009c1a:	4013      	ands	r3, r2
 8009c1c:	687a      	ldr	r2, [r7, #4]
 8009c1e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d10d      	bne.n	8009c40 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009c2e:	429a      	cmp	r2, r3
 8009c30:	d106      	bne.n	8009c40 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d001      	beq.n	8009c44 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8009c40:	2301      	movs	r3, #1
 8009c42:	e000      	b.n	8009c46 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8009c44:	2300      	movs	r3, #0
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3718      	adds	r7, #24
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}
 8009c4e:	bf00      	nop
 8009c50:	40007000 	.word	0x40007000
 8009c54:	40023800 	.word	0x40023800
 8009c58:	42470060 	.word	0x42470060

08009c5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b084      	sub	sp, #16
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
 8009c64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d101      	bne.n	8009c70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	e0cc      	b.n	8009e0a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009c70:	4b68      	ldr	r3, [pc, #416]	; (8009e14 <HAL_RCC_ClockConfig+0x1b8>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f003 030f 	and.w	r3, r3, #15
 8009c78:	683a      	ldr	r2, [r7, #0]
 8009c7a:	429a      	cmp	r2, r3
 8009c7c:	d90c      	bls.n	8009c98 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c7e:	4b65      	ldr	r3, [pc, #404]	; (8009e14 <HAL_RCC_ClockConfig+0x1b8>)
 8009c80:	683a      	ldr	r2, [r7, #0]
 8009c82:	b2d2      	uxtb	r2, r2
 8009c84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c86:	4b63      	ldr	r3, [pc, #396]	; (8009e14 <HAL_RCC_ClockConfig+0x1b8>)
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f003 030f 	and.w	r3, r3, #15
 8009c8e:	683a      	ldr	r2, [r7, #0]
 8009c90:	429a      	cmp	r2, r3
 8009c92:	d001      	beq.n	8009c98 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009c94:	2301      	movs	r3, #1
 8009c96:	e0b8      	b.n	8009e0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f003 0302 	and.w	r3, r3, #2
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d020      	beq.n	8009ce6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f003 0304 	and.w	r3, r3, #4
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d005      	beq.n	8009cbc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009cb0:	4b59      	ldr	r3, [pc, #356]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	4a58      	ldr	r2, [pc, #352]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009cb6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009cba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f003 0308 	and.w	r3, r3, #8
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d005      	beq.n	8009cd4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009cc8:	4b53      	ldr	r3, [pc, #332]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009cca:	689b      	ldr	r3, [r3, #8]
 8009ccc:	4a52      	ldr	r2, [pc, #328]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009cce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009cd2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009cd4:	4b50      	ldr	r3, [pc, #320]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009cd6:	689b      	ldr	r3, [r3, #8]
 8009cd8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	689b      	ldr	r3, [r3, #8]
 8009ce0:	494d      	ldr	r1, [pc, #308]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f003 0301 	and.w	r3, r3, #1
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d044      	beq.n	8009d7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	685b      	ldr	r3, [r3, #4]
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	d107      	bne.n	8009d0a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009cfa:	4b47      	ldr	r3, [pc, #284]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d119      	bne.n	8009d3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009d06:	2301      	movs	r3, #1
 8009d08:	e07f      	b.n	8009e0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	685b      	ldr	r3, [r3, #4]
 8009d0e:	2b02      	cmp	r3, #2
 8009d10:	d003      	beq.n	8009d1a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009d16:	2b03      	cmp	r3, #3
 8009d18:	d107      	bne.n	8009d2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009d1a:	4b3f      	ldr	r3, [pc, #252]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d109      	bne.n	8009d3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009d26:	2301      	movs	r3, #1
 8009d28:	e06f      	b.n	8009e0a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009d2a:	4b3b      	ldr	r3, [pc, #236]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f003 0302 	and.w	r3, r3, #2
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d101      	bne.n	8009d3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009d36:	2301      	movs	r3, #1
 8009d38:	e067      	b.n	8009e0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009d3a:	4b37      	ldr	r3, [pc, #220]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009d3c:	689b      	ldr	r3, [r3, #8]
 8009d3e:	f023 0203 	bic.w	r2, r3, #3
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	685b      	ldr	r3, [r3, #4]
 8009d46:	4934      	ldr	r1, [pc, #208]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009d48:	4313      	orrs	r3, r2
 8009d4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009d4c:	f7fa ff00 	bl	8004b50 <HAL_GetTick>
 8009d50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d52:	e00a      	b.n	8009d6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009d54:	f7fa fefc 	bl	8004b50 <HAL_GetTick>
 8009d58:	4602      	mov	r2, r0
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	1ad3      	subs	r3, r2, r3
 8009d5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d901      	bls.n	8009d6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009d66:	2303      	movs	r3, #3
 8009d68:	e04f      	b.n	8009e0a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d6a:	4b2b      	ldr	r3, [pc, #172]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009d6c:	689b      	ldr	r3, [r3, #8]
 8009d6e:	f003 020c 	and.w	r2, r3, #12
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	685b      	ldr	r3, [r3, #4]
 8009d76:	009b      	lsls	r3, r3, #2
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	d1eb      	bne.n	8009d54 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009d7c:	4b25      	ldr	r3, [pc, #148]	; (8009e14 <HAL_RCC_ClockConfig+0x1b8>)
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f003 030f 	and.w	r3, r3, #15
 8009d84:	683a      	ldr	r2, [r7, #0]
 8009d86:	429a      	cmp	r2, r3
 8009d88:	d20c      	bcs.n	8009da4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009d8a:	4b22      	ldr	r3, [pc, #136]	; (8009e14 <HAL_RCC_ClockConfig+0x1b8>)
 8009d8c:	683a      	ldr	r2, [r7, #0]
 8009d8e:	b2d2      	uxtb	r2, r2
 8009d90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009d92:	4b20      	ldr	r3, [pc, #128]	; (8009e14 <HAL_RCC_ClockConfig+0x1b8>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	f003 030f 	and.w	r3, r3, #15
 8009d9a:	683a      	ldr	r2, [r7, #0]
 8009d9c:	429a      	cmp	r2, r3
 8009d9e:	d001      	beq.n	8009da4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009da0:	2301      	movs	r3, #1
 8009da2:	e032      	b.n	8009e0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f003 0304 	and.w	r3, r3, #4
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d008      	beq.n	8009dc2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009db0:	4b19      	ldr	r3, [pc, #100]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009db2:	689b      	ldr	r3, [r3, #8]
 8009db4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	68db      	ldr	r3, [r3, #12]
 8009dbc:	4916      	ldr	r1, [pc, #88]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009dbe:	4313      	orrs	r3, r2
 8009dc0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f003 0308 	and.w	r3, r3, #8
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d009      	beq.n	8009de2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009dce:	4b12      	ldr	r3, [pc, #72]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009dd0:	689b      	ldr	r3, [r3, #8]
 8009dd2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	691b      	ldr	r3, [r3, #16]
 8009dda:	00db      	lsls	r3, r3, #3
 8009ddc:	490e      	ldr	r1, [pc, #56]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009dde:	4313      	orrs	r3, r2
 8009de0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009de2:	f000 f821 	bl	8009e28 <HAL_RCC_GetSysClockFreq>
 8009de6:	4601      	mov	r1, r0
 8009de8:	4b0b      	ldr	r3, [pc, #44]	; (8009e18 <HAL_RCC_ClockConfig+0x1bc>)
 8009dea:	689b      	ldr	r3, [r3, #8]
 8009dec:	091b      	lsrs	r3, r3, #4
 8009dee:	f003 030f 	and.w	r3, r3, #15
 8009df2:	4a0a      	ldr	r2, [pc, #40]	; (8009e1c <HAL_RCC_ClockConfig+0x1c0>)
 8009df4:	5cd3      	ldrb	r3, [r2, r3]
 8009df6:	fa21 f303 	lsr.w	r3, r1, r3
 8009dfa:	4a09      	ldr	r2, [pc, #36]	; (8009e20 <HAL_RCC_ClockConfig+0x1c4>)
 8009dfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009dfe:	4b09      	ldr	r3, [pc, #36]	; (8009e24 <HAL_RCC_ClockConfig+0x1c8>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	4618      	mov	r0, r3
 8009e04:	f7f7 fd66 	bl	80018d4 <HAL_InitTick>

  return HAL_OK;
 8009e08:	2300      	movs	r3, #0
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3710      	adds	r7, #16
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}
 8009e12:	bf00      	nop
 8009e14:	40023c00 	.word	0x40023c00
 8009e18:	40023800 	.word	0x40023800
 8009e1c:	0800fac8 	.word	0x0800fac8
 8009e20:	20000008 	.word	0x20000008
 8009e24:	2000000c 	.word	0x2000000c

08009e28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009e28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e2a:	b085      	sub	sp, #20
 8009e2c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	607b      	str	r3, [r7, #4]
 8009e32:	2300      	movs	r3, #0
 8009e34:	60fb      	str	r3, [r7, #12]
 8009e36:	2300      	movs	r3, #0
 8009e38:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009e3e:	4b63      	ldr	r3, [pc, #396]	; (8009fcc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009e40:	689b      	ldr	r3, [r3, #8]
 8009e42:	f003 030c 	and.w	r3, r3, #12
 8009e46:	2b04      	cmp	r3, #4
 8009e48:	d007      	beq.n	8009e5a <HAL_RCC_GetSysClockFreq+0x32>
 8009e4a:	2b08      	cmp	r3, #8
 8009e4c:	d008      	beq.n	8009e60 <HAL_RCC_GetSysClockFreq+0x38>
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	f040 80b4 	bne.w	8009fbc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009e54:	4b5e      	ldr	r3, [pc, #376]	; (8009fd0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009e56:	60bb      	str	r3, [r7, #8]
       break;
 8009e58:	e0b3      	b.n	8009fc2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009e5a:	4b5e      	ldr	r3, [pc, #376]	; (8009fd4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8009e5c:	60bb      	str	r3, [r7, #8]
      break;
 8009e5e:	e0b0      	b.n	8009fc2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009e60:	4b5a      	ldr	r3, [pc, #360]	; (8009fcc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009e68:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009e6a:	4b58      	ldr	r3, [pc, #352]	; (8009fcc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009e6c:	685b      	ldr	r3, [r3, #4]
 8009e6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d04a      	beq.n	8009f0c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009e76:	4b55      	ldr	r3, [pc, #340]	; (8009fcc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009e78:	685b      	ldr	r3, [r3, #4]
 8009e7a:	099b      	lsrs	r3, r3, #6
 8009e7c:	f04f 0400 	mov.w	r4, #0
 8009e80:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009e84:	f04f 0200 	mov.w	r2, #0
 8009e88:	ea03 0501 	and.w	r5, r3, r1
 8009e8c:	ea04 0602 	and.w	r6, r4, r2
 8009e90:	4629      	mov	r1, r5
 8009e92:	4632      	mov	r2, r6
 8009e94:	f04f 0300 	mov.w	r3, #0
 8009e98:	f04f 0400 	mov.w	r4, #0
 8009e9c:	0154      	lsls	r4, r2, #5
 8009e9e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009ea2:	014b      	lsls	r3, r1, #5
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	4622      	mov	r2, r4
 8009ea8:	1b49      	subs	r1, r1, r5
 8009eaa:	eb62 0206 	sbc.w	r2, r2, r6
 8009eae:	f04f 0300 	mov.w	r3, #0
 8009eb2:	f04f 0400 	mov.w	r4, #0
 8009eb6:	0194      	lsls	r4, r2, #6
 8009eb8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009ebc:	018b      	lsls	r3, r1, #6
 8009ebe:	1a5b      	subs	r3, r3, r1
 8009ec0:	eb64 0402 	sbc.w	r4, r4, r2
 8009ec4:	f04f 0100 	mov.w	r1, #0
 8009ec8:	f04f 0200 	mov.w	r2, #0
 8009ecc:	00e2      	lsls	r2, r4, #3
 8009ece:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009ed2:	00d9      	lsls	r1, r3, #3
 8009ed4:	460b      	mov	r3, r1
 8009ed6:	4614      	mov	r4, r2
 8009ed8:	195b      	adds	r3, r3, r5
 8009eda:	eb44 0406 	adc.w	r4, r4, r6
 8009ede:	f04f 0100 	mov.w	r1, #0
 8009ee2:	f04f 0200 	mov.w	r2, #0
 8009ee6:	0262      	lsls	r2, r4, #9
 8009ee8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8009eec:	0259      	lsls	r1, r3, #9
 8009eee:	460b      	mov	r3, r1
 8009ef0:	4614      	mov	r4, r2
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	4621      	mov	r1, r4
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	f04f 0400 	mov.w	r4, #0
 8009efc:	461a      	mov	r2, r3
 8009efe:	4623      	mov	r3, r4
 8009f00:	f7f6 f96e 	bl	80001e0 <__aeabi_uldivmod>
 8009f04:	4603      	mov	r3, r0
 8009f06:	460c      	mov	r4, r1
 8009f08:	60fb      	str	r3, [r7, #12]
 8009f0a:	e049      	b.n	8009fa0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009f0c:	4b2f      	ldr	r3, [pc, #188]	; (8009fcc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009f0e:	685b      	ldr	r3, [r3, #4]
 8009f10:	099b      	lsrs	r3, r3, #6
 8009f12:	f04f 0400 	mov.w	r4, #0
 8009f16:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009f1a:	f04f 0200 	mov.w	r2, #0
 8009f1e:	ea03 0501 	and.w	r5, r3, r1
 8009f22:	ea04 0602 	and.w	r6, r4, r2
 8009f26:	4629      	mov	r1, r5
 8009f28:	4632      	mov	r2, r6
 8009f2a:	f04f 0300 	mov.w	r3, #0
 8009f2e:	f04f 0400 	mov.w	r4, #0
 8009f32:	0154      	lsls	r4, r2, #5
 8009f34:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009f38:	014b      	lsls	r3, r1, #5
 8009f3a:	4619      	mov	r1, r3
 8009f3c:	4622      	mov	r2, r4
 8009f3e:	1b49      	subs	r1, r1, r5
 8009f40:	eb62 0206 	sbc.w	r2, r2, r6
 8009f44:	f04f 0300 	mov.w	r3, #0
 8009f48:	f04f 0400 	mov.w	r4, #0
 8009f4c:	0194      	lsls	r4, r2, #6
 8009f4e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009f52:	018b      	lsls	r3, r1, #6
 8009f54:	1a5b      	subs	r3, r3, r1
 8009f56:	eb64 0402 	sbc.w	r4, r4, r2
 8009f5a:	f04f 0100 	mov.w	r1, #0
 8009f5e:	f04f 0200 	mov.w	r2, #0
 8009f62:	00e2      	lsls	r2, r4, #3
 8009f64:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009f68:	00d9      	lsls	r1, r3, #3
 8009f6a:	460b      	mov	r3, r1
 8009f6c:	4614      	mov	r4, r2
 8009f6e:	195b      	adds	r3, r3, r5
 8009f70:	eb44 0406 	adc.w	r4, r4, r6
 8009f74:	f04f 0100 	mov.w	r1, #0
 8009f78:	f04f 0200 	mov.w	r2, #0
 8009f7c:	02a2      	lsls	r2, r4, #10
 8009f7e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009f82:	0299      	lsls	r1, r3, #10
 8009f84:	460b      	mov	r3, r1
 8009f86:	4614      	mov	r4, r2
 8009f88:	4618      	mov	r0, r3
 8009f8a:	4621      	mov	r1, r4
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	f04f 0400 	mov.w	r4, #0
 8009f92:	461a      	mov	r2, r3
 8009f94:	4623      	mov	r3, r4
 8009f96:	f7f6 f923 	bl	80001e0 <__aeabi_uldivmod>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	460c      	mov	r4, r1
 8009f9e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009fa0:	4b0a      	ldr	r3, [pc, #40]	; (8009fcc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009fa2:	685b      	ldr	r3, [r3, #4]
 8009fa4:	0c1b      	lsrs	r3, r3, #16
 8009fa6:	f003 0303 	and.w	r3, r3, #3
 8009faa:	3301      	adds	r3, #1
 8009fac:	005b      	lsls	r3, r3, #1
 8009fae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009fb0:	68fa      	ldr	r2, [r7, #12]
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fb8:	60bb      	str	r3, [r7, #8]
      break;
 8009fba:	e002      	b.n	8009fc2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009fbc:	4b04      	ldr	r3, [pc, #16]	; (8009fd0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009fbe:	60bb      	str	r3, [r7, #8]
      break;
 8009fc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009fc2:	68bb      	ldr	r3, [r7, #8]
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	3714      	adds	r7, #20
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fcc:	40023800 	.word	0x40023800
 8009fd0:	00f42400 	.word	0x00f42400
 8009fd4:	007a1200 	.word	0x007a1200

08009fd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009fd8:	b480      	push	{r7}
 8009fda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009fdc:	4b03      	ldr	r3, [pc, #12]	; (8009fec <HAL_RCC_GetHCLKFreq+0x14>)
 8009fde:	681b      	ldr	r3, [r3, #0]
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe8:	4770      	bx	lr
 8009fea:	bf00      	nop
 8009fec:	20000008 	.word	0x20000008

08009ff0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009ff4:	f7ff fff0 	bl	8009fd8 <HAL_RCC_GetHCLKFreq>
 8009ff8:	4601      	mov	r1, r0
 8009ffa:	4b05      	ldr	r3, [pc, #20]	; (800a010 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009ffc:	689b      	ldr	r3, [r3, #8]
 8009ffe:	0a9b      	lsrs	r3, r3, #10
 800a000:	f003 0307 	and.w	r3, r3, #7
 800a004:	4a03      	ldr	r2, [pc, #12]	; (800a014 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a006:	5cd3      	ldrb	r3, [r2, r3]
 800a008:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	bd80      	pop	{r7, pc}
 800a010:	40023800 	.word	0x40023800
 800a014:	0800fad8 	.word	0x0800fad8

0800a018 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a018:	b480      	push	{r7}
 800a01a:	b083      	sub	sp, #12
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
 800a020:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	220f      	movs	r2, #15
 800a026:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a028:	4b12      	ldr	r3, [pc, #72]	; (800a074 <HAL_RCC_GetClockConfig+0x5c>)
 800a02a:	689b      	ldr	r3, [r3, #8]
 800a02c:	f003 0203 	and.w	r2, r3, #3
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a034:	4b0f      	ldr	r3, [pc, #60]	; (800a074 <HAL_RCC_GetClockConfig+0x5c>)
 800a036:	689b      	ldr	r3, [r3, #8]
 800a038:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a040:	4b0c      	ldr	r3, [pc, #48]	; (800a074 <HAL_RCC_GetClockConfig+0x5c>)
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a04c:	4b09      	ldr	r3, [pc, #36]	; (800a074 <HAL_RCC_GetClockConfig+0x5c>)
 800a04e:	689b      	ldr	r3, [r3, #8]
 800a050:	08db      	lsrs	r3, r3, #3
 800a052:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a05a:	4b07      	ldr	r3, [pc, #28]	; (800a078 <HAL_RCC_GetClockConfig+0x60>)
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f003 020f 	and.w	r2, r3, #15
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	601a      	str	r2, [r3, #0]
}
 800a066:	bf00      	nop
 800a068:	370c      	adds	r7, #12
 800a06a:	46bd      	mov	sp, r7
 800a06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a070:	4770      	bx	lr
 800a072:	bf00      	nop
 800a074:	40023800 	.word	0x40023800
 800a078:	40023c00 	.word	0x40023c00

0800a07c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b082      	sub	sp, #8
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d101      	bne.n	800a08e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a08a:	2301      	movs	r3, #1
 800a08c:	e01d      	b.n	800a0ca <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a094:	b2db      	uxtb	r3, r3
 800a096:	2b00      	cmp	r3, #0
 800a098:	d106      	bne.n	800a0a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2200      	movs	r2, #0
 800a09e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 f815 	bl	800a0d2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2202      	movs	r2, #2
 800a0ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681a      	ldr	r2, [r3, #0]
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	3304      	adds	r3, #4
 800a0b8:	4619      	mov	r1, r3
 800a0ba:	4610      	mov	r0, r2
 800a0bc:	f000 f968 	bl	800a390 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2201      	movs	r2, #1
 800a0c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a0c8:	2300      	movs	r3, #0
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3708      	adds	r7, #8
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}

0800a0d2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a0d2:	b480      	push	{r7}
 800a0d4:	b083      	sub	sp, #12
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a0da:	bf00      	nop
 800a0dc:	370c      	adds	r7, #12
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e4:	4770      	bx	lr

0800a0e6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a0e6:	b480      	push	{r7}
 800a0e8:	b085      	sub	sp, #20
 800a0ea:	af00      	add	r7, sp, #0
 800a0ec:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	68da      	ldr	r2, [r3, #12]
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f042 0201 	orr.w	r2, r2, #1
 800a0fc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	689b      	ldr	r3, [r3, #8]
 800a104:	f003 0307 	and.w	r3, r3, #7
 800a108:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	2b06      	cmp	r3, #6
 800a10e:	d007      	beq.n	800a120 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	681a      	ldr	r2, [r3, #0]
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f042 0201 	orr.w	r2, r2, #1
 800a11e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a120:	2300      	movs	r3, #0
}
 800a122:	4618      	mov	r0, r3
 800a124:	3714      	adds	r7, #20
 800a126:	46bd      	mov	sp, r7
 800a128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12c:	4770      	bx	lr

0800a12e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a12e:	b580      	push	{r7, lr}
 800a130:	b082      	sub	sp, #8
 800a132:	af00      	add	r7, sp, #0
 800a134:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	691b      	ldr	r3, [r3, #16]
 800a13c:	f003 0302 	and.w	r3, r3, #2
 800a140:	2b02      	cmp	r3, #2
 800a142:	d122      	bne.n	800a18a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	68db      	ldr	r3, [r3, #12]
 800a14a:	f003 0302 	and.w	r3, r3, #2
 800a14e:	2b02      	cmp	r3, #2
 800a150:	d11b      	bne.n	800a18a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f06f 0202 	mvn.w	r2, #2
 800a15a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2201      	movs	r2, #1
 800a160:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	699b      	ldr	r3, [r3, #24]
 800a168:	f003 0303 	and.w	r3, r3, #3
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d003      	beq.n	800a178 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a170:	6878      	ldr	r0, [r7, #4]
 800a172:	f000 f8ee 	bl	800a352 <HAL_TIM_IC_CaptureCallback>
 800a176:	e005      	b.n	800a184 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f000 f8e0 	bl	800a33e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f000 f8f1 	bl	800a366 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2200      	movs	r2, #0
 800a188:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	691b      	ldr	r3, [r3, #16]
 800a190:	f003 0304 	and.w	r3, r3, #4
 800a194:	2b04      	cmp	r3, #4
 800a196:	d122      	bne.n	800a1de <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	68db      	ldr	r3, [r3, #12]
 800a19e:	f003 0304 	and.w	r3, r3, #4
 800a1a2:	2b04      	cmp	r3, #4
 800a1a4:	d11b      	bne.n	800a1de <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	f06f 0204 	mvn.w	r2, #4
 800a1ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2202      	movs	r2, #2
 800a1b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	699b      	ldr	r3, [r3, #24]
 800a1bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d003      	beq.n	800a1cc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	f000 f8c4 	bl	800a352 <HAL_TIM_IC_CaptureCallback>
 800a1ca:	e005      	b.n	800a1d8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f000 f8b6 	bl	800a33e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f000 f8c7 	bl	800a366 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	691b      	ldr	r3, [r3, #16]
 800a1e4:	f003 0308 	and.w	r3, r3, #8
 800a1e8:	2b08      	cmp	r3, #8
 800a1ea:	d122      	bne.n	800a232 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	68db      	ldr	r3, [r3, #12]
 800a1f2:	f003 0308 	and.w	r3, r3, #8
 800a1f6:	2b08      	cmp	r3, #8
 800a1f8:	d11b      	bne.n	800a232 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	f06f 0208 	mvn.w	r2, #8
 800a202:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2204      	movs	r2, #4
 800a208:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	69db      	ldr	r3, [r3, #28]
 800a210:	f003 0303 	and.w	r3, r3, #3
 800a214:	2b00      	cmp	r3, #0
 800a216:	d003      	beq.n	800a220 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f000 f89a 	bl	800a352 <HAL_TIM_IC_CaptureCallback>
 800a21e:	e005      	b.n	800a22c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	f000 f88c 	bl	800a33e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f000 f89d 	bl	800a366 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2200      	movs	r2, #0
 800a230:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	691b      	ldr	r3, [r3, #16]
 800a238:	f003 0310 	and.w	r3, r3, #16
 800a23c:	2b10      	cmp	r3, #16
 800a23e:	d122      	bne.n	800a286 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	68db      	ldr	r3, [r3, #12]
 800a246:	f003 0310 	and.w	r3, r3, #16
 800a24a:	2b10      	cmp	r3, #16
 800a24c:	d11b      	bne.n	800a286 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	f06f 0210 	mvn.w	r2, #16
 800a256:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2208      	movs	r2, #8
 800a25c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	69db      	ldr	r3, [r3, #28]
 800a264:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d003      	beq.n	800a274 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f000 f870 	bl	800a352 <HAL_TIM_IC_CaptureCallback>
 800a272:	e005      	b.n	800a280 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f000 f862 	bl	800a33e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f000 f873 	bl	800a366 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2200      	movs	r2, #0
 800a284:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	691b      	ldr	r3, [r3, #16]
 800a28c:	f003 0301 	and.w	r3, r3, #1
 800a290:	2b01      	cmp	r3, #1
 800a292:	d10e      	bne.n	800a2b2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	68db      	ldr	r3, [r3, #12]
 800a29a:	f003 0301 	and.w	r3, r3, #1
 800a29e:	2b01      	cmp	r3, #1
 800a2a0:	d107      	bne.n	800a2b2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	f06f 0201 	mvn.w	r2, #1
 800a2aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f7f6 fd45 	bl	8000d3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	691b      	ldr	r3, [r3, #16]
 800a2b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2bc:	2b80      	cmp	r3, #128	; 0x80
 800a2be:	d10e      	bne.n	800a2de <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	68db      	ldr	r3, [r3, #12]
 800a2c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2ca:	2b80      	cmp	r3, #128	; 0x80
 800a2cc:	d107      	bne.n	800a2de <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a2d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a2d8:	6878      	ldr	r0, [r7, #4]
 800a2da:	f000 f903 	bl	800a4e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	691b      	ldr	r3, [r3, #16]
 800a2e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2e8:	2b40      	cmp	r3, #64	; 0x40
 800a2ea:	d10e      	bne.n	800a30a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	68db      	ldr	r3, [r3, #12]
 800a2f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2f6:	2b40      	cmp	r3, #64	; 0x40
 800a2f8:	d107      	bne.n	800a30a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a302:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f000 f838 	bl	800a37a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	691b      	ldr	r3, [r3, #16]
 800a310:	f003 0320 	and.w	r3, r3, #32
 800a314:	2b20      	cmp	r3, #32
 800a316:	d10e      	bne.n	800a336 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	68db      	ldr	r3, [r3, #12]
 800a31e:	f003 0320 	and.w	r3, r3, #32
 800a322:	2b20      	cmp	r3, #32
 800a324:	d107      	bne.n	800a336 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f06f 0220 	mvn.w	r2, #32
 800a32e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a330:	6878      	ldr	r0, [r7, #4]
 800a332:	f000 f8cd 	bl	800a4d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a336:	bf00      	nop
 800a338:	3708      	adds	r7, #8
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}

0800a33e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a33e:	b480      	push	{r7}
 800a340:	b083      	sub	sp, #12
 800a342:	af00      	add	r7, sp, #0
 800a344:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a346:	bf00      	nop
 800a348:	370c      	adds	r7, #12
 800a34a:	46bd      	mov	sp, r7
 800a34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a350:	4770      	bx	lr

0800a352 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a352:	b480      	push	{r7}
 800a354:	b083      	sub	sp, #12
 800a356:	af00      	add	r7, sp, #0
 800a358:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a35a:	bf00      	nop
 800a35c:	370c      	adds	r7, #12
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr

0800a366 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a366:	b480      	push	{r7}
 800a368:	b083      	sub	sp, #12
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a36e:	bf00      	nop
 800a370:	370c      	adds	r7, #12
 800a372:	46bd      	mov	sp, r7
 800a374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a378:	4770      	bx	lr

0800a37a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a37a:	b480      	push	{r7}
 800a37c:	b083      	sub	sp, #12
 800a37e:	af00      	add	r7, sp, #0
 800a380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a382:	bf00      	nop
 800a384:	370c      	adds	r7, #12
 800a386:	46bd      	mov	sp, r7
 800a388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38c:	4770      	bx	lr
	...

0800a390 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a390:	b480      	push	{r7}
 800a392:	b085      	sub	sp, #20
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
 800a398:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	4a40      	ldr	r2, [pc, #256]	; (800a4a4 <TIM_Base_SetConfig+0x114>)
 800a3a4:	4293      	cmp	r3, r2
 800a3a6:	d013      	beq.n	800a3d0 <TIM_Base_SetConfig+0x40>
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3ae:	d00f      	beq.n	800a3d0 <TIM_Base_SetConfig+0x40>
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	4a3d      	ldr	r2, [pc, #244]	; (800a4a8 <TIM_Base_SetConfig+0x118>)
 800a3b4:	4293      	cmp	r3, r2
 800a3b6:	d00b      	beq.n	800a3d0 <TIM_Base_SetConfig+0x40>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	4a3c      	ldr	r2, [pc, #240]	; (800a4ac <TIM_Base_SetConfig+0x11c>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d007      	beq.n	800a3d0 <TIM_Base_SetConfig+0x40>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	4a3b      	ldr	r2, [pc, #236]	; (800a4b0 <TIM_Base_SetConfig+0x120>)
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	d003      	beq.n	800a3d0 <TIM_Base_SetConfig+0x40>
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	4a3a      	ldr	r2, [pc, #232]	; (800a4b4 <TIM_Base_SetConfig+0x124>)
 800a3cc:	4293      	cmp	r3, r2
 800a3ce:	d108      	bne.n	800a3e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	68fa      	ldr	r2, [r7, #12]
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	4a2f      	ldr	r2, [pc, #188]	; (800a4a4 <TIM_Base_SetConfig+0x114>)
 800a3e6:	4293      	cmp	r3, r2
 800a3e8:	d02b      	beq.n	800a442 <TIM_Base_SetConfig+0xb2>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3f0:	d027      	beq.n	800a442 <TIM_Base_SetConfig+0xb2>
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	4a2c      	ldr	r2, [pc, #176]	; (800a4a8 <TIM_Base_SetConfig+0x118>)
 800a3f6:	4293      	cmp	r3, r2
 800a3f8:	d023      	beq.n	800a442 <TIM_Base_SetConfig+0xb2>
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	4a2b      	ldr	r2, [pc, #172]	; (800a4ac <TIM_Base_SetConfig+0x11c>)
 800a3fe:	4293      	cmp	r3, r2
 800a400:	d01f      	beq.n	800a442 <TIM_Base_SetConfig+0xb2>
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	4a2a      	ldr	r2, [pc, #168]	; (800a4b0 <TIM_Base_SetConfig+0x120>)
 800a406:	4293      	cmp	r3, r2
 800a408:	d01b      	beq.n	800a442 <TIM_Base_SetConfig+0xb2>
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	4a29      	ldr	r2, [pc, #164]	; (800a4b4 <TIM_Base_SetConfig+0x124>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d017      	beq.n	800a442 <TIM_Base_SetConfig+0xb2>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	4a28      	ldr	r2, [pc, #160]	; (800a4b8 <TIM_Base_SetConfig+0x128>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d013      	beq.n	800a442 <TIM_Base_SetConfig+0xb2>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	4a27      	ldr	r2, [pc, #156]	; (800a4bc <TIM_Base_SetConfig+0x12c>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d00f      	beq.n	800a442 <TIM_Base_SetConfig+0xb2>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	4a26      	ldr	r2, [pc, #152]	; (800a4c0 <TIM_Base_SetConfig+0x130>)
 800a426:	4293      	cmp	r3, r2
 800a428:	d00b      	beq.n	800a442 <TIM_Base_SetConfig+0xb2>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	4a25      	ldr	r2, [pc, #148]	; (800a4c4 <TIM_Base_SetConfig+0x134>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d007      	beq.n	800a442 <TIM_Base_SetConfig+0xb2>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	4a24      	ldr	r2, [pc, #144]	; (800a4c8 <TIM_Base_SetConfig+0x138>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d003      	beq.n	800a442 <TIM_Base_SetConfig+0xb2>
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	4a23      	ldr	r2, [pc, #140]	; (800a4cc <TIM_Base_SetConfig+0x13c>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d108      	bne.n	800a454 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a448:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	68db      	ldr	r3, [r3, #12]
 800a44e:	68fa      	ldr	r2, [r7, #12]
 800a450:	4313      	orrs	r3, r2
 800a452:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	695b      	ldr	r3, [r3, #20]
 800a45e:	4313      	orrs	r3, r2
 800a460:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	68fa      	ldr	r2, [r7, #12]
 800a466:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	689a      	ldr	r2, [r3, #8]
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	681a      	ldr	r2, [r3, #0]
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	4a0a      	ldr	r2, [pc, #40]	; (800a4a4 <TIM_Base_SetConfig+0x114>)
 800a47c:	4293      	cmp	r3, r2
 800a47e:	d003      	beq.n	800a488 <TIM_Base_SetConfig+0xf8>
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	4a0c      	ldr	r2, [pc, #48]	; (800a4b4 <TIM_Base_SetConfig+0x124>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d103      	bne.n	800a490 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	691a      	ldr	r2, [r3, #16]
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2201      	movs	r2, #1
 800a494:	615a      	str	r2, [r3, #20]
}
 800a496:	bf00      	nop
 800a498:	3714      	adds	r7, #20
 800a49a:	46bd      	mov	sp, r7
 800a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a0:	4770      	bx	lr
 800a4a2:	bf00      	nop
 800a4a4:	40010000 	.word	0x40010000
 800a4a8:	40000400 	.word	0x40000400
 800a4ac:	40000800 	.word	0x40000800
 800a4b0:	40000c00 	.word	0x40000c00
 800a4b4:	40010400 	.word	0x40010400
 800a4b8:	40014000 	.word	0x40014000
 800a4bc:	40014400 	.word	0x40014400
 800a4c0:	40014800 	.word	0x40014800
 800a4c4:	40001800 	.word	0x40001800
 800a4c8:	40001c00 	.word	0x40001c00
 800a4cc:	40002000 	.word	0x40002000

0800a4d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b083      	sub	sp, #12
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a4d8:	bf00      	nop
 800a4da:	370c      	adds	r7, #12
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr

0800a4e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b083      	sub	sp, #12
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a4ec:	bf00      	nop
 800a4ee:	370c      	adds	r7, #12
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f6:	4770      	bx	lr

0800a4f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a4f8:	b084      	sub	sp, #16
 800a4fa:	b580      	push	{r7, lr}
 800a4fc:	b084      	sub	sp, #16
 800a4fe:	af00      	add	r7, sp, #0
 800a500:	6078      	str	r0, [r7, #4]
 800a502:	f107 001c 	add.w	r0, r7, #28
 800a506:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a50a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a50c:	2b01      	cmp	r3, #1
 800a50e:	d122      	bne.n	800a556 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a514:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	68db      	ldr	r3, [r3, #12]
 800a520:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a524:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a528:	687a      	ldr	r2, [r7, #4]
 800a52a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	68db      	ldr	r3, [r3, #12]
 800a530:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a538:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	d105      	bne.n	800a54a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	68db      	ldr	r3, [r3, #12]
 800a542:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	f001 fac6 	bl	800badc <USB_CoreReset>
 800a550:	4603      	mov	r3, r0
 800a552:	73fb      	strb	r3, [r7, #15]
 800a554:	e01a      	b.n	800a58c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	68db      	ldr	r3, [r3, #12]
 800a55a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f001 faba 	bl	800badc <USB_CoreReset>
 800a568:	4603      	mov	r3, r0
 800a56a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a56c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d106      	bne.n	800a580 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a576:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	639a      	str	r2, [r3, #56]	; 0x38
 800a57e:	e005      	b.n	800a58c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a584:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a58c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a58e:	2b01      	cmp	r3, #1
 800a590:	d10b      	bne.n	800a5aa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	689b      	ldr	r3, [r3, #8]
 800a596:	f043 0206 	orr.w	r2, r3, #6
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	689b      	ldr	r3, [r3, #8]
 800a5a2:	f043 0220 	orr.w	r2, r3, #32
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a5aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	3710      	adds	r7, #16
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a5b6:	b004      	add	sp, #16
 800a5b8:	4770      	bx	lr
	...

0800a5bc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b087      	sub	sp, #28
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	60f8      	str	r0, [r7, #12]
 800a5c4:	60b9      	str	r1, [r7, #8]
 800a5c6:	4613      	mov	r3, r2
 800a5c8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a5ca:	79fb      	ldrb	r3, [r7, #7]
 800a5cc:	2b02      	cmp	r3, #2
 800a5ce:	d165      	bne.n	800a69c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a5d0:	68bb      	ldr	r3, [r7, #8]
 800a5d2:	4a41      	ldr	r2, [pc, #260]	; (800a6d8 <USB_SetTurnaroundTime+0x11c>)
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d906      	bls.n	800a5e6 <USB_SetTurnaroundTime+0x2a>
 800a5d8:	68bb      	ldr	r3, [r7, #8]
 800a5da:	4a40      	ldr	r2, [pc, #256]	; (800a6dc <USB_SetTurnaroundTime+0x120>)
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d802      	bhi.n	800a5e6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a5e0:	230f      	movs	r3, #15
 800a5e2:	617b      	str	r3, [r7, #20]
 800a5e4:	e062      	b.n	800a6ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a5e6:	68bb      	ldr	r3, [r7, #8]
 800a5e8:	4a3c      	ldr	r2, [pc, #240]	; (800a6dc <USB_SetTurnaroundTime+0x120>)
 800a5ea:	4293      	cmp	r3, r2
 800a5ec:	d906      	bls.n	800a5fc <USB_SetTurnaroundTime+0x40>
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	4a3b      	ldr	r2, [pc, #236]	; (800a6e0 <USB_SetTurnaroundTime+0x124>)
 800a5f2:	4293      	cmp	r3, r2
 800a5f4:	d802      	bhi.n	800a5fc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a5f6:	230e      	movs	r3, #14
 800a5f8:	617b      	str	r3, [r7, #20]
 800a5fa:	e057      	b.n	800a6ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a5fc:	68bb      	ldr	r3, [r7, #8]
 800a5fe:	4a38      	ldr	r2, [pc, #224]	; (800a6e0 <USB_SetTurnaroundTime+0x124>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d906      	bls.n	800a612 <USB_SetTurnaroundTime+0x56>
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	4a37      	ldr	r2, [pc, #220]	; (800a6e4 <USB_SetTurnaroundTime+0x128>)
 800a608:	4293      	cmp	r3, r2
 800a60a:	d802      	bhi.n	800a612 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a60c:	230d      	movs	r3, #13
 800a60e:	617b      	str	r3, [r7, #20]
 800a610:	e04c      	b.n	800a6ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a612:	68bb      	ldr	r3, [r7, #8]
 800a614:	4a33      	ldr	r2, [pc, #204]	; (800a6e4 <USB_SetTurnaroundTime+0x128>)
 800a616:	4293      	cmp	r3, r2
 800a618:	d906      	bls.n	800a628 <USB_SetTurnaroundTime+0x6c>
 800a61a:	68bb      	ldr	r3, [r7, #8]
 800a61c:	4a32      	ldr	r2, [pc, #200]	; (800a6e8 <USB_SetTurnaroundTime+0x12c>)
 800a61e:	4293      	cmp	r3, r2
 800a620:	d802      	bhi.n	800a628 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a622:	230c      	movs	r3, #12
 800a624:	617b      	str	r3, [r7, #20]
 800a626:	e041      	b.n	800a6ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	4a2f      	ldr	r2, [pc, #188]	; (800a6e8 <USB_SetTurnaroundTime+0x12c>)
 800a62c:	4293      	cmp	r3, r2
 800a62e:	d906      	bls.n	800a63e <USB_SetTurnaroundTime+0x82>
 800a630:	68bb      	ldr	r3, [r7, #8]
 800a632:	4a2e      	ldr	r2, [pc, #184]	; (800a6ec <USB_SetTurnaroundTime+0x130>)
 800a634:	4293      	cmp	r3, r2
 800a636:	d802      	bhi.n	800a63e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a638:	230b      	movs	r3, #11
 800a63a:	617b      	str	r3, [r7, #20]
 800a63c:	e036      	b.n	800a6ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	4a2a      	ldr	r2, [pc, #168]	; (800a6ec <USB_SetTurnaroundTime+0x130>)
 800a642:	4293      	cmp	r3, r2
 800a644:	d906      	bls.n	800a654 <USB_SetTurnaroundTime+0x98>
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	4a29      	ldr	r2, [pc, #164]	; (800a6f0 <USB_SetTurnaroundTime+0x134>)
 800a64a:	4293      	cmp	r3, r2
 800a64c:	d802      	bhi.n	800a654 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a64e:	230a      	movs	r3, #10
 800a650:	617b      	str	r3, [r7, #20]
 800a652:	e02b      	b.n	800a6ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	4a26      	ldr	r2, [pc, #152]	; (800a6f0 <USB_SetTurnaroundTime+0x134>)
 800a658:	4293      	cmp	r3, r2
 800a65a:	d906      	bls.n	800a66a <USB_SetTurnaroundTime+0xae>
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	4a25      	ldr	r2, [pc, #148]	; (800a6f4 <USB_SetTurnaroundTime+0x138>)
 800a660:	4293      	cmp	r3, r2
 800a662:	d802      	bhi.n	800a66a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a664:	2309      	movs	r3, #9
 800a666:	617b      	str	r3, [r7, #20]
 800a668:	e020      	b.n	800a6ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a66a:	68bb      	ldr	r3, [r7, #8]
 800a66c:	4a21      	ldr	r2, [pc, #132]	; (800a6f4 <USB_SetTurnaroundTime+0x138>)
 800a66e:	4293      	cmp	r3, r2
 800a670:	d906      	bls.n	800a680 <USB_SetTurnaroundTime+0xc4>
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	4a20      	ldr	r2, [pc, #128]	; (800a6f8 <USB_SetTurnaroundTime+0x13c>)
 800a676:	4293      	cmp	r3, r2
 800a678:	d802      	bhi.n	800a680 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a67a:	2308      	movs	r3, #8
 800a67c:	617b      	str	r3, [r7, #20]
 800a67e:	e015      	b.n	800a6ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	4a1d      	ldr	r2, [pc, #116]	; (800a6f8 <USB_SetTurnaroundTime+0x13c>)
 800a684:	4293      	cmp	r3, r2
 800a686:	d906      	bls.n	800a696 <USB_SetTurnaroundTime+0xda>
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	4a1c      	ldr	r2, [pc, #112]	; (800a6fc <USB_SetTurnaroundTime+0x140>)
 800a68c:	4293      	cmp	r3, r2
 800a68e:	d802      	bhi.n	800a696 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a690:	2307      	movs	r3, #7
 800a692:	617b      	str	r3, [r7, #20]
 800a694:	e00a      	b.n	800a6ac <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a696:	2306      	movs	r3, #6
 800a698:	617b      	str	r3, [r7, #20]
 800a69a:	e007      	b.n	800a6ac <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a69c:	79fb      	ldrb	r3, [r7, #7]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d102      	bne.n	800a6a8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a6a2:	2309      	movs	r3, #9
 800a6a4:	617b      	str	r3, [r7, #20]
 800a6a6:	e001      	b.n	800a6ac <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a6a8:	2309      	movs	r3, #9
 800a6aa:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	68db      	ldr	r3, [r3, #12]
 800a6b0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	68da      	ldr	r2, [r3, #12]
 800a6bc:	697b      	ldr	r3, [r7, #20]
 800a6be:	029b      	lsls	r3, r3, #10
 800a6c0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800a6c4:	431a      	orrs	r2, r3
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a6ca:	2300      	movs	r3, #0
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	371c      	adds	r7, #28
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d6:	4770      	bx	lr
 800a6d8:	00d8acbf 	.word	0x00d8acbf
 800a6dc:	00e4e1bf 	.word	0x00e4e1bf
 800a6e0:	00f423ff 	.word	0x00f423ff
 800a6e4:	0106737f 	.word	0x0106737f
 800a6e8:	011a499f 	.word	0x011a499f
 800a6ec:	01312cff 	.word	0x01312cff
 800a6f0:	014ca43f 	.word	0x014ca43f
 800a6f4:	016e35ff 	.word	0x016e35ff
 800a6f8:	01a6ab1f 	.word	0x01a6ab1f
 800a6fc:	01e847ff 	.word	0x01e847ff

0800a700 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a700:	b480      	push	{r7}
 800a702:	b083      	sub	sp, #12
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	689b      	ldr	r3, [r3, #8]
 800a70c:	f043 0201 	orr.w	r2, r3, #1
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a714:	2300      	movs	r3, #0
}
 800a716:	4618      	mov	r0, r3
 800a718:	370c      	adds	r7, #12
 800a71a:	46bd      	mov	sp, r7
 800a71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a720:	4770      	bx	lr

0800a722 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a722:	b480      	push	{r7}
 800a724:	b083      	sub	sp, #12
 800a726:	af00      	add	r7, sp, #0
 800a728:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	689b      	ldr	r3, [r3, #8]
 800a72e:	f023 0201 	bic.w	r2, r3, #1
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a736:	2300      	movs	r3, #0
}
 800a738:	4618      	mov	r0, r3
 800a73a:	370c      	adds	r7, #12
 800a73c:	46bd      	mov	sp, r7
 800a73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a742:	4770      	bx	lr

0800a744 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a744:	b580      	push	{r7, lr}
 800a746:	b082      	sub	sp, #8
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
 800a74c:	460b      	mov	r3, r1
 800a74e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	68db      	ldr	r3, [r3, #12]
 800a754:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a75c:	78fb      	ldrb	r3, [r7, #3]
 800a75e:	2b01      	cmp	r3, #1
 800a760:	d106      	bne.n	800a770 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	68db      	ldr	r3, [r3, #12]
 800a766:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	60da      	str	r2, [r3, #12]
 800a76e:	e00b      	b.n	800a788 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a770:	78fb      	ldrb	r3, [r7, #3]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d106      	bne.n	800a784 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	68db      	ldr	r3, [r3, #12]
 800a77a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	60da      	str	r2, [r3, #12]
 800a782:	e001      	b.n	800a788 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a784:	2301      	movs	r3, #1
 800a786:	e003      	b.n	800a790 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a788:	2032      	movs	r0, #50	; 0x32
 800a78a:	f7fa f9ed 	bl	8004b68 <HAL_Delay>

  return HAL_OK;
 800a78e:	2300      	movs	r3, #0
}
 800a790:	4618      	mov	r0, r3
 800a792:	3708      	adds	r7, #8
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}

0800a798 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a798:	b084      	sub	sp, #16
 800a79a:	b580      	push	{r7, lr}
 800a79c:	b086      	sub	sp, #24
 800a79e:	af00      	add	r7, sp, #0
 800a7a0:	6078      	str	r0, [r7, #4]
 800a7a2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a7a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	613b      	str	r3, [r7, #16]
 800a7b6:	e009      	b.n	800a7cc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a7b8:	687a      	ldr	r2, [r7, #4]
 800a7ba:	693b      	ldr	r3, [r7, #16]
 800a7bc:	3340      	adds	r3, #64	; 0x40
 800a7be:	009b      	lsls	r3, r3, #2
 800a7c0:	4413      	add	r3, r2
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a7c6:	693b      	ldr	r3, [r7, #16]
 800a7c8:	3301      	adds	r3, #1
 800a7ca:	613b      	str	r3, [r7, #16]
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	2b0e      	cmp	r3, #14
 800a7d0:	d9f2      	bls.n	800a7b8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a7d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d11c      	bne.n	800a812 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7de:	685b      	ldr	r3, [r3, #4]
 800a7e0:	68fa      	ldr	r2, [r7, #12]
 800a7e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a7e6:	f043 0302 	orr.w	r3, r3, #2
 800a7ea:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7f0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7fc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a808:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	639a      	str	r2, [r3, #56]	; 0x38
 800a810:	e00b      	b.n	800a82a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a816:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a822:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a830:	461a      	mov	r2, r3
 800a832:	2300      	movs	r3, #0
 800a834:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a83c:	4619      	mov	r1, r3
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a844:	461a      	mov	r2, r3
 800a846:	680b      	ldr	r3, [r1, #0]
 800a848:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a84a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a84c:	2b01      	cmp	r3, #1
 800a84e:	d10c      	bne.n	800a86a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a852:	2b00      	cmp	r3, #0
 800a854:	d104      	bne.n	800a860 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a856:	2100      	movs	r1, #0
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f000 f949 	bl	800aaf0 <USB_SetDevSpeed>
 800a85e:	e008      	b.n	800a872 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a860:	2101      	movs	r1, #1
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	f000 f944 	bl	800aaf0 <USB_SetDevSpeed>
 800a868:	e003      	b.n	800a872 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a86a:	2103      	movs	r1, #3
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f000 f93f 	bl	800aaf0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a872:	2110      	movs	r1, #16
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	f000 f8f3 	bl	800aa60 <USB_FlushTxFifo>
 800a87a:	4603      	mov	r3, r0
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d001      	beq.n	800a884 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800a880:	2301      	movs	r3, #1
 800a882:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f000 f911 	bl	800aaac <USB_FlushRxFifo>
 800a88a:	4603      	mov	r3, r0
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d001      	beq.n	800a894 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800a890:	2301      	movs	r3, #1
 800a892:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a89a:	461a      	mov	r2, r3
 800a89c:	2300      	movs	r3, #0
 800a89e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8a6:	461a      	mov	r2, r3
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8b2:	461a      	mov	r2, r3
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	613b      	str	r3, [r7, #16]
 800a8bc:	e043      	b.n	800a946 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a8be:	693b      	ldr	r3, [r7, #16]
 800a8c0:	015a      	lsls	r2, r3, #5
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	4413      	add	r3, r2
 800a8c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a8d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a8d4:	d118      	bne.n	800a908 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d10a      	bne.n	800a8f2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a8dc:	693b      	ldr	r3, [r7, #16]
 800a8de:	015a      	lsls	r2, r3, #5
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	4413      	add	r3, r2
 800a8e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8e8:	461a      	mov	r2, r3
 800a8ea:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a8ee:	6013      	str	r3, [r2, #0]
 800a8f0:	e013      	b.n	800a91a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a8f2:	693b      	ldr	r3, [r7, #16]
 800a8f4:	015a      	lsls	r2, r3, #5
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	4413      	add	r3, r2
 800a8fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8fe:	461a      	mov	r2, r3
 800a900:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a904:	6013      	str	r3, [r2, #0]
 800a906:	e008      	b.n	800a91a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	015a      	lsls	r2, r3, #5
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	4413      	add	r3, r2
 800a910:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a914:	461a      	mov	r2, r3
 800a916:	2300      	movs	r3, #0
 800a918:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a91a:	693b      	ldr	r3, [r7, #16]
 800a91c:	015a      	lsls	r2, r3, #5
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	4413      	add	r3, r2
 800a922:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a926:	461a      	mov	r2, r3
 800a928:	2300      	movs	r3, #0
 800a92a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	015a      	lsls	r2, r3, #5
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	4413      	add	r3, r2
 800a934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a938:	461a      	mov	r2, r3
 800a93a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a93e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	3301      	adds	r3, #1
 800a944:	613b      	str	r3, [r7, #16]
 800a946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a948:	693a      	ldr	r2, [r7, #16]
 800a94a:	429a      	cmp	r2, r3
 800a94c:	d3b7      	bcc.n	800a8be <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a94e:	2300      	movs	r3, #0
 800a950:	613b      	str	r3, [r7, #16]
 800a952:	e043      	b.n	800a9dc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a954:	693b      	ldr	r3, [r7, #16]
 800a956:	015a      	lsls	r2, r3, #5
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	4413      	add	r3, r2
 800a95c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a966:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a96a:	d118      	bne.n	800a99e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800a96c:	693b      	ldr	r3, [r7, #16]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d10a      	bne.n	800a988 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a972:	693b      	ldr	r3, [r7, #16]
 800a974:	015a      	lsls	r2, r3, #5
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	4413      	add	r3, r2
 800a97a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a97e:	461a      	mov	r2, r3
 800a980:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a984:	6013      	str	r3, [r2, #0]
 800a986:	e013      	b.n	800a9b0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a988:	693b      	ldr	r3, [r7, #16]
 800a98a:	015a      	lsls	r2, r3, #5
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	4413      	add	r3, r2
 800a990:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a994:	461a      	mov	r2, r3
 800a996:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a99a:	6013      	str	r3, [r2, #0]
 800a99c:	e008      	b.n	800a9b0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a99e:	693b      	ldr	r3, [r7, #16]
 800a9a0:	015a      	lsls	r2, r3, #5
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	4413      	add	r3, r2
 800a9a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9aa:	461a      	mov	r2, r3
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a9b0:	693b      	ldr	r3, [r7, #16]
 800a9b2:	015a      	lsls	r2, r3, #5
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	4413      	add	r3, r2
 800a9b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9bc:	461a      	mov	r2, r3
 800a9be:	2300      	movs	r3, #0
 800a9c0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a9c2:	693b      	ldr	r3, [r7, #16]
 800a9c4:	015a      	lsls	r2, r3, #5
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	4413      	add	r3, r2
 800a9ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9ce:	461a      	mov	r2, r3
 800a9d0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a9d4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a9d6:	693b      	ldr	r3, [r7, #16]
 800a9d8:	3301      	adds	r3, #1
 800a9da:	613b      	str	r3, [r7, #16]
 800a9dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9de:	693a      	ldr	r2, [r7, #16]
 800a9e0:	429a      	cmp	r2, r3
 800a9e2:	d3b7      	bcc.n	800a954 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9ea:	691b      	ldr	r3, [r3, #16]
 800a9ec:	68fa      	ldr	r2, [r7, #12]
 800a9ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a9f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a9f6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800aa04:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800aa06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d105      	bne.n	800aa18 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	699b      	ldr	r3, [r3, #24]
 800aa10:	f043 0210 	orr.w	r2, r3, #16
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	699a      	ldr	r2, [r3, #24]
 800aa1c:	4b0f      	ldr	r3, [pc, #60]	; (800aa5c <USB_DevInit+0x2c4>)
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	687a      	ldr	r2, [r7, #4]
 800aa22:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800aa24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d005      	beq.n	800aa36 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	699b      	ldr	r3, [r3, #24]
 800aa2e:	f043 0208 	orr.w	r2, r3, #8
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800aa36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa38:	2b01      	cmp	r3, #1
 800aa3a:	d107      	bne.n	800aa4c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	699b      	ldr	r3, [r3, #24]
 800aa40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aa44:	f043 0304 	orr.w	r3, r3, #4
 800aa48:	687a      	ldr	r2, [r7, #4]
 800aa4a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800aa4c:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa4e:	4618      	mov	r0, r3
 800aa50:	3718      	adds	r7, #24
 800aa52:	46bd      	mov	sp, r7
 800aa54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aa58:	b004      	add	sp, #16
 800aa5a:	4770      	bx	lr
 800aa5c:	803c3800 	.word	0x803c3800

0800aa60 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800aa60:	b480      	push	{r7}
 800aa62:	b085      	sub	sp, #20
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
 800aa68:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800aa6e:	683b      	ldr	r3, [r7, #0]
 800aa70:	019b      	lsls	r3, r3, #6
 800aa72:	f043 0220 	orr.w	r2, r3, #32
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	3301      	adds	r3, #1
 800aa7e:	60fb      	str	r3, [r7, #12]
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	4a09      	ldr	r2, [pc, #36]	; (800aaa8 <USB_FlushTxFifo+0x48>)
 800aa84:	4293      	cmp	r3, r2
 800aa86:	d901      	bls.n	800aa8c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800aa88:	2303      	movs	r3, #3
 800aa8a:	e006      	b.n	800aa9a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	691b      	ldr	r3, [r3, #16]
 800aa90:	f003 0320 	and.w	r3, r3, #32
 800aa94:	2b20      	cmp	r3, #32
 800aa96:	d0f0      	beq.n	800aa7a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800aa98:	2300      	movs	r3, #0
}
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	3714      	adds	r7, #20
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa4:	4770      	bx	lr
 800aaa6:	bf00      	nop
 800aaa8:	00030d40 	.word	0x00030d40

0800aaac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800aaac:	b480      	push	{r7}
 800aaae:	b085      	sub	sp, #20
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800aab4:	2300      	movs	r3, #0
 800aab6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2210      	movs	r2, #16
 800aabc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	3301      	adds	r3, #1
 800aac2:	60fb      	str	r3, [r7, #12]
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	4a09      	ldr	r2, [pc, #36]	; (800aaec <USB_FlushRxFifo+0x40>)
 800aac8:	4293      	cmp	r3, r2
 800aaca:	d901      	bls.n	800aad0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800aacc:	2303      	movs	r3, #3
 800aace:	e006      	b.n	800aade <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	691b      	ldr	r3, [r3, #16]
 800aad4:	f003 0310 	and.w	r3, r3, #16
 800aad8:	2b10      	cmp	r3, #16
 800aada:	d0f0      	beq.n	800aabe <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800aadc:	2300      	movs	r3, #0
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3714      	adds	r7, #20
 800aae2:	46bd      	mov	sp, r7
 800aae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae8:	4770      	bx	lr
 800aaea:	bf00      	nop
 800aaec:	00030d40 	.word	0x00030d40

0800aaf0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800aaf0:	b480      	push	{r7}
 800aaf2:	b085      	sub	sp, #20
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
 800aaf8:	460b      	mov	r3, r1
 800aafa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab06:	681a      	ldr	r2, [r3, #0]
 800ab08:	78fb      	ldrb	r3, [r7, #3]
 800ab0a:	68f9      	ldr	r1, [r7, #12]
 800ab0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ab10:	4313      	orrs	r3, r2
 800ab12:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ab14:	2300      	movs	r3, #0
}
 800ab16:	4618      	mov	r0, r3
 800ab18:	3714      	adds	r7, #20
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab20:	4770      	bx	lr

0800ab22 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800ab22:	b480      	push	{r7}
 800ab24:	b087      	sub	sp, #28
 800ab26:	af00      	add	r7, sp, #0
 800ab28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ab2e:	693b      	ldr	r3, [r7, #16]
 800ab30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab34:	689b      	ldr	r3, [r3, #8]
 800ab36:	f003 0306 	and.w	r3, r3, #6
 800ab3a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d102      	bne.n	800ab48 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ab42:	2300      	movs	r3, #0
 800ab44:	75fb      	strb	r3, [r7, #23]
 800ab46:	e00a      	b.n	800ab5e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	2b02      	cmp	r3, #2
 800ab4c:	d002      	beq.n	800ab54 <USB_GetDevSpeed+0x32>
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2b06      	cmp	r3, #6
 800ab52:	d102      	bne.n	800ab5a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ab54:	2302      	movs	r3, #2
 800ab56:	75fb      	strb	r3, [r7, #23]
 800ab58:	e001      	b.n	800ab5e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800ab5a:	230f      	movs	r3, #15
 800ab5c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ab5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab60:	4618      	mov	r0, r3
 800ab62:	371c      	adds	r7, #28
 800ab64:	46bd      	mov	sp, r7
 800ab66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6a:	4770      	bx	lr

0800ab6c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b085      	sub	sp, #20
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
 800ab74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	781b      	ldrb	r3, [r3, #0]
 800ab7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	785b      	ldrb	r3, [r3, #1]
 800ab84:	2b01      	cmp	r3, #1
 800ab86:	d13a      	bne.n	800abfe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab8e:	69da      	ldr	r2, [r3, #28]
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	781b      	ldrb	r3, [r3, #0]
 800ab94:	f003 030f 	and.w	r3, r3, #15
 800ab98:	2101      	movs	r1, #1
 800ab9a:	fa01 f303 	lsl.w	r3, r1, r3
 800ab9e:	b29b      	uxth	r3, r3
 800aba0:	68f9      	ldr	r1, [r7, #12]
 800aba2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aba6:	4313      	orrs	r3, r2
 800aba8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	015a      	lsls	r2, r3, #5
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	4413      	add	r3, r2
 800abb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d155      	bne.n	800ac6c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	015a      	lsls	r2, r3, #5
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	4413      	add	r3, r2
 800abc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abcc:	681a      	ldr	r2, [r3, #0]
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	689b      	ldr	r3, [r3, #8]
 800abd2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	78db      	ldrb	r3, [r3, #3]
 800abda:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800abdc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	059b      	lsls	r3, r3, #22
 800abe2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800abe4:	4313      	orrs	r3, r2
 800abe6:	68ba      	ldr	r2, [r7, #8]
 800abe8:	0151      	lsls	r1, r2, #5
 800abea:	68fa      	ldr	r2, [r7, #12]
 800abec:	440a      	add	r2, r1
 800abee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800abf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800abf6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800abfa:	6013      	str	r3, [r2, #0]
 800abfc:	e036      	b.n	800ac6c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac04:	69da      	ldr	r2, [r3, #28]
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	781b      	ldrb	r3, [r3, #0]
 800ac0a:	f003 030f 	and.w	r3, r3, #15
 800ac0e:	2101      	movs	r1, #1
 800ac10:	fa01 f303 	lsl.w	r3, r1, r3
 800ac14:	041b      	lsls	r3, r3, #16
 800ac16:	68f9      	ldr	r1, [r7, #12]
 800ac18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ac1c:	4313      	orrs	r3, r2
 800ac1e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ac20:	68bb      	ldr	r3, [r7, #8]
 800ac22:	015a      	lsls	r2, r3, #5
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	4413      	add	r3, r2
 800ac28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d11a      	bne.n	800ac6c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ac36:	68bb      	ldr	r3, [r7, #8]
 800ac38:	015a      	lsls	r2, r3, #5
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	4413      	add	r3, r2
 800ac3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac42:	681a      	ldr	r2, [r3, #0]
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	689b      	ldr	r3, [r3, #8]
 800ac48:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	78db      	ldrb	r3, [r3, #3]
 800ac50:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ac52:	430b      	orrs	r3, r1
 800ac54:	4313      	orrs	r3, r2
 800ac56:	68ba      	ldr	r2, [r7, #8]
 800ac58:	0151      	lsls	r1, r2, #5
 800ac5a:	68fa      	ldr	r2, [r7, #12]
 800ac5c:	440a      	add	r2, r1
 800ac5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ac66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ac6a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800ac6c:	2300      	movs	r3, #0
}
 800ac6e:	4618      	mov	r0, r3
 800ac70:	3714      	adds	r7, #20
 800ac72:	46bd      	mov	sp, r7
 800ac74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac78:	4770      	bx	lr
	...

0800ac7c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	b085      	sub	sp, #20
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
 800ac84:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	781b      	ldrb	r3, [r3, #0]
 800ac8e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	785b      	ldrb	r3, [r3, #1]
 800ac94:	2b01      	cmp	r3, #1
 800ac96:	d161      	bne.n	800ad5c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	015a      	lsls	r2, r3, #5
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	4413      	add	r3, r2
 800aca0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800acaa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800acae:	d11f      	bne.n	800acf0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	015a      	lsls	r2, r3, #5
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	4413      	add	r3, r2
 800acb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	68ba      	ldr	r2, [r7, #8]
 800acc0:	0151      	lsls	r1, r2, #5
 800acc2:	68fa      	ldr	r2, [r7, #12]
 800acc4:	440a      	add	r2, r1
 800acc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800acca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800acce:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	015a      	lsls	r2, r3, #5
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	4413      	add	r3, r2
 800acd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	68ba      	ldr	r2, [r7, #8]
 800ace0:	0151      	lsls	r1, r2, #5
 800ace2:	68fa      	ldr	r2, [r7, #12]
 800ace4:	440a      	add	r2, r1
 800ace6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800acea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800acee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acf6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	781b      	ldrb	r3, [r3, #0]
 800acfc:	f003 030f 	and.w	r3, r3, #15
 800ad00:	2101      	movs	r1, #1
 800ad02:	fa01 f303 	lsl.w	r3, r1, r3
 800ad06:	b29b      	uxth	r3, r3
 800ad08:	43db      	mvns	r3, r3
 800ad0a:	68f9      	ldr	r1, [r7, #12]
 800ad0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ad10:	4013      	ands	r3, r2
 800ad12:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad1a:	69da      	ldr	r2, [r3, #28]
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	781b      	ldrb	r3, [r3, #0]
 800ad20:	f003 030f 	and.w	r3, r3, #15
 800ad24:	2101      	movs	r1, #1
 800ad26:	fa01 f303 	lsl.w	r3, r1, r3
 800ad2a:	b29b      	uxth	r3, r3
 800ad2c:	43db      	mvns	r3, r3
 800ad2e:	68f9      	ldr	r1, [r7, #12]
 800ad30:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ad34:	4013      	ands	r3, r2
 800ad36:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	015a      	lsls	r2, r3, #5
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	4413      	add	r3, r2
 800ad40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad44:	681a      	ldr	r2, [r3, #0]
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	0159      	lsls	r1, r3, #5
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	440b      	add	r3, r1
 800ad4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad52:	4619      	mov	r1, r3
 800ad54:	4b35      	ldr	r3, [pc, #212]	; (800ae2c <USB_DeactivateEndpoint+0x1b0>)
 800ad56:	4013      	ands	r3, r2
 800ad58:	600b      	str	r3, [r1, #0]
 800ad5a:	e060      	b.n	800ae1e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	015a      	lsls	r2, r3, #5
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	4413      	add	r3, r2
 800ad64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ad6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ad72:	d11f      	bne.n	800adb4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ad74:	68bb      	ldr	r3, [r7, #8]
 800ad76:	015a      	lsls	r2, r3, #5
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	4413      	add	r3, r2
 800ad7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	68ba      	ldr	r2, [r7, #8]
 800ad84:	0151      	lsls	r1, r2, #5
 800ad86:	68fa      	ldr	r2, [r7, #12]
 800ad88:	440a      	add	r2, r1
 800ad8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad8e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ad92:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	015a      	lsls	r2, r3, #5
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	4413      	add	r3, r2
 800ad9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	68ba      	ldr	r2, [r7, #8]
 800ada4:	0151      	lsls	r1, r2, #5
 800ada6:	68fa      	ldr	r2, [r7, #12]
 800ada8:	440a      	add	r2, r1
 800adaa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800adae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800adb2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	781b      	ldrb	r3, [r3, #0]
 800adc0:	f003 030f 	and.w	r3, r3, #15
 800adc4:	2101      	movs	r1, #1
 800adc6:	fa01 f303 	lsl.w	r3, r1, r3
 800adca:	041b      	lsls	r3, r3, #16
 800adcc:	43db      	mvns	r3, r3
 800adce:	68f9      	ldr	r1, [r7, #12]
 800add0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800add4:	4013      	ands	r3, r2
 800add6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adde:	69da      	ldr	r2, [r3, #28]
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	781b      	ldrb	r3, [r3, #0]
 800ade4:	f003 030f 	and.w	r3, r3, #15
 800ade8:	2101      	movs	r1, #1
 800adea:	fa01 f303 	lsl.w	r3, r1, r3
 800adee:	041b      	lsls	r3, r3, #16
 800adf0:	43db      	mvns	r3, r3
 800adf2:	68f9      	ldr	r1, [r7, #12]
 800adf4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800adf8:	4013      	ands	r3, r2
 800adfa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	015a      	lsls	r2, r3, #5
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	4413      	add	r3, r2
 800ae04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae08:	681a      	ldr	r2, [r3, #0]
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	0159      	lsls	r1, r3, #5
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	440b      	add	r3, r1
 800ae12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae16:	4619      	mov	r1, r3
 800ae18:	4b05      	ldr	r3, [pc, #20]	; (800ae30 <USB_DeactivateEndpoint+0x1b4>)
 800ae1a:	4013      	ands	r3, r2
 800ae1c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ae1e:	2300      	movs	r3, #0
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3714      	adds	r7, #20
 800ae24:	46bd      	mov	sp, r7
 800ae26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2a:	4770      	bx	lr
 800ae2c:	ec337800 	.word	0xec337800
 800ae30:	eff37800 	.word	0xeff37800

0800ae34 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b08a      	sub	sp, #40	; 0x28
 800ae38:	af02      	add	r7, sp, #8
 800ae3a:	60f8      	str	r0, [r7, #12]
 800ae3c:	60b9      	str	r1, [r7, #8]
 800ae3e:	4613      	mov	r3, r2
 800ae40:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	781b      	ldrb	r3, [r3, #0]
 800ae4a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ae4c:	68bb      	ldr	r3, [r7, #8]
 800ae4e:	785b      	ldrb	r3, [r3, #1]
 800ae50:	2b01      	cmp	r3, #1
 800ae52:	f040 815c 	bne.w	800b10e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	695b      	ldr	r3, [r3, #20]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d132      	bne.n	800aec4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ae5e:	69bb      	ldr	r3, [r7, #24]
 800ae60:	015a      	lsls	r2, r3, #5
 800ae62:	69fb      	ldr	r3, [r7, #28]
 800ae64:	4413      	add	r3, r2
 800ae66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae6a:	691b      	ldr	r3, [r3, #16]
 800ae6c:	69ba      	ldr	r2, [r7, #24]
 800ae6e:	0151      	lsls	r1, r2, #5
 800ae70:	69fa      	ldr	r2, [r7, #28]
 800ae72:	440a      	add	r2, r1
 800ae74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae78:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ae7c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ae80:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ae82:	69bb      	ldr	r3, [r7, #24]
 800ae84:	015a      	lsls	r2, r3, #5
 800ae86:	69fb      	ldr	r3, [r7, #28]
 800ae88:	4413      	add	r3, r2
 800ae8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae8e:	691b      	ldr	r3, [r3, #16]
 800ae90:	69ba      	ldr	r2, [r7, #24]
 800ae92:	0151      	lsls	r1, r2, #5
 800ae94:	69fa      	ldr	r2, [r7, #28]
 800ae96:	440a      	add	r2, r1
 800ae98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae9c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800aea0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800aea2:	69bb      	ldr	r3, [r7, #24]
 800aea4:	015a      	lsls	r2, r3, #5
 800aea6:	69fb      	ldr	r3, [r7, #28]
 800aea8:	4413      	add	r3, r2
 800aeaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aeae:	691b      	ldr	r3, [r3, #16]
 800aeb0:	69ba      	ldr	r2, [r7, #24]
 800aeb2:	0151      	lsls	r1, r2, #5
 800aeb4:	69fa      	ldr	r2, [r7, #28]
 800aeb6:	440a      	add	r2, r1
 800aeb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aebc:	0cdb      	lsrs	r3, r3, #19
 800aebe:	04db      	lsls	r3, r3, #19
 800aec0:	6113      	str	r3, [r2, #16]
 800aec2:	e074      	b.n	800afae <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800aec4:	69bb      	ldr	r3, [r7, #24]
 800aec6:	015a      	lsls	r2, r3, #5
 800aec8:	69fb      	ldr	r3, [r7, #28]
 800aeca:	4413      	add	r3, r2
 800aecc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aed0:	691b      	ldr	r3, [r3, #16]
 800aed2:	69ba      	ldr	r2, [r7, #24]
 800aed4:	0151      	lsls	r1, r2, #5
 800aed6:	69fa      	ldr	r2, [r7, #28]
 800aed8:	440a      	add	r2, r1
 800aeda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aede:	0cdb      	lsrs	r3, r3, #19
 800aee0:	04db      	lsls	r3, r3, #19
 800aee2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800aee4:	69bb      	ldr	r3, [r7, #24]
 800aee6:	015a      	lsls	r2, r3, #5
 800aee8:	69fb      	ldr	r3, [r7, #28]
 800aeea:	4413      	add	r3, r2
 800aeec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aef0:	691b      	ldr	r3, [r3, #16]
 800aef2:	69ba      	ldr	r2, [r7, #24]
 800aef4:	0151      	lsls	r1, r2, #5
 800aef6:	69fa      	ldr	r2, [r7, #28]
 800aef8:	440a      	add	r2, r1
 800aefa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aefe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800af02:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800af06:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800af08:	69bb      	ldr	r3, [r7, #24]
 800af0a:	015a      	lsls	r2, r3, #5
 800af0c:	69fb      	ldr	r3, [r7, #28]
 800af0e:	4413      	add	r3, r2
 800af10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af14:	691a      	ldr	r2, [r3, #16]
 800af16:	68bb      	ldr	r3, [r7, #8]
 800af18:	6959      	ldr	r1, [r3, #20]
 800af1a:	68bb      	ldr	r3, [r7, #8]
 800af1c:	689b      	ldr	r3, [r3, #8]
 800af1e:	440b      	add	r3, r1
 800af20:	1e59      	subs	r1, r3, #1
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	689b      	ldr	r3, [r3, #8]
 800af26:	fbb1 f3f3 	udiv	r3, r1, r3
 800af2a:	04d9      	lsls	r1, r3, #19
 800af2c:	4b9d      	ldr	r3, [pc, #628]	; (800b1a4 <USB_EPStartXfer+0x370>)
 800af2e:	400b      	ands	r3, r1
 800af30:	69b9      	ldr	r1, [r7, #24]
 800af32:	0148      	lsls	r0, r1, #5
 800af34:	69f9      	ldr	r1, [r7, #28]
 800af36:	4401      	add	r1, r0
 800af38:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800af3c:	4313      	orrs	r3, r2
 800af3e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800af40:	69bb      	ldr	r3, [r7, #24]
 800af42:	015a      	lsls	r2, r3, #5
 800af44:	69fb      	ldr	r3, [r7, #28]
 800af46:	4413      	add	r3, r2
 800af48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af4c:	691a      	ldr	r2, [r3, #16]
 800af4e:	68bb      	ldr	r3, [r7, #8]
 800af50:	695b      	ldr	r3, [r3, #20]
 800af52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af56:	69b9      	ldr	r1, [r7, #24]
 800af58:	0148      	lsls	r0, r1, #5
 800af5a:	69f9      	ldr	r1, [r7, #28]
 800af5c:	4401      	add	r1, r0
 800af5e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800af62:	4313      	orrs	r3, r2
 800af64:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	78db      	ldrb	r3, [r3, #3]
 800af6a:	2b01      	cmp	r3, #1
 800af6c:	d11f      	bne.n	800afae <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800af6e:	69bb      	ldr	r3, [r7, #24]
 800af70:	015a      	lsls	r2, r3, #5
 800af72:	69fb      	ldr	r3, [r7, #28]
 800af74:	4413      	add	r3, r2
 800af76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af7a:	691b      	ldr	r3, [r3, #16]
 800af7c:	69ba      	ldr	r2, [r7, #24]
 800af7e:	0151      	lsls	r1, r2, #5
 800af80:	69fa      	ldr	r2, [r7, #28]
 800af82:	440a      	add	r2, r1
 800af84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af88:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800af8c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800af8e:	69bb      	ldr	r3, [r7, #24]
 800af90:	015a      	lsls	r2, r3, #5
 800af92:	69fb      	ldr	r3, [r7, #28]
 800af94:	4413      	add	r3, r2
 800af96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af9a:	691b      	ldr	r3, [r3, #16]
 800af9c:	69ba      	ldr	r2, [r7, #24]
 800af9e:	0151      	lsls	r1, r2, #5
 800afa0:	69fa      	ldr	r2, [r7, #28]
 800afa2:	440a      	add	r2, r1
 800afa4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800afa8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800afac:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800afae:	79fb      	ldrb	r3, [r7, #7]
 800afb0:	2b01      	cmp	r3, #1
 800afb2:	d14b      	bne.n	800b04c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	691b      	ldr	r3, [r3, #16]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d009      	beq.n	800afd0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800afbc:	69bb      	ldr	r3, [r7, #24]
 800afbe:	015a      	lsls	r2, r3, #5
 800afc0:	69fb      	ldr	r3, [r7, #28]
 800afc2:	4413      	add	r3, r2
 800afc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800afc8:	461a      	mov	r2, r3
 800afca:	68bb      	ldr	r3, [r7, #8]
 800afcc:	691b      	ldr	r3, [r3, #16]
 800afce:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	78db      	ldrb	r3, [r3, #3]
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	d128      	bne.n	800b02a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800afd8:	69fb      	ldr	r3, [r7, #28]
 800afda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800afde:	689b      	ldr	r3, [r3, #8]
 800afe0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d110      	bne.n	800b00a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800afe8:	69bb      	ldr	r3, [r7, #24]
 800afea:	015a      	lsls	r2, r3, #5
 800afec:	69fb      	ldr	r3, [r7, #28]
 800afee:	4413      	add	r3, r2
 800aff0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	69ba      	ldr	r2, [r7, #24]
 800aff8:	0151      	lsls	r1, r2, #5
 800affa:	69fa      	ldr	r2, [r7, #28]
 800affc:	440a      	add	r2, r1
 800affe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b002:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b006:	6013      	str	r3, [r2, #0]
 800b008:	e00f      	b.n	800b02a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b00a:	69bb      	ldr	r3, [r7, #24]
 800b00c:	015a      	lsls	r2, r3, #5
 800b00e:	69fb      	ldr	r3, [r7, #28]
 800b010:	4413      	add	r3, r2
 800b012:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	69ba      	ldr	r2, [r7, #24]
 800b01a:	0151      	lsls	r1, r2, #5
 800b01c:	69fa      	ldr	r2, [r7, #28]
 800b01e:	440a      	add	r2, r1
 800b020:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b024:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b028:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b02a:	69bb      	ldr	r3, [r7, #24]
 800b02c:	015a      	lsls	r2, r3, #5
 800b02e:	69fb      	ldr	r3, [r7, #28]
 800b030:	4413      	add	r3, r2
 800b032:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	69ba      	ldr	r2, [r7, #24]
 800b03a:	0151      	lsls	r1, r2, #5
 800b03c:	69fa      	ldr	r2, [r7, #28]
 800b03e:	440a      	add	r2, r1
 800b040:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b044:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b048:	6013      	str	r3, [r2, #0]
 800b04a:	e12f      	b.n	800b2ac <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b04c:	69bb      	ldr	r3, [r7, #24]
 800b04e:	015a      	lsls	r2, r3, #5
 800b050:	69fb      	ldr	r3, [r7, #28]
 800b052:	4413      	add	r3, r2
 800b054:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	69ba      	ldr	r2, [r7, #24]
 800b05c:	0151      	lsls	r1, r2, #5
 800b05e:	69fa      	ldr	r2, [r7, #28]
 800b060:	440a      	add	r2, r1
 800b062:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b066:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b06a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b06c:	68bb      	ldr	r3, [r7, #8]
 800b06e:	78db      	ldrb	r3, [r3, #3]
 800b070:	2b01      	cmp	r3, #1
 800b072:	d015      	beq.n	800b0a0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b074:	68bb      	ldr	r3, [r7, #8]
 800b076:	695b      	ldr	r3, [r3, #20]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	f000 8117 	beq.w	800b2ac <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b07e:	69fb      	ldr	r3, [r7, #28]
 800b080:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b084:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	781b      	ldrb	r3, [r3, #0]
 800b08a:	f003 030f 	and.w	r3, r3, #15
 800b08e:	2101      	movs	r1, #1
 800b090:	fa01 f303 	lsl.w	r3, r1, r3
 800b094:	69f9      	ldr	r1, [r7, #28]
 800b096:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b09a:	4313      	orrs	r3, r2
 800b09c:	634b      	str	r3, [r1, #52]	; 0x34
 800b09e:	e105      	b.n	800b2ac <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b0a0:	69fb      	ldr	r3, [r7, #28]
 800b0a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0a6:	689b      	ldr	r3, [r3, #8]
 800b0a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d110      	bne.n	800b0d2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b0b0:	69bb      	ldr	r3, [r7, #24]
 800b0b2:	015a      	lsls	r2, r3, #5
 800b0b4:	69fb      	ldr	r3, [r7, #28]
 800b0b6:	4413      	add	r3, r2
 800b0b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	69ba      	ldr	r2, [r7, #24]
 800b0c0:	0151      	lsls	r1, r2, #5
 800b0c2:	69fa      	ldr	r2, [r7, #28]
 800b0c4:	440a      	add	r2, r1
 800b0c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b0ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b0ce:	6013      	str	r3, [r2, #0]
 800b0d0:	e00f      	b.n	800b0f2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b0d2:	69bb      	ldr	r3, [r7, #24]
 800b0d4:	015a      	lsls	r2, r3, #5
 800b0d6:	69fb      	ldr	r3, [r7, #28]
 800b0d8:	4413      	add	r3, r2
 800b0da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	69ba      	ldr	r2, [r7, #24]
 800b0e2:	0151      	lsls	r1, r2, #5
 800b0e4:	69fa      	ldr	r2, [r7, #28]
 800b0e6:	440a      	add	r2, r1
 800b0e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b0ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b0f0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b0f2:	68bb      	ldr	r3, [r7, #8]
 800b0f4:	68d9      	ldr	r1, [r3, #12]
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	781a      	ldrb	r2, [r3, #0]
 800b0fa:	68bb      	ldr	r3, [r7, #8]
 800b0fc:	695b      	ldr	r3, [r3, #20]
 800b0fe:	b298      	uxth	r0, r3
 800b100:	79fb      	ldrb	r3, [r7, #7]
 800b102:	9300      	str	r3, [sp, #0]
 800b104:	4603      	mov	r3, r0
 800b106:	68f8      	ldr	r0, [r7, #12]
 800b108:	f000 fa2b 	bl	800b562 <USB_WritePacket>
 800b10c:	e0ce      	b.n	800b2ac <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b10e:	69bb      	ldr	r3, [r7, #24]
 800b110:	015a      	lsls	r2, r3, #5
 800b112:	69fb      	ldr	r3, [r7, #28]
 800b114:	4413      	add	r3, r2
 800b116:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b11a:	691b      	ldr	r3, [r3, #16]
 800b11c:	69ba      	ldr	r2, [r7, #24]
 800b11e:	0151      	lsls	r1, r2, #5
 800b120:	69fa      	ldr	r2, [r7, #28]
 800b122:	440a      	add	r2, r1
 800b124:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b128:	0cdb      	lsrs	r3, r3, #19
 800b12a:	04db      	lsls	r3, r3, #19
 800b12c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b12e:	69bb      	ldr	r3, [r7, #24]
 800b130:	015a      	lsls	r2, r3, #5
 800b132:	69fb      	ldr	r3, [r7, #28]
 800b134:	4413      	add	r3, r2
 800b136:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b13a:	691b      	ldr	r3, [r3, #16]
 800b13c:	69ba      	ldr	r2, [r7, #24]
 800b13e:	0151      	lsls	r1, r2, #5
 800b140:	69fa      	ldr	r2, [r7, #28]
 800b142:	440a      	add	r2, r1
 800b144:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b148:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b14c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b150:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800b152:	68bb      	ldr	r3, [r7, #8]
 800b154:	695b      	ldr	r3, [r3, #20]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d126      	bne.n	800b1a8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b15a:	69bb      	ldr	r3, [r7, #24]
 800b15c:	015a      	lsls	r2, r3, #5
 800b15e:	69fb      	ldr	r3, [r7, #28]
 800b160:	4413      	add	r3, r2
 800b162:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b166:	691a      	ldr	r2, [r3, #16]
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	689b      	ldr	r3, [r3, #8]
 800b16c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b170:	69b9      	ldr	r1, [r7, #24]
 800b172:	0148      	lsls	r0, r1, #5
 800b174:	69f9      	ldr	r1, [r7, #28]
 800b176:	4401      	add	r1, r0
 800b178:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b17c:	4313      	orrs	r3, r2
 800b17e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b180:	69bb      	ldr	r3, [r7, #24]
 800b182:	015a      	lsls	r2, r3, #5
 800b184:	69fb      	ldr	r3, [r7, #28]
 800b186:	4413      	add	r3, r2
 800b188:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b18c:	691b      	ldr	r3, [r3, #16]
 800b18e:	69ba      	ldr	r2, [r7, #24]
 800b190:	0151      	lsls	r1, r2, #5
 800b192:	69fa      	ldr	r2, [r7, #28]
 800b194:	440a      	add	r2, r1
 800b196:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b19a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b19e:	6113      	str	r3, [r2, #16]
 800b1a0:	e036      	b.n	800b210 <USB_EPStartXfer+0x3dc>
 800b1a2:	bf00      	nop
 800b1a4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b1a8:	68bb      	ldr	r3, [r7, #8]
 800b1aa:	695a      	ldr	r2, [r3, #20]
 800b1ac:	68bb      	ldr	r3, [r7, #8]
 800b1ae:	689b      	ldr	r3, [r3, #8]
 800b1b0:	4413      	add	r3, r2
 800b1b2:	1e5a      	subs	r2, r3, #1
 800b1b4:	68bb      	ldr	r3, [r7, #8]
 800b1b6:	689b      	ldr	r3, [r3, #8]
 800b1b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1bc:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b1be:	69bb      	ldr	r3, [r7, #24]
 800b1c0:	015a      	lsls	r2, r3, #5
 800b1c2:	69fb      	ldr	r3, [r7, #28]
 800b1c4:	4413      	add	r3, r2
 800b1c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1ca:	691a      	ldr	r2, [r3, #16]
 800b1cc:	8afb      	ldrh	r3, [r7, #22]
 800b1ce:	04d9      	lsls	r1, r3, #19
 800b1d0:	4b39      	ldr	r3, [pc, #228]	; (800b2b8 <USB_EPStartXfer+0x484>)
 800b1d2:	400b      	ands	r3, r1
 800b1d4:	69b9      	ldr	r1, [r7, #24]
 800b1d6:	0148      	lsls	r0, r1, #5
 800b1d8:	69f9      	ldr	r1, [r7, #28]
 800b1da:	4401      	add	r1, r0
 800b1dc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b1e0:	4313      	orrs	r3, r2
 800b1e2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800b1e4:	69bb      	ldr	r3, [r7, #24]
 800b1e6:	015a      	lsls	r2, r3, #5
 800b1e8:	69fb      	ldr	r3, [r7, #28]
 800b1ea:	4413      	add	r3, r2
 800b1ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1f0:	691a      	ldr	r2, [r3, #16]
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	689b      	ldr	r3, [r3, #8]
 800b1f6:	8af9      	ldrh	r1, [r7, #22]
 800b1f8:	fb01 f303 	mul.w	r3, r1, r3
 800b1fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b200:	69b9      	ldr	r1, [r7, #24]
 800b202:	0148      	lsls	r0, r1, #5
 800b204:	69f9      	ldr	r1, [r7, #28]
 800b206:	4401      	add	r1, r0
 800b208:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b20c:	4313      	orrs	r3, r2
 800b20e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b210:	79fb      	ldrb	r3, [r7, #7]
 800b212:	2b01      	cmp	r3, #1
 800b214:	d10d      	bne.n	800b232 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	68db      	ldr	r3, [r3, #12]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d009      	beq.n	800b232 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	68d9      	ldr	r1, [r3, #12]
 800b222:	69bb      	ldr	r3, [r7, #24]
 800b224:	015a      	lsls	r2, r3, #5
 800b226:	69fb      	ldr	r3, [r7, #28]
 800b228:	4413      	add	r3, r2
 800b22a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b22e:	460a      	mov	r2, r1
 800b230:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	78db      	ldrb	r3, [r3, #3]
 800b236:	2b01      	cmp	r3, #1
 800b238:	d128      	bne.n	800b28c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b23a:	69fb      	ldr	r3, [r7, #28]
 800b23c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b240:	689b      	ldr	r3, [r3, #8]
 800b242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b246:	2b00      	cmp	r3, #0
 800b248:	d110      	bne.n	800b26c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b24a:	69bb      	ldr	r3, [r7, #24]
 800b24c:	015a      	lsls	r2, r3, #5
 800b24e:	69fb      	ldr	r3, [r7, #28]
 800b250:	4413      	add	r3, r2
 800b252:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	69ba      	ldr	r2, [r7, #24]
 800b25a:	0151      	lsls	r1, r2, #5
 800b25c:	69fa      	ldr	r2, [r7, #28]
 800b25e:	440a      	add	r2, r1
 800b260:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b264:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b268:	6013      	str	r3, [r2, #0]
 800b26a:	e00f      	b.n	800b28c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b26c:	69bb      	ldr	r3, [r7, #24]
 800b26e:	015a      	lsls	r2, r3, #5
 800b270:	69fb      	ldr	r3, [r7, #28]
 800b272:	4413      	add	r3, r2
 800b274:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	69ba      	ldr	r2, [r7, #24]
 800b27c:	0151      	lsls	r1, r2, #5
 800b27e:	69fa      	ldr	r2, [r7, #28]
 800b280:	440a      	add	r2, r1
 800b282:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b286:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b28a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b28c:	69bb      	ldr	r3, [r7, #24]
 800b28e:	015a      	lsls	r2, r3, #5
 800b290:	69fb      	ldr	r3, [r7, #28]
 800b292:	4413      	add	r3, r2
 800b294:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	69ba      	ldr	r2, [r7, #24]
 800b29c:	0151      	lsls	r1, r2, #5
 800b29e:	69fa      	ldr	r2, [r7, #28]
 800b2a0:	440a      	add	r2, r1
 800b2a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b2a6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b2aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b2ac:	2300      	movs	r3, #0
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	3720      	adds	r7, #32
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}
 800b2b6:	bf00      	nop
 800b2b8:	1ff80000 	.word	0x1ff80000

0800b2bc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b087      	sub	sp, #28
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	60f8      	str	r0, [r7, #12]
 800b2c4:	60b9      	str	r1, [r7, #8]
 800b2c6:	4613      	mov	r3, r2
 800b2c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800b2ce:	68bb      	ldr	r3, [r7, #8]
 800b2d0:	781b      	ldrb	r3, [r3, #0]
 800b2d2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	785b      	ldrb	r3, [r3, #1]
 800b2d8:	2b01      	cmp	r3, #1
 800b2da:	f040 80cd 	bne.w	800b478 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b2de:	68bb      	ldr	r3, [r7, #8]
 800b2e0:	695b      	ldr	r3, [r3, #20]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d132      	bne.n	800b34c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b2e6:	693b      	ldr	r3, [r7, #16]
 800b2e8:	015a      	lsls	r2, r3, #5
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	4413      	add	r3, r2
 800b2ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2f2:	691b      	ldr	r3, [r3, #16]
 800b2f4:	693a      	ldr	r2, [r7, #16]
 800b2f6:	0151      	lsls	r1, r2, #5
 800b2f8:	697a      	ldr	r2, [r7, #20]
 800b2fa:	440a      	add	r2, r1
 800b2fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b300:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b304:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b308:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	015a      	lsls	r2, r3, #5
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	4413      	add	r3, r2
 800b312:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b316:	691b      	ldr	r3, [r3, #16]
 800b318:	693a      	ldr	r2, [r7, #16]
 800b31a:	0151      	lsls	r1, r2, #5
 800b31c:	697a      	ldr	r2, [r7, #20]
 800b31e:	440a      	add	r2, r1
 800b320:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b324:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b328:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b32a:	693b      	ldr	r3, [r7, #16]
 800b32c:	015a      	lsls	r2, r3, #5
 800b32e:	697b      	ldr	r3, [r7, #20]
 800b330:	4413      	add	r3, r2
 800b332:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b336:	691b      	ldr	r3, [r3, #16]
 800b338:	693a      	ldr	r2, [r7, #16]
 800b33a:	0151      	lsls	r1, r2, #5
 800b33c:	697a      	ldr	r2, [r7, #20]
 800b33e:	440a      	add	r2, r1
 800b340:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b344:	0cdb      	lsrs	r3, r3, #19
 800b346:	04db      	lsls	r3, r3, #19
 800b348:	6113      	str	r3, [r2, #16]
 800b34a:	e04e      	b.n	800b3ea <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b34c:	693b      	ldr	r3, [r7, #16]
 800b34e:	015a      	lsls	r2, r3, #5
 800b350:	697b      	ldr	r3, [r7, #20]
 800b352:	4413      	add	r3, r2
 800b354:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b358:	691b      	ldr	r3, [r3, #16]
 800b35a:	693a      	ldr	r2, [r7, #16]
 800b35c:	0151      	lsls	r1, r2, #5
 800b35e:	697a      	ldr	r2, [r7, #20]
 800b360:	440a      	add	r2, r1
 800b362:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b366:	0cdb      	lsrs	r3, r3, #19
 800b368:	04db      	lsls	r3, r3, #19
 800b36a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b36c:	693b      	ldr	r3, [r7, #16]
 800b36e:	015a      	lsls	r2, r3, #5
 800b370:	697b      	ldr	r3, [r7, #20]
 800b372:	4413      	add	r3, r2
 800b374:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b378:	691b      	ldr	r3, [r3, #16]
 800b37a:	693a      	ldr	r2, [r7, #16]
 800b37c:	0151      	lsls	r1, r2, #5
 800b37e:	697a      	ldr	r2, [r7, #20]
 800b380:	440a      	add	r2, r1
 800b382:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b386:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b38a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b38e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	695a      	ldr	r2, [r3, #20]
 800b394:	68bb      	ldr	r3, [r7, #8]
 800b396:	689b      	ldr	r3, [r3, #8]
 800b398:	429a      	cmp	r2, r3
 800b39a:	d903      	bls.n	800b3a4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	689a      	ldr	r2, [r3, #8]
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b3a4:	693b      	ldr	r3, [r7, #16]
 800b3a6:	015a      	lsls	r2, r3, #5
 800b3a8:	697b      	ldr	r3, [r7, #20]
 800b3aa:	4413      	add	r3, r2
 800b3ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3b0:	691b      	ldr	r3, [r3, #16]
 800b3b2:	693a      	ldr	r2, [r7, #16]
 800b3b4:	0151      	lsls	r1, r2, #5
 800b3b6:	697a      	ldr	r2, [r7, #20]
 800b3b8:	440a      	add	r2, r1
 800b3ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b3be:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b3c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	015a      	lsls	r2, r3, #5
 800b3c8:	697b      	ldr	r3, [r7, #20]
 800b3ca:	4413      	add	r3, r2
 800b3cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3d0:	691a      	ldr	r2, [r3, #16]
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	695b      	ldr	r3, [r3, #20]
 800b3d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b3da:	6939      	ldr	r1, [r7, #16]
 800b3dc:	0148      	lsls	r0, r1, #5
 800b3de:	6979      	ldr	r1, [r7, #20]
 800b3e0:	4401      	add	r1, r0
 800b3e2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b3e6:	4313      	orrs	r3, r2
 800b3e8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b3ea:	79fb      	ldrb	r3, [r7, #7]
 800b3ec:	2b01      	cmp	r3, #1
 800b3ee:	d11e      	bne.n	800b42e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	691b      	ldr	r3, [r3, #16]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d009      	beq.n	800b40c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b3f8:	693b      	ldr	r3, [r7, #16]
 800b3fa:	015a      	lsls	r2, r3, #5
 800b3fc:	697b      	ldr	r3, [r7, #20]
 800b3fe:	4413      	add	r3, r2
 800b400:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b404:	461a      	mov	r2, r3
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	691b      	ldr	r3, [r3, #16]
 800b40a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b40c:	693b      	ldr	r3, [r7, #16]
 800b40e:	015a      	lsls	r2, r3, #5
 800b410:	697b      	ldr	r3, [r7, #20]
 800b412:	4413      	add	r3, r2
 800b414:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	693a      	ldr	r2, [r7, #16]
 800b41c:	0151      	lsls	r1, r2, #5
 800b41e:	697a      	ldr	r2, [r7, #20]
 800b420:	440a      	add	r2, r1
 800b422:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b426:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b42a:	6013      	str	r3, [r2, #0]
 800b42c:	e092      	b.n	800b554 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	015a      	lsls	r2, r3, #5
 800b432:	697b      	ldr	r3, [r7, #20]
 800b434:	4413      	add	r3, r2
 800b436:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	693a      	ldr	r2, [r7, #16]
 800b43e:	0151      	lsls	r1, r2, #5
 800b440:	697a      	ldr	r2, [r7, #20]
 800b442:	440a      	add	r2, r1
 800b444:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b448:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b44c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b44e:	68bb      	ldr	r3, [r7, #8]
 800b450:	695b      	ldr	r3, [r3, #20]
 800b452:	2b00      	cmp	r3, #0
 800b454:	d07e      	beq.n	800b554 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b456:	697b      	ldr	r3, [r7, #20]
 800b458:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b45c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	781b      	ldrb	r3, [r3, #0]
 800b462:	f003 030f 	and.w	r3, r3, #15
 800b466:	2101      	movs	r1, #1
 800b468:	fa01 f303 	lsl.w	r3, r1, r3
 800b46c:	6979      	ldr	r1, [r7, #20]
 800b46e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b472:	4313      	orrs	r3, r2
 800b474:	634b      	str	r3, [r1, #52]	; 0x34
 800b476:	e06d      	b.n	800b554 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b478:	693b      	ldr	r3, [r7, #16]
 800b47a:	015a      	lsls	r2, r3, #5
 800b47c:	697b      	ldr	r3, [r7, #20]
 800b47e:	4413      	add	r3, r2
 800b480:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b484:	691b      	ldr	r3, [r3, #16]
 800b486:	693a      	ldr	r2, [r7, #16]
 800b488:	0151      	lsls	r1, r2, #5
 800b48a:	697a      	ldr	r2, [r7, #20]
 800b48c:	440a      	add	r2, r1
 800b48e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b492:	0cdb      	lsrs	r3, r3, #19
 800b494:	04db      	lsls	r3, r3, #19
 800b496:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b498:	693b      	ldr	r3, [r7, #16]
 800b49a:	015a      	lsls	r2, r3, #5
 800b49c:	697b      	ldr	r3, [r7, #20]
 800b49e:	4413      	add	r3, r2
 800b4a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b4a4:	691b      	ldr	r3, [r3, #16]
 800b4a6:	693a      	ldr	r2, [r7, #16]
 800b4a8:	0151      	lsls	r1, r2, #5
 800b4aa:	697a      	ldr	r2, [r7, #20]
 800b4ac:	440a      	add	r2, r1
 800b4ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b4b2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b4b6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b4ba:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800b4bc:	68bb      	ldr	r3, [r7, #8]
 800b4be:	695b      	ldr	r3, [r3, #20]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d003      	beq.n	800b4cc <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	689a      	ldr	r2, [r3, #8]
 800b4c8:	68bb      	ldr	r3, [r7, #8]
 800b4ca:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b4cc:	693b      	ldr	r3, [r7, #16]
 800b4ce:	015a      	lsls	r2, r3, #5
 800b4d0:	697b      	ldr	r3, [r7, #20]
 800b4d2:	4413      	add	r3, r2
 800b4d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b4d8:	691b      	ldr	r3, [r3, #16]
 800b4da:	693a      	ldr	r2, [r7, #16]
 800b4dc:	0151      	lsls	r1, r2, #5
 800b4de:	697a      	ldr	r2, [r7, #20]
 800b4e0:	440a      	add	r2, r1
 800b4e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b4e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b4ea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b4ec:	693b      	ldr	r3, [r7, #16]
 800b4ee:	015a      	lsls	r2, r3, #5
 800b4f0:	697b      	ldr	r3, [r7, #20]
 800b4f2:	4413      	add	r3, r2
 800b4f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b4f8:	691a      	ldr	r2, [r3, #16]
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	689b      	ldr	r3, [r3, #8]
 800b4fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b502:	6939      	ldr	r1, [r7, #16]
 800b504:	0148      	lsls	r0, r1, #5
 800b506:	6979      	ldr	r1, [r7, #20]
 800b508:	4401      	add	r1, r0
 800b50a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b50e:	4313      	orrs	r3, r2
 800b510:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800b512:	79fb      	ldrb	r3, [r7, #7]
 800b514:	2b01      	cmp	r3, #1
 800b516:	d10d      	bne.n	800b534 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b518:	68bb      	ldr	r3, [r7, #8]
 800b51a:	68db      	ldr	r3, [r3, #12]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d009      	beq.n	800b534 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b520:	68bb      	ldr	r3, [r7, #8]
 800b522:	68d9      	ldr	r1, [r3, #12]
 800b524:	693b      	ldr	r3, [r7, #16]
 800b526:	015a      	lsls	r2, r3, #5
 800b528:	697b      	ldr	r3, [r7, #20]
 800b52a:	4413      	add	r3, r2
 800b52c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b530:	460a      	mov	r2, r1
 800b532:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b534:	693b      	ldr	r3, [r7, #16]
 800b536:	015a      	lsls	r2, r3, #5
 800b538:	697b      	ldr	r3, [r7, #20]
 800b53a:	4413      	add	r3, r2
 800b53c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	693a      	ldr	r2, [r7, #16]
 800b544:	0151      	lsls	r1, r2, #5
 800b546:	697a      	ldr	r2, [r7, #20]
 800b548:	440a      	add	r2, r1
 800b54a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b54e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b552:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b554:	2300      	movs	r3, #0
}
 800b556:	4618      	mov	r0, r3
 800b558:	371c      	adds	r7, #28
 800b55a:	46bd      	mov	sp, r7
 800b55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b560:	4770      	bx	lr

0800b562 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b562:	b480      	push	{r7}
 800b564:	b089      	sub	sp, #36	; 0x24
 800b566:	af00      	add	r7, sp, #0
 800b568:	60f8      	str	r0, [r7, #12]
 800b56a:	60b9      	str	r1, [r7, #8]
 800b56c:	4611      	mov	r1, r2
 800b56e:	461a      	mov	r2, r3
 800b570:	460b      	mov	r3, r1
 800b572:	71fb      	strb	r3, [r7, #7]
 800b574:	4613      	mov	r3, r2
 800b576:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800b57c:	68bb      	ldr	r3, [r7, #8]
 800b57e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800b580:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b584:	2b00      	cmp	r3, #0
 800b586:	d11a      	bne.n	800b5be <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b588:	88bb      	ldrh	r3, [r7, #4]
 800b58a:	3303      	adds	r3, #3
 800b58c:	089b      	lsrs	r3, r3, #2
 800b58e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b590:	2300      	movs	r3, #0
 800b592:	61bb      	str	r3, [r7, #24]
 800b594:	e00f      	b.n	800b5b6 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b596:	79fb      	ldrb	r3, [r7, #7]
 800b598:	031a      	lsls	r2, r3, #12
 800b59a:	697b      	ldr	r3, [r7, #20]
 800b59c:	4413      	add	r3, r2
 800b59e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5a2:	461a      	mov	r2, r3
 800b5a4:	69fb      	ldr	r3, [r7, #28]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b5aa:	69fb      	ldr	r3, [r7, #28]
 800b5ac:	3304      	adds	r3, #4
 800b5ae:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b5b0:	69bb      	ldr	r3, [r7, #24]
 800b5b2:	3301      	adds	r3, #1
 800b5b4:	61bb      	str	r3, [r7, #24]
 800b5b6:	69ba      	ldr	r2, [r7, #24]
 800b5b8:	693b      	ldr	r3, [r7, #16]
 800b5ba:	429a      	cmp	r2, r3
 800b5bc:	d3eb      	bcc.n	800b596 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b5be:	2300      	movs	r3, #0
}
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	3724      	adds	r7, #36	; 0x24
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ca:	4770      	bx	lr

0800b5cc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b5cc:	b480      	push	{r7}
 800b5ce:	b089      	sub	sp, #36	; 0x24
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	60f8      	str	r0, [r7, #12]
 800b5d4:	60b9      	str	r1, [r7, #8]
 800b5d6:	4613      	mov	r3, r2
 800b5d8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800b5de:	68bb      	ldr	r3, [r7, #8]
 800b5e0:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800b5e2:	88fb      	ldrh	r3, [r7, #6]
 800b5e4:	3303      	adds	r3, #3
 800b5e6:	089b      	lsrs	r3, r3, #2
 800b5e8:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	61bb      	str	r3, [r7, #24]
 800b5ee:	e00b      	b.n	800b608 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b5f0:	697b      	ldr	r3, [r7, #20]
 800b5f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5f6:	681a      	ldr	r2, [r3, #0]
 800b5f8:	69fb      	ldr	r3, [r7, #28]
 800b5fa:	601a      	str	r2, [r3, #0]
    pDest++;
 800b5fc:	69fb      	ldr	r3, [r7, #28]
 800b5fe:	3304      	adds	r3, #4
 800b600:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800b602:	69bb      	ldr	r3, [r7, #24]
 800b604:	3301      	adds	r3, #1
 800b606:	61bb      	str	r3, [r7, #24]
 800b608:	69ba      	ldr	r2, [r7, #24]
 800b60a:	693b      	ldr	r3, [r7, #16]
 800b60c:	429a      	cmp	r2, r3
 800b60e:	d3ef      	bcc.n	800b5f0 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800b610:	69fb      	ldr	r3, [r7, #28]
}
 800b612:	4618      	mov	r0, r3
 800b614:	3724      	adds	r7, #36	; 0x24
 800b616:	46bd      	mov	sp, r7
 800b618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61c:	4770      	bx	lr

0800b61e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b61e:	b480      	push	{r7}
 800b620:	b085      	sub	sp, #20
 800b622:	af00      	add	r7, sp, #0
 800b624:	6078      	str	r0, [r7, #4]
 800b626:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	781b      	ldrb	r3, [r3, #0]
 800b630:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	785b      	ldrb	r3, [r3, #1]
 800b636:	2b01      	cmp	r3, #1
 800b638:	d12c      	bne.n	800b694 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	015a      	lsls	r2, r3, #5
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	4413      	add	r3, r2
 800b642:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	db12      	blt.n	800b672 <USB_EPSetStall+0x54>
 800b64c:	68bb      	ldr	r3, [r7, #8]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d00f      	beq.n	800b672 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b652:	68bb      	ldr	r3, [r7, #8]
 800b654:	015a      	lsls	r2, r3, #5
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	4413      	add	r3, r2
 800b65a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	68ba      	ldr	r2, [r7, #8]
 800b662:	0151      	lsls	r1, r2, #5
 800b664:	68fa      	ldr	r2, [r7, #12]
 800b666:	440a      	add	r2, r1
 800b668:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b66c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b670:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b672:	68bb      	ldr	r3, [r7, #8]
 800b674:	015a      	lsls	r2, r3, #5
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	4413      	add	r3, r2
 800b67a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	68ba      	ldr	r2, [r7, #8]
 800b682:	0151      	lsls	r1, r2, #5
 800b684:	68fa      	ldr	r2, [r7, #12]
 800b686:	440a      	add	r2, r1
 800b688:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b68c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b690:	6013      	str	r3, [r2, #0]
 800b692:	e02b      	b.n	800b6ec <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	015a      	lsls	r2, r3, #5
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	4413      	add	r3, r2
 800b69c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	db12      	blt.n	800b6cc <USB_EPSetStall+0xae>
 800b6a6:	68bb      	ldr	r3, [r7, #8]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d00f      	beq.n	800b6cc <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b6ac:	68bb      	ldr	r3, [r7, #8]
 800b6ae:	015a      	lsls	r2, r3, #5
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	4413      	add	r3, r2
 800b6b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	68ba      	ldr	r2, [r7, #8]
 800b6bc:	0151      	lsls	r1, r2, #5
 800b6be:	68fa      	ldr	r2, [r7, #12]
 800b6c0:	440a      	add	r2, r1
 800b6c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6c6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b6ca:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	015a      	lsls	r2, r3, #5
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	4413      	add	r3, r2
 800b6d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	68ba      	ldr	r2, [r7, #8]
 800b6dc:	0151      	lsls	r1, r2, #5
 800b6de:	68fa      	ldr	r2, [r7, #12]
 800b6e0:	440a      	add	r2, r1
 800b6e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b6ea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b6ec:	2300      	movs	r3, #0
}
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	3714      	adds	r7, #20
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f8:	4770      	bx	lr

0800b6fa <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b6fa:	b480      	push	{r7}
 800b6fc:	b085      	sub	sp, #20
 800b6fe:	af00      	add	r7, sp, #0
 800b700:	6078      	str	r0, [r7, #4]
 800b702:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	781b      	ldrb	r3, [r3, #0]
 800b70c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	785b      	ldrb	r3, [r3, #1]
 800b712:	2b01      	cmp	r3, #1
 800b714:	d128      	bne.n	800b768 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	015a      	lsls	r2, r3, #5
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	4413      	add	r3, r2
 800b71e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	68ba      	ldr	r2, [r7, #8]
 800b726:	0151      	lsls	r1, r2, #5
 800b728:	68fa      	ldr	r2, [r7, #12]
 800b72a:	440a      	add	r2, r1
 800b72c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b730:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b734:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b736:	683b      	ldr	r3, [r7, #0]
 800b738:	78db      	ldrb	r3, [r3, #3]
 800b73a:	2b03      	cmp	r3, #3
 800b73c:	d003      	beq.n	800b746 <USB_EPClearStall+0x4c>
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	78db      	ldrb	r3, [r3, #3]
 800b742:	2b02      	cmp	r3, #2
 800b744:	d138      	bne.n	800b7b8 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	015a      	lsls	r2, r3, #5
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	4413      	add	r3, r2
 800b74e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	68ba      	ldr	r2, [r7, #8]
 800b756:	0151      	lsls	r1, r2, #5
 800b758:	68fa      	ldr	r2, [r7, #12]
 800b75a:	440a      	add	r2, r1
 800b75c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b760:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b764:	6013      	str	r3, [r2, #0]
 800b766:	e027      	b.n	800b7b8 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	015a      	lsls	r2, r3, #5
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	4413      	add	r3, r2
 800b770:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	68ba      	ldr	r2, [r7, #8]
 800b778:	0151      	lsls	r1, r2, #5
 800b77a:	68fa      	ldr	r2, [r7, #12]
 800b77c:	440a      	add	r2, r1
 800b77e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b782:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b786:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b788:	683b      	ldr	r3, [r7, #0]
 800b78a:	78db      	ldrb	r3, [r3, #3]
 800b78c:	2b03      	cmp	r3, #3
 800b78e:	d003      	beq.n	800b798 <USB_EPClearStall+0x9e>
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	78db      	ldrb	r3, [r3, #3]
 800b794:	2b02      	cmp	r3, #2
 800b796:	d10f      	bne.n	800b7b8 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b798:	68bb      	ldr	r3, [r7, #8]
 800b79a:	015a      	lsls	r2, r3, #5
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	4413      	add	r3, r2
 800b7a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	68ba      	ldr	r2, [r7, #8]
 800b7a8:	0151      	lsls	r1, r2, #5
 800b7aa:	68fa      	ldr	r2, [r7, #12]
 800b7ac:	440a      	add	r2, r1
 800b7ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b7b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b7b6:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b7b8:	2300      	movs	r3, #0
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	3714      	adds	r7, #20
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c4:	4770      	bx	lr

0800b7c6 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b7c6:	b480      	push	{r7}
 800b7c8:	b085      	sub	sp, #20
 800b7ca:	af00      	add	r7, sp, #0
 800b7cc:	6078      	str	r0, [r7, #4]
 800b7ce:	460b      	mov	r3, r1
 800b7d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	68fa      	ldr	r2, [r7, #12]
 800b7e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b7e4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b7e8:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7f0:	681a      	ldr	r2, [r3, #0]
 800b7f2:	78fb      	ldrb	r3, [r7, #3]
 800b7f4:	011b      	lsls	r3, r3, #4
 800b7f6:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800b7fa:	68f9      	ldr	r1, [r7, #12]
 800b7fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b800:	4313      	orrs	r3, r2
 800b802:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b804:	2300      	movs	r3, #0
}
 800b806:	4618      	mov	r0, r3
 800b808:	3714      	adds	r7, #20
 800b80a:	46bd      	mov	sp, r7
 800b80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b810:	4770      	bx	lr

0800b812 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b812:	b480      	push	{r7}
 800b814:	b085      	sub	sp, #20
 800b816:	af00      	add	r7, sp, #0
 800b818:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	68fa      	ldr	r2, [r7, #12]
 800b828:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b82c:	f023 0303 	bic.w	r3, r3, #3
 800b830:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b838:	685b      	ldr	r3, [r3, #4]
 800b83a:	68fa      	ldr	r2, [r7, #12]
 800b83c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b840:	f023 0302 	bic.w	r3, r3, #2
 800b844:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b846:	2300      	movs	r3, #0
}
 800b848:	4618      	mov	r0, r3
 800b84a:	3714      	adds	r7, #20
 800b84c:	46bd      	mov	sp, r7
 800b84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b852:	4770      	bx	lr

0800b854 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b854:	b480      	push	{r7}
 800b856:	b085      	sub	sp, #20
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	68fa      	ldr	r2, [r7, #12]
 800b86a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b86e:	f023 0303 	bic.w	r3, r3, #3
 800b872:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b87a:	685b      	ldr	r3, [r3, #4]
 800b87c:	68fa      	ldr	r2, [r7, #12]
 800b87e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b882:	f043 0302 	orr.w	r3, r3, #2
 800b886:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b888:	2300      	movs	r3, #0
}
 800b88a:	4618      	mov	r0, r3
 800b88c:	3714      	adds	r7, #20
 800b88e:	46bd      	mov	sp, r7
 800b890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b894:	4770      	bx	lr

0800b896 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b896:	b480      	push	{r7}
 800b898:	b085      	sub	sp, #20
 800b89a:	af00      	add	r7, sp, #0
 800b89c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	695b      	ldr	r3, [r3, #20]
 800b8a2:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	699b      	ldr	r3, [r3, #24]
 800b8a8:	68fa      	ldr	r2, [r7, #12]
 800b8aa:	4013      	ands	r3, r2
 800b8ac:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b8ae:	68fb      	ldr	r3, [r7, #12]
}
 800b8b0:	4618      	mov	r0, r3
 800b8b2:	3714      	adds	r7, #20
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ba:	4770      	bx	lr

0800b8bc <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b085      	sub	sp, #20
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8ce:	699b      	ldr	r3, [r3, #24]
 800b8d0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8d8:	69db      	ldr	r3, [r3, #28]
 800b8da:	68ba      	ldr	r2, [r7, #8]
 800b8dc:	4013      	ands	r3, r2
 800b8de:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	0c1b      	lsrs	r3, r3, #16
}
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	3714      	adds	r7, #20
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ee:	4770      	bx	lr

0800b8f0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b8f0:	b480      	push	{r7}
 800b8f2:	b085      	sub	sp, #20
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b902:	699b      	ldr	r3, [r3, #24]
 800b904:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b90c:	69db      	ldr	r3, [r3, #28]
 800b90e:	68ba      	ldr	r2, [r7, #8]
 800b910:	4013      	ands	r3, r2
 800b912:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	b29b      	uxth	r3, r3
}
 800b918:	4618      	mov	r0, r3
 800b91a:	3714      	adds	r7, #20
 800b91c:	46bd      	mov	sp, r7
 800b91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b922:	4770      	bx	lr

0800b924 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b924:	b480      	push	{r7}
 800b926:	b085      	sub	sp, #20
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
 800b92c:	460b      	mov	r3, r1
 800b92e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b934:	78fb      	ldrb	r3, [r7, #3]
 800b936:	015a      	lsls	r2, r3, #5
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	4413      	add	r3, r2
 800b93c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b940:	689b      	ldr	r3, [r3, #8]
 800b942:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b94a:	695b      	ldr	r3, [r3, #20]
 800b94c:	68ba      	ldr	r2, [r7, #8]
 800b94e:	4013      	ands	r3, r2
 800b950:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b952:	68bb      	ldr	r3, [r7, #8]
}
 800b954:	4618      	mov	r0, r3
 800b956:	3714      	adds	r7, #20
 800b958:	46bd      	mov	sp, r7
 800b95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95e:	4770      	bx	lr

0800b960 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b960:	b480      	push	{r7}
 800b962:	b087      	sub	sp, #28
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
 800b968:	460b      	mov	r3, r1
 800b96a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b976:	691b      	ldr	r3, [r3, #16]
 800b978:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b97a:	697b      	ldr	r3, [r7, #20]
 800b97c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b982:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b984:	78fb      	ldrb	r3, [r7, #3]
 800b986:	f003 030f 	and.w	r3, r3, #15
 800b98a:	68fa      	ldr	r2, [r7, #12]
 800b98c:	fa22 f303 	lsr.w	r3, r2, r3
 800b990:	01db      	lsls	r3, r3, #7
 800b992:	b2db      	uxtb	r3, r3
 800b994:	693a      	ldr	r2, [r7, #16]
 800b996:	4313      	orrs	r3, r2
 800b998:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b99a:	78fb      	ldrb	r3, [r7, #3]
 800b99c:	015a      	lsls	r2, r3, #5
 800b99e:	697b      	ldr	r3, [r7, #20]
 800b9a0:	4413      	add	r3, r2
 800b9a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9a6:	689b      	ldr	r3, [r3, #8]
 800b9a8:	693a      	ldr	r2, [r7, #16]
 800b9aa:	4013      	ands	r3, r2
 800b9ac:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b9ae:	68bb      	ldr	r3, [r7, #8]
}
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	371c      	adds	r7, #28
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ba:	4770      	bx	lr

0800b9bc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b9bc:	b480      	push	{r7}
 800b9be:	b083      	sub	sp, #12
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	695b      	ldr	r3, [r3, #20]
 800b9c8:	f003 0301 	and.w	r3, r3, #1
}
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	370c      	adds	r7, #12
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d6:	4770      	bx	lr

0800b9d8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b085      	sub	sp, #20
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	68fa      	ldr	r2, [r7, #12]
 800b9ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9f2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b9f6:	f023 0307 	bic.w	r3, r3, #7
 800b9fa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba02:	685b      	ldr	r3, [r3, #4]
 800ba04:	68fa      	ldr	r2, [r7, #12]
 800ba06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ba0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ba0e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ba10:	2300      	movs	r3, #0
}
 800ba12:	4618      	mov	r0, r3
 800ba14:	3714      	adds	r7, #20
 800ba16:	46bd      	mov	sp, r7
 800ba18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1c:	4770      	bx	lr
	...

0800ba20 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800ba20:	b480      	push	{r7}
 800ba22:	b087      	sub	sp, #28
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	60f8      	str	r0, [r7, #12]
 800ba28:	460b      	mov	r3, r1
 800ba2a:	607a      	str	r2, [r7, #4]
 800ba2c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	333c      	adds	r3, #60	; 0x3c
 800ba36:	3304      	adds	r3, #4
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ba3c:	693b      	ldr	r3, [r7, #16]
 800ba3e:	4a26      	ldr	r2, [pc, #152]	; (800bad8 <USB_EP0_OutStart+0xb8>)
 800ba40:	4293      	cmp	r3, r2
 800ba42:	d90a      	bls.n	800ba5a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ba44:	697b      	ldr	r3, [r7, #20]
 800ba46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ba50:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ba54:	d101      	bne.n	800ba5a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800ba56:	2300      	movs	r3, #0
 800ba58:	e037      	b.n	800baca <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ba5a:	697b      	ldr	r3, [r7, #20]
 800ba5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba60:	461a      	mov	r2, r3
 800ba62:	2300      	movs	r3, #0
 800ba64:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ba66:	697b      	ldr	r3, [r7, #20]
 800ba68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba6c:	691b      	ldr	r3, [r3, #16]
 800ba6e:	697a      	ldr	r2, [r7, #20]
 800ba70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba74:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ba78:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ba7a:	697b      	ldr	r3, [r7, #20]
 800ba7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba80:	691b      	ldr	r3, [r3, #16]
 800ba82:	697a      	ldr	r2, [r7, #20]
 800ba84:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba88:	f043 0318 	orr.w	r3, r3, #24
 800ba8c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ba8e:	697b      	ldr	r3, [r7, #20]
 800ba90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba94:	691b      	ldr	r3, [r3, #16]
 800ba96:	697a      	ldr	r2, [r7, #20]
 800ba98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba9c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800baa0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800baa2:	7afb      	ldrb	r3, [r7, #11]
 800baa4:	2b01      	cmp	r3, #1
 800baa6:	d10f      	bne.n	800bac8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800baa8:	697b      	ldr	r3, [r7, #20]
 800baaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800baae:	461a      	mov	r2, r3
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800bab4:	697b      	ldr	r3, [r7, #20]
 800bab6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	697a      	ldr	r2, [r7, #20]
 800babe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bac2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800bac6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bac8:	2300      	movs	r3, #0
}
 800baca:	4618      	mov	r0, r3
 800bacc:	371c      	adds	r7, #28
 800bace:	46bd      	mov	sp, r7
 800bad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad4:	4770      	bx	lr
 800bad6:	bf00      	nop
 800bad8:	4f54300a 	.word	0x4f54300a

0800badc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800badc:	b480      	push	{r7}
 800bade:	b085      	sub	sp, #20
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800bae4:	2300      	movs	r3, #0
 800bae6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	3301      	adds	r3, #1
 800baec:	60fb      	str	r3, [r7, #12]
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	4a13      	ldr	r2, [pc, #76]	; (800bb40 <USB_CoreReset+0x64>)
 800baf2:	4293      	cmp	r3, r2
 800baf4:	d901      	bls.n	800bafa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800baf6:	2303      	movs	r3, #3
 800baf8:	e01b      	b.n	800bb32 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	691b      	ldr	r3, [r3, #16]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	daf2      	bge.n	800bae8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800bb02:	2300      	movs	r3, #0
 800bb04:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	691b      	ldr	r3, [r3, #16]
 800bb0a:	f043 0201 	orr.w	r2, r3, #1
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	3301      	adds	r3, #1
 800bb16:	60fb      	str	r3, [r7, #12]
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	4a09      	ldr	r2, [pc, #36]	; (800bb40 <USB_CoreReset+0x64>)
 800bb1c:	4293      	cmp	r3, r2
 800bb1e:	d901      	bls.n	800bb24 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800bb20:	2303      	movs	r3, #3
 800bb22:	e006      	b.n	800bb32 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	691b      	ldr	r3, [r3, #16]
 800bb28:	f003 0301 	and.w	r3, r3, #1
 800bb2c:	2b01      	cmp	r3, #1
 800bb2e:	d0f0      	beq.n	800bb12 <USB_CoreReset+0x36>

  return HAL_OK;
 800bb30:	2300      	movs	r3, #0
}
 800bb32:	4618      	mov	r0, r3
 800bb34:	3714      	adds	r7, #20
 800bb36:	46bd      	mov	sp, r7
 800bb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3c:	4770      	bx	lr
 800bb3e:	bf00      	nop
 800bb40:	00030d40 	.word	0x00030d40

0800bb44 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b084      	sub	sp, #16
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
 800bb4c:	460b      	mov	r3, r1
 800bb4e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800bb50:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800bb54:	f003 fc28 	bl	800f3a8 <malloc>
 800bb58:	4603      	mov	r3, r0
 800bb5a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d105      	bne.n	800bb6e <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	2200      	movs	r2, #0
 800bb66:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800bb6a:	2302      	movs	r3, #2
 800bb6c:	e066      	b.n	800bc3c <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	68fa      	ldr	r2, [r7, #12]
 800bb72:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	7c1b      	ldrb	r3, [r3, #16]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d119      	bne.n	800bbb2 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bb7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb82:	2202      	movs	r2, #2
 800bb84:	2181      	movs	r1, #129	; 0x81
 800bb86:	6878      	ldr	r0, [r7, #4]
 800bb88:	f003 fa79 	bl	800f07e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2201      	movs	r2, #1
 800bb90:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bb92:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb96:	2202      	movs	r2, #2
 800bb98:	2101      	movs	r1, #1
 800bb9a:	6878      	ldr	r0, [r7, #4]
 800bb9c:	f003 fa6f 	bl	800f07e <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	2201      	movs	r2, #1
 800bba4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	2210      	movs	r2, #16
 800bbac:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800bbb0:	e016      	b.n	800bbe0 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bbb2:	2340      	movs	r3, #64	; 0x40
 800bbb4:	2202      	movs	r2, #2
 800bbb6:	2181      	movs	r1, #129	; 0x81
 800bbb8:	6878      	ldr	r0, [r7, #4]
 800bbba:	f003 fa60 	bl	800f07e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	2201      	movs	r2, #1
 800bbc2:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bbc4:	2340      	movs	r3, #64	; 0x40
 800bbc6:	2202      	movs	r2, #2
 800bbc8:	2101      	movs	r1, #1
 800bbca:	6878      	ldr	r0, [r7, #4]
 800bbcc:	f003 fa57 	bl	800f07e <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	2201      	movs	r2, #1
 800bbd4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	2210      	movs	r2, #16
 800bbdc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bbe0:	2308      	movs	r3, #8
 800bbe2:	2203      	movs	r2, #3
 800bbe4:	2182      	movs	r1, #130	; 0x82
 800bbe6:	6878      	ldr	r0, [r7, #4]
 800bbe8:	f003 fa49 	bl	800f07e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2201      	movs	r2, #1
 800bbf0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	2200      	movs	r2, #0
 800bc02:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	2200      	movs	r2, #0
 800bc0a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	7c1b      	ldrb	r3, [r3, #16]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d109      	bne.n	800bc2a <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bc20:	2101      	movs	r1, #1
 800bc22:	6878      	ldr	r0, [r7, #4]
 800bc24:	f003 fb1a 	bl	800f25c <USBD_LL_PrepareReceive>
 800bc28:	e007      	b.n	800bc3a <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc30:	2340      	movs	r3, #64	; 0x40
 800bc32:	2101      	movs	r1, #1
 800bc34:	6878      	ldr	r0, [r7, #4]
 800bc36:	f003 fb11 	bl	800f25c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bc3a:	2300      	movs	r3, #0
}
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	3710      	adds	r7, #16
 800bc40:	46bd      	mov	sp, r7
 800bc42:	bd80      	pop	{r7, pc}

0800bc44 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b084      	sub	sp, #16
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	6078      	str	r0, [r7, #4]
 800bc4c:	460b      	mov	r3, r1
 800bc4e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800bc50:	2300      	movs	r3, #0
 800bc52:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800bc54:	2181      	movs	r1, #129	; 0x81
 800bc56:	6878      	ldr	r0, [r7, #4]
 800bc58:	f003 fa37 	bl	800f0ca <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	2200      	movs	r2, #0
 800bc60:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800bc62:	2101      	movs	r1, #1
 800bc64:	6878      	ldr	r0, [r7, #4]
 800bc66:	f003 fa30 	bl	800f0ca <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800bc72:	2182      	movs	r1, #130	; 0x82
 800bc74:	6878      	ldr	r0, [r7, #4]
 800bc76:	f003 fa28 	bl	800f0ca <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	2200      	movs	r2, #0
 800bc86:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d00e      	beq.n	800bcb2 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc9a:	685b      	ldr	r3, [r3, #4]
 800bc9c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bca4:	4618      	mov	r0, r3
 800bca6:	f003 fb87 	bl	800f3b8 <free>
    pdev->pClassData = NULL;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2200      	movs	r2, #0
 800bcae:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800bcb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	3710      	adds	r7, #16
 800bcb8:	46bd      	mov	sp, r7
 800bcba:	bd80      	pop	{r7, pc}

0800bcbc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b086      	sub	sp, #24
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]
 800bcc4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bccc:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800bcce:	2300      	movs	r3, #0
 800bcd0:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	781b      	ldrb	r3, [r3, #0]
 800bcde:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d03a      	beq.n	800bd5c <USBD_CDC_Setup+0xa0>
 800bce6:	2b20      	cmp	r3, #32
 800bce8:	f040 8097 	bne.w	800be1a <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	88db      	ldrh	r3, [r3, #6]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d029      	beq.n	800bd48 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	781b      	ldrb	r3, [r3, #0]
 800bcf8:	b25b      	sxtb	r3, r3
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	da11      	bge.n	800bd22 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd04:	689b      	ldr	r3, [r3, #8]
 800bd06:	683a      	ldr	r2, [r7, #0]
 800bd08:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800bd0a:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd0c:	683a      	ldr	r2, [r7, #0]
 800bd0e:	88d2      	ldrh	r2, [r2, #6]
 800bd10:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800bd12:	6939      	ldr	r1, [r7, #16]
 800bd14:	683b      	ldr	r3, [r7, #0]
 800bd16:	88db      	ldrh	r3, [r3, #6]
 800bd18:	461a      	mov	r2, r3
 800bd1a:	6878      	ldr	r0, [r7, #4]
 800bd1c:	f001 fa9d 	bl	800d25a <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800bd20:	e082      	b.n	800be28 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	785a      	ldrb	r2, [r3, #1]
 800bd26:	693b      	ldr	r3, [r7, #16]
 800bd28:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	88db      	ldrh	r3, [r3, #6]
 800bd30:	b2da      	uxtb	r2, r3
 800bd32:	693b      	ldr	r3, [r7, #16]
 800bd34:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800bd38:	6939      	ldr	r1, [r7, #16]
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	88db      	ldrh	r3, [r3, #6]
 800bd3e:	461a      	mov	r2, r3
 800bd40:	6878      	ldr	r0, [r7, #4]
 800bd42:	f001 fab6 	bl	800d2b2 <USBD_CtlPrepareRx>
    break;
 800bd46:	e06f      	b.n	800be28 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd4e:	689b      	ldr	r3, [r3, #8]
 800bd50:	683a      	ldr	r2, [r7, #0]
 800bd52:	7850      	ldrb	r0, [r2, #1]
 800bd54:	2200      	movs	r2, #0
 800bd56:	6839      	ldr	r1, [r7, #0]
 800bd58:	4798      	blx	r3
    break;
 800bd5a:	e065      	b.n	800be28 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	785b      	ldrb	r3, [r3, #1]
 800bd60:	2b0b      	cmp	r3, #11
 800bd62:	d84f      	bhi.n	800be04 <USBD_CDC_Setup+0x148>
 800bd64:	a201      	add	r2, pc, #4	; (adr r2, 800bd6c <USBD_CDC_Setup+0xb0>)
 800bd66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd6a:	bf00      	nop
 800bd6c:	0800bd9d 	.word	0x0800bd9d
 800bd70:	0800be13 	.word	0x0800be13
 800bd74:	0800be05 	.word	0x0800be05
 800bd78:	0800be05 	.word	0x0800be05
 800bd7c:	0800be05 	.word	0x0800be05
 800bd80:	0800be05 	.word	0x0800be05
 800bd84:	0800be05 	.word	0x0800be05
 800bd88:	0800be05 	.word	0x0800be05
 800bd8c:	0800be05 	.word	0x0800be05
 800bd90:	0800be05 	.word	0x0800be05
 800bd94:	0800bdc5 	.word	0x0800bdc5
 800bd98:	0800bded 	.word	0x0800bded
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bda2:	2b03      	cmp	r3, #3
 800bda4:	d107      	bne.n	800bdb6 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bda6:	f107 030c 	add.w	r3, r7, #12
 800bdaa:	2202      	movs	r2, #2
 800bdac:	4619      	mov	r1, r3
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f001 fa53 	bl	800d25a <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800bdb4:	e030      	b.n	800be18 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800bdb6:	6839      	ldr	r1, [r7, #0]
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	f001 f9dd 	bl	800d178 <USBD_CtlError>
        ret = USBD_FAIL;
 800bdbe:	2303      	movs	r3, #3
 800bdc0:	75fb      	strb	r3, [r7, #23]
      break;
 800bdc2:	e029      	b.n	800be18 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdca:	2b03      	cmp	r3, #3
 800bdcc:	d107      	bne.n	800bdde <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bdce:	f107 030f 	add.w	r3, r7, #15
 800bdd2:	2201      	movs	r2, #1
 800bdd4:	4619      	mov	r1, r3
 800bdd6:	6878      	ldr	r0, [r7, #4]
 800bdd8:	f001 fa3f 	bl	800d25a <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800bddc:	e01c      	b.n	800be18 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800bdde:	6839      	ldr	r1, [r7, #0]
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	f001 f9c9 	bl	800d178 <USBD_CtlError>
        ret = USBD_FAIL;
 800bde6:	2303      	movs	r3, #3
 800bde8:	75fb      	strb	r3, [r7, #23]
      break;
 800bdea:	e015      	b.n	800be18 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdf2:	2b03      	cmp	r3, #3
 800bdf4:	d00f      	beq.n	800be16 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800bdf6:	6839      	ldr	r1, [r7, #0]
 800bdf8:	6878      	ldr	r0, [r7, #4]
 800bdfa:	f001 f9bd 	bl	800d178 <USBD_CtlError>
        ret = USBD_FAIL;
 800bdfe:	2303      	movs	r3, #3
 800be00:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800be02:	e008      	b.n	800be16 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800be04:	6839      	ldr	r1, [r7, #0]
 800be06:	6878      	ldr	r0, [r7, #4]
 800be08:	f001 f9b6 	bl	800d178 <USBD_CtlError>
      ret = USBD_FAIL;
 800be0c:	2303      	movs	r3, #3
 800be0e:	75fb      	strb	r3, [r7, #23]
      break;
 800be10:	e002      	b.n	800be18 <USBD_CDC_Setup+0x15c>
      break;
 800be12:	bf00      	nop
 800be14:	e008      	b.n	800be28 <USBD_CDC_Setup+0x16c>
      break;
 800be16:	bf00      	nop
    }
    break;
 800be18:	e006      	b.n	800be28 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800be1a:	6839      	ldr	r1, [r7, #0]
 800be1c:	6878      	ldr	r0, [r7, #4]
 800be1e:	f001 f9ab 	bl	800d178 <USBD_CtlError>
    ret = USBD_FAIL;
 800be22:	2303      	movs	r3, #3
 800be24:	75fb      	strb	r3, [r7, #23]
    break;
 800be26:	bf00      	nop
  }

  return (uint8_t)ret;
 800be28:	7dfb      	ldrb	r3, [r7, #23]
}
 800be2a:	4618      	mov	r0, r3
 800be2c:	3718      	adds	r7, #24
 800be2e:	46bd      	mov	sp, r7
 800be30:	bd80      	pop	{r7, pc}
 800be32:	bf00      	nop

0800be34 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b084      	sub	sp, #16
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
 800be3c:	460b      	mov	r3, r1
 800be3e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800be46:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d101      	bne.n	800be56 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800be52:	2303      	movs	r3, #3
 800be54:	e049      	b.n	800beea <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800be5c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800be5e:	78fa      	ldrb	r2, [r7, #3]
 800be60:	6879      	ldr	r1, [r7, #4]
 800be62:	4613      	mov	r3, r2
 800be64:	009b      	lsls	r3, r3, #2
 800be66:	4413      	add	r3, r2
 800be68:	009b      	lsls	r3, r3, #2
 800be6a:	440b      	add	r3, r1
 800be6c:	3318      	adds	r3, #24
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	2b00      	cmp	r3, #0
 800be72:	d029      	beq.n	800bec8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800be74:	78fa      	ldrb	r2, [r7, #3]
 800be76:	6879      	ldr	r1, [r7, #4]
 800be78:	4613      	mov	r3, r2
 800be7a:	009b      	lsls	r3, r3, #2
 800be7c:	4413      	add	r3, r2
 800be7e:	009b      	lsls	r3, r3, #2
 800be80:	440b      	add	r3, r1
 800be82:	3318      	adds	r3, #24
 800be84:	681a      	ldr	r2, [r3, #0]
 800be86:	78f9      	ldrb	r1, [r7, #3]
 800be88:	68f8      	ldr	r0, [r7, #12]
 800be8a:	460b      	mov	r3, r1
 800be8c:	00db      	lsls	r3, r3, #3
 800be8e:	1a5b      	subs	r3, r3, r1
 800be90:	009b      	lsls	r3, r3, #2
 800be92:	4403      	add	r3, r0
 800be94:	3344      	adds	r3, #68	; 0x44
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	fbb2 f1f3 	udiv	r1, r2, r3
 800be9c:	fb03 f301 	mul.w	r3, r3, r1
 800bea0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d110      	bne.n	800bec8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800bea6:	78fa      	ldrb	r2, [r7, #3]
 800bea8:	6879      	ldr	r1, [r7, #4]
 800beaa:	4613      	mov	r3, r2
 800beac:	009b      	lsls	r3, r3, #2
 800beae:	4413      	add	r3, r2
 800beb0:	009b      	lsls	r3, r3, #2
 800beb2:	440b      	add	r3, r1
 800beb4:	3318      	adds	r3, #24
 800beb6:	2200      	movs	r2, #0
 800beb8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800beba:	78f9      	ldrb	r1, [r7, #3]
 800bebc:	2300      	movs	r3, #0
 800bebe:	2200      	movs	r2, #0
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f003 f9aa 	bl	800f21a <USBD_LL_Transmit>
 800bec6:	e00f      	b.n	800bee8 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	2200      	movs	r2, #0
 800becc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bed6:	691b      	ldr	r3, [r3, #16]
 800bed8:	68ba      	ldr	r2, [r7, #8]
 800beda:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800bede:	68ba      	ldr	r2, [r7, #8]
 800bee0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800bee4:	78fa      	ldrb	r2, [r7, #3]
 800bee6:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800bee8:	2300      	movs	r3, #0
}
 800beea:	4618      	mov	r0, r3
 800beec:	3710      	adds	r7, #16
 800beee:	46bd      	mov	sp, r7
 800bef0:	bd80      	pop	{r7, pc}

0800bef2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bef2:	b580      	push	{r7, lr}
 800bef4:	b084      	sub	sp, #16
 800bef6:	af00      	add	r7, sp, #0
 800bef8:	6078      	str	r0, [r7, #4]
 800befa:	460b      	mov	r3, r1
 800befc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf04:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d101      	bne.n	800bf14 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bf10:	2303      	movs	r3, #3
 800bf12:	e015      	b.n	800bf40 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bf14:	78fb      	ldrb	r3, [r7, #3]
 800bf16:	4619      	mov	r1, r3
 800bf18:	6878      	ldr	r0, [r7, #4]
 800bf1a:	f003 f9c0 	bl	800f29e <USBD_LL_GetRxDataSize>
 800bf1e:	4602      	mov	r2, r0
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf2c:	68db      	ldr	r3, [r3, #12]
 800bf2e:	68fa      	ldr	r2, [r7, #12]
 800bf30:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800bf34:	68fa      	ldr	r2, [r7, #12]
 800bf36:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800bf3a:	4611      	mov	r1, r2
 800bf3c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800bf3e:	2300      	movs	r3, #0
}
 800bf40:	4618      	mov	r0, r3
 800bf42:	3710      	adds	r7, #16
 800bf44:	46bd      	mov	sp, r7
 800bf46:	bd80      	pop	{r7, pc}

0800bf48 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b084      	sub	sp, #16
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf56:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d015      	beq.n	800bf8e <USBD_CDC_EP0_RxReady+0x46>
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800bf68:	2bff      	cmp	r3, #255	; 0xff
 800bf6a:	d010      	beq.n	800bf8e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf72:	689b      	ldr	r3, [r3, #8]
 800bf74:	68fa      	ldr	r2, [r7, #12]
 800bf76:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800bf7a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800bf7c:	68fa      	ldr	r2, [r7, #12]
 800bf7e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bf82:	b292      	uxth	r2, r2
 800bf84:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	22ff      	movs	r2, #255	; 0xff
 800bf8a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800bf8e:	2300      	movs	r3, #0
}
 800bf90:	4618      	mov	r0, r3
 800bf92:	3710      	adds	r7, #16
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bd80      	pop	{r7, pc}

0800bf98 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bf98:	b480      	push	{r7}
 800bf9a:	b083      	sub	sp, #12
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	2243      	movs	r2, #67	; 0x43
 800bfa4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800bfa6:	4b03      	ldr	r3, [pc, #12]	; (800bfb4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	370c      	adds	r7, #12
 800bfac:	46bd      	mov	sp, r7
 800bfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb2:	4770      	bx	lr
 800bfb4:	2000009c 	.word	0x2000009c

0800bfb8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bfb8:	b480      	push	{r7}
 800bfba:	b083      	sub	sp, #12
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	2243      	movs	r2, #67	; 0x43
 800bfc4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800bfc6:	4b03      	ldr	r3, [pc, #12]	; (800bfd4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800bfc8:	4618      	mov	r0, r3
 800bfca:	370c      	adds	r7, #12
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd2:	4770      	bx	lr
 800bfd4:	20000058 	.word	0x20000058

0800bfd8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bfd8:	b480      	push	{r7}
 800bfda:	b083      	sub	sp, #12
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	2243      	movs	r2, #67	; 0x43
 800bfe4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800bfe6:	4b03      	ldr	r3, [pc, #12]	; (800bff4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	370c      	adds	r7, #12
 800bfec:	46bd      	mov	sp, r7
 800bfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff2:	4770      	bx	lr
 800bff4:	200000e0 	.word	0x200000e0

0800bff8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bff8:	b480      	push	{r7}
 800bffa:	b083      	sub	sp, #12
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	220a      	movs	r2, #10
 800c004:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c006:	4b03      	ldr	r3, [pc, #12]	; (800c014 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c008:	4618      	mov	r0, r3
 800c00a:	370c      	adds	r7, #12
 800c00c:	46bd      	mov	sp, r7
 800c00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c012:	4770      	bx	lr
 800c014:	20000014 	.word	0x20000014

0800c018 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c018:	b480      	push	{r7}
 800c01a:	b083      	sub	sp, #12
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
 800c020:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c022:	683b      	ldr	r3, [r7, #0]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d101      	bne.n	800c02c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c028:	2303      	movs	r3, #3
 800c02a:	e004      	b.n	800c036 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	683a      	ldr	r2, [r7, #0]
 800c030:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800c034:	2300      	movs	r3, #0
}
 800c036:	4618      	mov	r0, r3
 800c038:	370c      	adds	r7, #12
 800c03a:	46bd      	mov	sp, r7
 800c03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c040:	4770      	bx	lr

0800c042 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c042:	b480      	push	{r7}
 800c044:	b087      	sub	sp, #28
 800c046:	af00      	add	r7, sp, #0
 800c048:	60f8      	str	r0, [r7, #12]
 800c04a:	60b9      	str	r1, [r7, #8]
 800c04c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c054:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800c056:	697b      	ldr	r3, [r7, #20]
 800c058:	68ba      	ldr	r2, [r7, #8]
 800c05a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c05e:	697b      	ldr	r3, [r7, #20]
 800c060:	687a      	ldr	r2, [r7, #4]
 800c062:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800c066:	2300      	movs	r3, #0
}
 800c068:	4618      	mov	r0, r3
 800c06a:	371c      	adds	r7, #28
 800c06c:	46bd      	mov	sp, r7
 800c06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c072:	4770      	bx	lr

0800c074 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c074:	b480      	push	{r7}
 800c076:	b085      	sub	sp, #20
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
 800c07c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c084:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	683a      	ldr	r2, [r7, #0]
 800c08a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800c08e:	2300      	movs	r3, #0
}
 800c090:	4618      	mov	r0, r3
 800c092:	3714      	adds	r7, #20
 800c094:	46bd      	mov	sp, r7
 800c096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09a:	4770      	bx	lr

0800c09c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	b084      	sub	sp, #16
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c0aa:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800c0ac:	2301      	movs	r3, #1
 800c0ae:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d101      	bne.n	800c0be <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c0ba:	2303      	movs	r3, #3
 800c0bc:	e01a      	b.n	800c0f4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800c0be:	68bb      	ldr	r3, [r7, #8]
 800c0c0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d114      	bne.n	800c0f2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c0c8:	68bb      	ldr	r3, [r7, #8]
 800c0ca:	2201      	movs	r2, #1
 800c0cc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c0d0:	68bb      	ldr	r3, [r7, #8]
 800c0d2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c0e0:	68bb      	ldr	r3, [r7, #8]
 800c0e2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800c0e6:	2181      	movs	r1, #129	; 0x81
 800c0e8:	6878      	ldr	r0, [r7, #4]
 800c0ea:	f003 f896 	bl	800f21a <USBD_LL_Transmit>

    ret = USBD_OK;
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c0f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	3710      	adds	r7, #16
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	bd80      	pop	{r7, pc}

0800c0fc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b084      	sub	sp, #16
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c10a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c112:	2b00      	cmp	r3, #0
 800c114:	d101      	bne.n	800c11a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c116:	2303      	movs	r3, #3
 800c118:	e016      	b.n	800c148 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	7c1b      	ldrb	r3, [r3, #16]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d109      	bne.n	800c136 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c128:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c12c:	2101      	movs	r1, #1
 800c12e:	6878      	ldr	r0, [r7, #4]
 800c130:	f003 f894 	bl	800f25c <USBD_LL_PrepareReceive>
 800c134:	e007      	b.n	800c146 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c13c:	2340      	movs	r3, #64	; 0x40
 800c13e:	2101      	movs	r1, #1
 800c140:	6878      	ldr	r0, [r7, #4]
 800c142:	f003 f88b 	bl	800f25c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c146:	2300      	movs	r3, #0
}
 800c148:	4618      	mov	r0, r3
 800c14a:	3710      	adds	r7, #16
 800c14c:	46bd      	mov	sp, r7
 800c14e:	bd80      	pop	{r7, pc}

0800c150 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b086      	sub	sp, #24
 800c154:	af00      	add	r7, sp, #0
 800c156:	60f8      	str	r0, [r7, #12]
 800c158:	60b9      	str	r1, [r7, #8]
 800c15a:	4613      	mov	r3, r2
 800c15c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d101      	bne.n	800c168 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c164:	2303      	movs	r3, #3
 800c166:	e025      	b.n	800c1b4 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d003      	beq.n	800c17a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	2200      	movs	r2, #0
 800c176:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800c180:	2b00      	cmp	r3, #0
 800c182:	d003      	beq.n	800c18c <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	2200      	movs	r2, #0
 800c188:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c18c:	68bb      	ldr	r3, [r7, #8]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d003      	beq.n	800c19a <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	68ba      	ldr	r2, [r7, #8]
 800c196:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	2201      	movs	r2, #1
 800c19e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	79fa      	ldrb	r2, [r7, #7]
 800c1a6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c1a8:	68f8      	ldr	r0, [r7, #12]
 800c1aa:	f002 ff01 	bl	800efb0 <USBD_LL_Init>
 800c1ae:	4603      	mov	r3, r0
 800c1b0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c1b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	3718      	adds	r7, #24
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	bd80      	pop	{r7, pc}

0800c1bc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b084      	sub	sp, #16
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
 800c1c4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d101      	bne.n	800c1d4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800c1d0:	2303      	movs	r3, #3
 800c1d2:	e010      	b.n	800c1f6 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	683a      	ldr	r2, [r7, #0]
 800c1d8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c1e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1e4:	f107 020e 	add.w	r2, r7, #14
 800c1e8:	4610      	mov	r0, r2
 800c1ea:	4798      	blx	r3
 800c1ec:	4602      	mov	r2, r0
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800c1f4:	2300      	movs	r3, #0
}
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	3710      	adds	r7, #16
 800c1fa:	46bd      	mov	sp, r7
 800c1fc:	bd80      	pop	{r7, pc}

0800c1fe <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c1fe:	b580      	push	{r7, lr}
 800c200:	b082      	sub	sp, #8
 800c202:	af00      	add	r7, sp, #0
 800c204:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c206:	6878      	ldr	r0, [r7, #4]
 800c208:	f002 ff1e 	bl	800f048 <USBD_LL_Start>
 800c20c:	4603      	mov	r3, r0
}
 800c20e:	4618      	mov	r0, r3
 800c210:	3708      	adds	r7, #8
 800c212:	46bd      	mov	sp, r7
 800c214:	bd80      	pop	{r7, pc}

0800c216 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c216:	b480      	push	{r7}
 800c218:	b083      	sub	sp, #12
 800c21a:	af00      	add	r7, sp, #0
 800c21c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c21e:	2300      	movs	r3, #0
}
 800c220:	4618      	mov	r0, r3
 800c222:	370c      	adds	r7, #12
 800c224:	46bd      	mov	sp, r7
 800c226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c22a:	4770      	bx	lr

0800c22c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c22c:	b580      	push	{r7, lr}
 800c22e:	b084      	sub	sp, #16
 800c230:	af00      	add	r7, sp, #0
 800c232:	6078      	str	r0, [r7, #4]
 800c234:	460b      	mov	r3, r1
 800c236:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c238:	2303      	movs	r3, #3
 800c23a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c242:	2b00      	cmp	r3, #0
 800c244:	d009      	beq.n	800c25a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	78fa      	ldrb	r2, [r7, #3]
 800c250:	4611      	mov	r1, r2
 800c252:	6878      	ldr	r0, [r7, #4]
 800c254:	4798      	blx	r3
 800c256:	4603      	mov	r3, r0
 800c258:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c25a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c25c:	4618      	mov	r0, r3
 800c25e:	3710      	adds	r7, #16
 800c260:	46bd      	mov	sp, r7
 800c262:	bd80      	pop	{r7, pc}

0800c264 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c264:	b580      	push	{r7, lr}
 800c266:	b082      	sub	sp, #8
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
 800c26c:	460b      	mov	r3, r1
 800c26e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c276:	2b00      	cmp	r3, #0
 800c278:	d007      	beq.n	800c28a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c280:	685b      	ldr	r3, [r3, #4]
 800c282:	78fa      	ldrb	r2, [r7, #3]
 800c284:	4611      	mov	r1, r2
 800c286:	6878      	ldr	r0, [r7, #4]
 800c288:	4798      	blx	r3
  }

  return USBD_OK;
 800c28a:	2300      	movs	r3, #0
}
 800c28c:	4618      	mov	r0, r3
 800c28e:	3708      	adds	r7, #8
 800c290:	46bd      	mov	sp, r7
 800c292:	bd80      	pop	{r7, pc}

0800c294 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c294:	b580      	push	{r7, lr}
 800c296:	b084      	sub	sp, #16
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]
 800c29c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c2a4:	6839      	ldr	r1, [r7, #0]
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	f000 ff2c 	bl	800d104 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	2201      	movs	r2, #1
 800c2b0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800c2ba:	461a      	mov	r2, r3
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c2c8:	f003 031f 	and.w	r3, r3, #31
 800c2cc:	2b01      	cmp	r3, #1
 800c2ce:	d00e      	beq.n	800c2ee <USBD_LL_SetupStage+0x5a>
 800c2d0:	2b01      	cmp	r3, #1
 800c2d2:	d302      	bcc.n	800c2da <USBD_LL_SetupStage+0x46>
 800c2d4:	2b02      	cmp	r3, #2
 800c2d6:	d014      	beq.n	800c302 <USBD_LL_SetupStage+0x6e>
 800c2d8:	e01d      	b.n	800c316 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c2e0:	4619      	mov	r1, r3
 800c2e2:	6878      	ldr	r0, [r7, #4]
 800c2e4:	f000 fa18 	bl	800c718 <USBD_StdDevReq>
 800c2e8:	4603      	mov	r3, r0
 800c2ea:	73fb      	strb	r3, [r7, #15]
      break;
 800c2ec:	e020      	b.n	800c330 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c2f4:	4619      	mov	r1, r3
 800c2f6:	6878      	ldr	r0, [r7, #4]
 800c2f8:	f000 fa7c 	bl	800c7f4 <USBD_StdItfReq>
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	73fb      	strb	r3, [r7, #15]
      break;
 800c300:	e016      	b.n	800c330 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c308:	4619      	mov	r1, r3
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f000 fab8 	bl	800c880 <USBD_StdEPReq>
 800c310:	4603      	mov	r3, r0
 800c312:	73fb      	strb	r3, [r7, #15]
      break;
 800c314:	e00c      	b.n	800c330 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c31c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c320:	b2db      	uxtb	r3, r3
 800c322:	4619      	mov	r1, r3
 800c324:	6878      	ldr	r0, [r7, #4]
 800c326:	f002 feef 	bl	800f108 <USBD_LL_StallEP>
 800c32a:	4603      	mov	r3, r0
 800c32c:	73fb      	strb	r3, [r7, #15]
      break;
 800c32e:	bf00      	nop
  }

  return ret;
 800c330:	7bfb      	ldrb	r3, [r7, #15]
}
 800c332:	4618      	mov	r0, r3
 800c334:	3710      	adds	r7, #16
 800c336:	46bd      	mov	sp, r7
 800c338:	bd80      	pop	{r7, pc}

0800c33a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c33a:	b580      	push	{r7, lr}
 800c33c:	b086      	sub	sp, #24
 800c33e:	af00      	add	r7, sp, #0
 800c340:	60f8      	str	r0, [r7, #12]
 800c342:	460b      	mov	r3, r1
 800c344:	607a      	str	r2, [r7, #4]
 800c346:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c348:	7afb      	ldrb	r3, [r7, #11]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d137      	bne.n	800c3be <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c354:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c35c:	2b03      	cmp	r3, #3
 800c35e:	d14a      	bne.n	800c3f6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800c360:	693b      	ldr	r3, [r7, #16]
 800c362:	689a      	ldr	r2, [r3, #8]
 800c364:	693b      	ldr	r3, [r7, #16]
 800c366:	68db      	ldr	r3, [r3, #12]
 800c368:	429a      	cmp	r2, r3
 800c36a:	d913      	bls.n	800c394 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c36c:	693b      	ldr	r3, [r7, #16]
 800c36e:	689a      	ldr	r2, [r3, #8]
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	68db      	ldr	r3, [r3, #12]
 800c374:	1ad2      	subs	r2, r2, r3
 800c376:	693b      	ldr	r3, [r7, #16]
 800c378:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c37a:	693b      	ldr	r3, [r7, #16]
 800c37c:	68da      	ldr	r2, [r3, #12]
 800c37e:	693b      	ldr	r3, [r7, #16]
 800c380:	689b      	ldr	r3, [r3, #8]
 800c382:	4293      	cmp	r3, r2
 800c384:	bf28      	it	cs
 800c386:	4613      	movcs	r3, r2
 800c388:	461a      	mov	r2, r3
 800c38a:	6879      	ldr	r1, [r7, #4]
 800c38c:	68f8      	ldr	r0, [r7, #12]
 800c38e:	f000 ffad 	bl	800d2ec <USBD_CtlContinueRx>
 800c392:	e030      	b.n	800c3f6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c39a:	691b      	ldr	r3, [r3, #16]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d00a      	beq.n	800c3b6 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c3a6:	2b03      	cmp	r3, #3
 800c3a8:	d105      	bne.n	800c3b6 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c3b0:	691b      	ldr	r3, [r3, #16]
 800c3b2:	68f8      	ldr	r0, [r7, #12]
 800c3b4:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800c3b6:	68f8      	ldr	r0, [r7, #12]
 800c3b8:	f000 ffa9 	bl	800d30e <USBD_CtlSendStatus>
 800c3bc:	e01b      	b.n	800c3f6 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c3c4:	699b      	ldr	r3, [r3, #24]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d013      	beq.n	800c3f2 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800c3d0:	2b03      	cmp	r3, #3
 800c3d2:	d10e      	bne.n	800c3f2 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c3da:	699b      	ldr	r3, [r3, #24]
 800c3dc:	7afa      	ldrb	r2, [r7, #11]
 800c3de:	4611      	mov	r1, r2
 800c3e0:	68f8      	ldr	r0, [r7, #12]
 800c3e2:	4798      	blx	r3
 800c3e4:	4603      	mov	r3, r0
 800c3e6:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800c3e8:	7dfb      	ldrb	r3, [r7, #23]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d003      	beq.n	800c3f6 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800c3ee:	7dfb      	ldrb	r3, [r7, #23]
 800c3f0:	e002      	b.n	800c3f8 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c3f2:	2303      	movs	r3, #3
 800c3f4:	e000      	b.n	800c3f8 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800c3f6:	2300      	movs	r3, #0
}
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	3718      	adds	r7, #24
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	bd80      	pop	{r7, pc}

0800c400 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b086      	sub	sp, #24
 800c404:	af00      	add	r7, sp, #0
 800c406:	60f8      	str	r0, [r7, #12]
 800c408:	460b      	mov	r3, r1
 800c40a:	607a      	str	r2, [r7, #4]
 800c40c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c40e:	7afb      	ldrb	r3, [r7, #11]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d16a      	bne.n	800c4ea <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	3314      	adds	r3, #20
 800c418:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c420:	2b02      	cmp	r3, #2
 800c422:	d155      	bne.n	800c4d0 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	689a      	ldr	r2, [r3, #8]
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	68db      	ldr	r3, [r3, #12]
 800c42c:	429a      	cmp	r2, r3
 800c42e:	d914      	bls.n	800c45a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c430:	693b      	ldr	r3, [r7, #16]
 800c432:	689a      	ldr	r2, [r3, #8]
 800c434:	693b      	ldr	r3, [r7, #16]
 800c436:	68db      	ldr	r3, [r3, #12]
 800c438:	1ad2      	subs	r2, r2, r3
 800c43a:	693b      	ldr	r3, [r7, #16]
 800c43c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c43e:	693b      	ldr	r3, [r7, #16]
 800c440:	689b      	ldr	r3, [r3, #8]
 800c442:	461a      	mov	r2, r3
 800c444:	6879      	ldr	r1, [r7, #4]
 800c446:	68f8      	ldr	r0, [r7, #12]
 800c448:	f000 ff22 	bl	800d290 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c44c:	2300      	movs	r3, #0
 800c44e:	2200      	movs	r2, #0
 800c450:	2100      	movs	r1, #0
 800c452:	68f8      	ldr	r0, [r7, #12]
 800c454:	f002 ff02 	bl	800f25c <USBD_LL_PrepareReceive>
 800c458:	e03a      	b.n	800c4d0 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c45a:	693b      	ldr	r3, [r7, #16]
 800c45c:	68da      	ldr	r2, [r3, #12]
 800c45e:	693b      	ldr	r3, [r7, #16]
 800c460:	689b      	ldr	r3, [r3, #8]
 800c462:	429a      	cmp	r2, r3
 800c464:	d11c      	bne.n	800c4a0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c466:	693b      	ldr	r3, [r7, #16]
 800c468:	685a      	ldr	r2, [r3, #4]
 800c46a:	693b      	ldr	r3, [r7, #16]
 800c46c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c46e:	429a      	cmp	r2, r3
 800c470:	d316      	bcc.n	800c4a0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c472:	693b      	ldr	r3, [r7, #16]
 800c474:	685a      	ldr	r2, [r3, #4]
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c47c:	429a      	cmp	r2, r3
 800c47e:	d20f      	bcs.n	800c4a0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c480:	2200      	movs	r2, #0
 800c482:	2100      	movs	r1, #0
 800c484:	68f8      	ldr	r0, [r7, #12]
 800c486:	f000 ff03 	bl	800d290 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	2200      	movs	r2, #0
 800c48e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c492:	2300      	movs	r3, #0
 800c494:	2200      	movs	r2, #0
 800c496:	2100      	movs	r1, #0
 800c498:	68f8      	ldr	r0, [r7, #12]
 800c49a:	f002 fedf 	bl	800f25c <USBD_LL_PrepareReceive>
 800c49e:	e017      	b.n	800c4d0 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c4a6:	68db      	ldr	r3, [r3, #12]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d00a      	beq.n	800c4c2 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c4b2:	2b03      	cmp	r3, #3
 800c4b4:	d105      	bne.n	800c4c2 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c4bc:	68db      	ldr	r3, [r3, #12]
 800c4be:	68f8      	ldr	r0, [r7, #12]
 800c4c0:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c4c2:	2180      	movs	r1, #128	; 0x80
 800c4c4:	68f8      	ldr	r0, [r7, #12]
 800c4c6:	f002 fe1f 	bl	800f108 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c4ca:	68f8      	ldr	r0, [r7, #12]
 800c4cc:	f000 ff32 	bl	800d334 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c4d6:	2b01      	cmp	r3, #1
 800c4d8:	d123      	bne.n	800c522 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800c4da:	68f8      	ldr	r0, [r7, #12]
 800c4dc:	f7ff fe9b 	bl	800c216 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c4e8:	e01b      	b.n	800c522 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c4f0:	695b      	ldr	r3, [r3, #20]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d013      	beq.n	800c51e <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800c4fc:	2b03      	cmp	r3, #3
 800c4fe:	d10e      	bne.n	800c51e <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c506:	695b      	ldr	r3, [r3, #20]
 800c508:	7afa      	ldrb	r2, [r7, #11]
 800c50a:	4611      	mov	r1, r2
 800c50c:	68f8      	ldr	r0, [r7, #12]
 800c50e:	4798      	blx	r3
 800c510:	4603      	mov	r3, r0
 800c512:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800c514:	7dfb      	ldrb	r3, [r7, #23]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d003      	beq.n	800c522 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800c51a:	7dfb      	ldrb	r3, [r7, #23]
 800c51c:	e002      	b.n	800c524 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c51e:	2303      	movs	r3, #3
 800c520:	e000      	b.n	800c524 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800c522:	2300      	movs	r3, #0
}
 800c524:	4618      	mov	r0, r3
 800c526:	3718      	adds	r7, #24
 800c528:	46bd      	mov	sp, r7
 800c52a:	bd80      	pop	{r7, pc}

0800c52c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b082      	sub	sp, #8
 800c530:	af00      	add	r7, sp, #0
 800c532:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	2201      	movs	r2, #1
 800c538:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	2200      	movs	r2, #0
 800c540:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	2200      	movs	r2, #0
 800c548:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	2200      	movs	r2, #0
 800c54e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d009      	beq.n	800c570 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c562:	685b      	ldr	r3, [r3, #4]
 800c564:	687a      	ldr	r2, [r7, #4]
 800c566:	6852      	ldr	r2, [r2, #4]
 800c568:	b2d2      	uxtb	r2, r2
 800c56a:	4611      	mov	r1, r2
 800c56c:	6878      	ldr	r0, [r7, #4]
 800c56e:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c570:	2340      	movs	r3, #64	; 0x40
 800c572:	2200      	movs	r2, #0
 800c574:	2100      	movs	r1, #0
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	f002 fd81 	bl	800f07e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	2201      	movs	r2, #1
 800c580:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	2240      	movs	r2, #64	; 0x40
 800c588:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c58c:	2340      	movs	r3, #64	; 0x40
 800c58e:	2200      	movs	r2, #0
 800c590:	2180      	movs	r1, #128	; 0x80
 800c592:	6878      	ldr	r0, [r7, #4]
 800c594:	f002 fd73 	bl	800f07e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	2201      	movs	r2, #1
 800c59c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	2240      	movs	r2, #64	; 0x40
 800c5a2:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800c5a4:	2300      	movs	r3, #0
}
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	3708      	adds	r7, #8
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bd80      	pop	{r7, pc}

0800c5ae <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c5ae:	b480      	push	{r7}
 800c5b0:	b083      	sub	sp, #12
 800c5b2:	af00      	add	r7, sp, #0
 800c5b4:	6078      	str	r0, [r7, #4]
 800c5b6:	460b      	mov	r3, r1
 800c5b8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	78fa      	ldrb	r2, [r7, #3]
 800c5be:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c5c0:	2300      	movs	r3, #0
}
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	370c      	adds	r7, #12
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5cc:	4770      	bx	lr

0800c5ce <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c5ce:	b480      	push	{r7}
 800c5d0:	b083      	sub	sp, #12
 800c5d2:	af00      	add	r7, sp, #0
 800c5d4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	2204      	movs	r2, #4
 800c5e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c5ea:	2300      	movs	r3, #0
}
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	370c      	adds	r7, #12
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f6:	4770      	bx	lr

0800c5f8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b083      	sub	sp, #12
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c606:	2b04      	cmp	r3, #4
 800c608:	d105      	bne.n	800c616 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c616:	2300      	movs	r3, #0
}
 800c618:	4618      	mov	r0, r3
 800c61a:	370c      	adds	r7, #12
 800c61c:	46bd      	mov	sp, r7
 800c61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c622:	4770      	bx	lr

0800c624 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c624:	b580      	push	{r7, lr}
 800c626:	b082      	sub	sp, #8
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c632:	2b03      	cmp	r3, #3
 800c634:	d10b      	bne.n	800c64e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c63c:	69db      	ldr	r3, [r3, #28]
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d005      	beq.n	800c64e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c648:	69db      	ldr	r3, [r3, #28]
 800c64a:	6878      	ldr	r0, [r7, #4]
 800c64c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c64e:	2300      	movs	r3, #0
}
 800c650:	4618      	mov	r0, r3
 800c652:	3708      	adds	r7, #8
 800c654:	46bd      	mov	sp, r7
 800c656:	bd80      	pop	{r7, pc}

0800c658 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c658:	b480      	push	{r7}
 800c65a:	b083      	sub	sp, #12
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
 800c660:	460b      	mov	r3, r1
 800c662:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c664:	2300      	movs	r3, #0
}
 800c666:	4618      	mov	r0, r3
 800c668:	370c      	adds	r7, #12
 800c66a:	46bd      	mov	sp, r7
 800c66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c670:	4770      	bx	lr

0800c672 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c672:	b480      	push	{r7}
 800c674:	b083      	sub	sp, #12
 800c676:	af00      	add	r7, sp, #0
 800c678:	6078      	str	r0, [r7, #4]
 800c67a:	460b      	mov	r3, r1
 800c67c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c67e:	2300      	movs	r3, #0
}
 800c680:	4618      	mov	r0, r3
 800c682:	370c      	adds	r7, #12
 800c684:	46bd      	mov	sp, r7
 800c686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c68a:	4770      	bx	lr

0800c68c <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c68c:	b480      	push	{r7}
 800c68e:	b083      	sub	sp, #12
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c694:	2300      	movs	r3, #0
}
 800c696:	4618      	mov	r0, r3
 800c698:	370c      	adds	r7, #12
 800c69a:	46bd      	mov	sp, r7
 800c69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a0:	4770      	bx	lr

0800c6a2 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c6a2:	b580      	push	{r7, lr}
 800c6a4:	b082      	sub	sp, #8
 800c6a6:	af00      	add	r7, sp, #0
 800c6a8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	2201      	movs	r2, #1
 800c6ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d009      	beq.n	800c6d0 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c6c2:	685b      	ldr	r3, [r3, #4]
 800c6c4:	687a      	ldr	r2, [r7, #4]
 800c6c6:	6852      	ldr	r2, [r2, #4]
 800c6c8:	b2d2      	uxtb	r2, r2
 800c6ca:	4611      	mov	r1, r2
 800c6cc:	6878      	ldr	r0, [r7, #4]
 800c6ce:	4798      	blx	r3
  }

  return USBD_OK;
 800c6d0:	2300      	movs	r3, #0
}
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	3708      	adds	r7, #8
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}

0800c6da <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c6da:	b480      	push	{r7}
 800c6dc:	b087      	sub	sp, #28
 800c6de:	af00      	add	r7, sp, #0
 800c6e0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c6e6:	697b      	ldr	r3, [r7, #20]
 800c6e8:	781b      	ldrb	r3, [r3, #0]
 800c6ea:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c6ec:	697b      	ldr	r3, [r7, #20]
 800c6ee:	3301      	adds	r3, #1
 800c6f0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c6f2:	697b      	ldr	r3, [r7, #20]
 800c6f4:	781b      	ldrb	r3, [r3, #0]
 800c6f6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c6f8:	8a3b      	ldrh	r3, [r7, #16]
 800c6fa:	021b      	lsls	r3, r3, #8
 800c6fc:	b21a      	sxth	r2, r3
 800c6fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c702:	4313      	orrs	r3, r2
 800c704:	b21b      	sxth	r3, r3
 800c706:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c708:	89fb      	ldrh	r3, [r7, #14]
}
 800c70a:	4618      	mov	r0, r3
 800c70c:	371c      	adds	r7, #28
 800c70e:	46bd      	mov	sp, r7
 800c710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c714:	4770      	bx	lr
	...

0800c718 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b084      	sub	sp, #16
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	6078      	str	r0, [r7, #4]
 800c720:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c722:	2300      	movs	r3, #0
 800c724:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c726:	683b      	ldr	r3, [r7, #0]
 800c728:	781b      	ldrb	r3, [r3, #0]
 800c72a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c72e:	2b20      	cmp	r3, #32
 800c730:	d004      	beq.n	800c73c <USBD_StdDevReq+0x24>
 800c732:	2b40      	cmp	r3, #64	; 0x40
 800c734:	d002      	beq.n	800c73c <USBD_StdDevReq+0x24>
 800c736:	2b00      	cmp	r3, #0
 800c738:	d00a      	beq.n	800c750 <USBD_StdDevReq+0x38>
 800c73a:	e050      	b.n	800c7de <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c742:	689b      	ldr	r3, [r3, #8]
 800c744:	6839      	ldr	r1, [r7, #0]
 800c746:	6878      	ldr	r0, [r7, #4]
 800c748:	4798      	blx	r3
 800c74a:	4603      	mov	r3, r0
 800c74c:	73fb      	strb	r3, [r7, #15]
    break;
 800c74e:	e04b      	b.n	800c7e8 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	785b      	ldrb	r3, [r3, #1]
 800c754:	2b09      	cmp	r3, #9
 800c756:	d83c      	bhi.n	800c7d2 <USBD_StdDevReq+0xba>
 800c758:	a201      	add	r2, pc, #4	; (adr r2, 800c760 <USBD_StdDevReq+0x48>)
 800c75a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c75e:	bf00      	nop
 800c760:	0800c7b5 	.word	0x0800c7b5
 800c764:	0800c7c9 	.word	0x0800c7c9
 800c768:	0800c7d3 	.word	0x0800c7d3
 800c76c:	0800c7bf 	.word	0x0800c7bf
 800c770:	0800c7d3 	.word	0x0800c7d3
 800c774:	0800c793 	.word	0x0800c793
 800c778:	0800c789 	.word	0x0800c789
 800c77c:	0800c7d3 	.word	0x0800c7d3
 800c780:	0800c7ab 	.word	0x0800c7ab
 800c784:	0800c79d 	.word	0x0800c79d
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800c788:	6839      	ldr	r1, [r7, #0]
 800c78a:	6878      	ldr	r0, [r7, #4]
 800c78c:	f000 f9ce 	bl	800cb2c <USBD_GetDescriptor>
      break;
 800c790:	e024      	b.n	800c7dc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800c792:	6839      	ldr	r1, [r7, #0]
 800c794:	6878      	ldr	r0, [r7, #4]
 800c796:	f000 fb33 	bl	800ce00 <USBD_SetAddress>
      break;
 800c79a:	e01f      	b.n	800c7dc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800c79c:	6839      	ldr	r1, [r7, #0]
 800c79e:	6878      	ldr	r0, [r7, #4]
 800c7a0:	f000 fb70 	bl	800ce84 <USBD_SetConfig>
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	73fb      	strb	r3, [r7, #15]
      break;
 800c7a8:	e018      	b.n	800c7dc <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800c7aa:	6839      	ldr	r1, [r7, #0]
 800c7ac:	6878      	ldr	r0, [r7, #4]
 800c7ae:	f000 fc0d 	bl	800cfcc <USBD_GetConfig>
      break;
 800c7b2:	e013      	b.n	800c7dc <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800c7b4:	6839      	ldr	r1, [r7, #0]
 800c7b6:	6878      	ldr	r0, [r7, #4]
 800c7b8:	f000 fc3c 	bl	800d034 <USBD_GetStatus>
      break;
 800c7bc:	e00e      	b.n	800c7dc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800c7be:	6839      	ldr	r1, [r7, #0]
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	f000 fc6a 	bl	800d09a <USBD_SetFeature>
      break;
 800c7c6:	e009      	b.n	800c7dc <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800c7c8:	6839      	ldr	r1, [r7, #0]
 800c7ca:	6878      	ldr	r0, [r7, #4]
 800c7cc:	f000 fc79 	bl	800d0c2 <USBD_ClrFeature>
      break;
 800c7d0:	e004      	b.n	800c7dc <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800c7d2:	6839      	ldr	r1, [r7, #0]
 800c7d4:	6878      	ldr	r0, [r7, #4]
 800c7d6:	f000 fccf 	bl	800d178 <USBD_CtlError>
      break;
 800c7da:	bf00      	nop
    }
    break;
 800c7dc:	e004      	b.n	800c7e8 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800c7de:	6839      	ldr	r1, [r7, #0]
 800c7e0:	6878      	ldr	r0, [r7, #4]
 800c7e2:	f000 fcc9 	bl	800d178 <USBD_CtlError>
    break;
 800c7e6:	bf00      	nop
  }

  return ret;
 800c7e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	3710      	adds	r7, #16
 800c7ee:	46bd      	mov	sp, r7
 800c7f0:	bd80      	pop	{r7, pc}
 800c7f2:	bf00      	nop

0800c7f4 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7f4:	b580      	push	{r7, lr}
 800c7f6:	b084      	sub	sp, #16
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	6078      	str	r0, [r7, #4]
 800c7fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c7fe:	2300      	movs	r3, #0
 800c800:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	781b      	ldrb	r3, [r3, #0]
 800c806:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c80a:	2b20      	cmp	r3, #32
 800c80c:	d003      	beq.n	800c816 <USBD_StdItfReq+0x22>
 800c80e:	2b40      	cmp	r3, #64	; 0x40
 800c810:	d001      	beq.n	800c816 <USBD_StdItfReq+0x22>
 800c812:	2b00      	cmp	r3, #0
 800c814:	d12a      	bne.n	800c86c <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c81c:	3b01      	subs	r3, #1
 800c81e:	2b02      	cmp	r3, #2
 800c820:	d81d      	bhi.n	800c85e <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c822:	683b      	ldr	r3, [r7, #0]
 800c824:	889b      	ldrh	r3, [r3, #4]
 800c826:	b2db      	uxtb	r3, r3
 800c828:	2b01      	cmp	r3, #1
 800c82a:	d813      	bhi.n	800c854 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c832:	689b      	ldr	r3, [r3, #8]
 800c834:	6839      	ldr	r1, [r7, #0]
 800c836:	6878      	ldr	r0, [r7, #4]
 800c838:	4798      	blx	r3
 800c83a:	4603      	mov	r3, r0
 800c83c:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800c83e:	683b      	ldr	r3, [r7, #0]
 800c840:	88db      	ldrh	r3, [r3, #6]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d110      	bne.n	800c868 <USBD_StdItfReq+0x74>
 800c846:	7bfb      	ldrb	r3, [r7, #15]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d10d      	bne.n	800c868 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800c84c:	6878      	ldr	r0, [r7, #4]
 800c84e:	f000 fd5e 	bl	800d30e <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800c852:	e009      	b.n	800c868 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800c854:	6839      	ldr	r1, [r7, #0]
 800c856:	6878      	ldr	r0, [r7, #4]
 800c858:	f000 fc8e 	bl	800d178 <USBD_CtlError>
      break;
 800c85c:	e004      	b.n	800c868 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800c85e:	6839      	ldr	r1, [r7, #0]
 800c860:	6878      	ldr	r0, [r7, #4]
 800c862:	f000 fc89 	bl	800d178 <USBD_CtlError>
      break;
 800c866:	e000      	b.n	800c86a <USBD_StdItfReq+0x76>
      break;
 800c868:	bf00      	nop
    }
    break;
 800c86a:	e004      	b.n	800c876 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800c86c:	6839      	ldr	r1, [r7, #0]
 800c86e:	6878      	ldr	r0, [r7, #4]
 800c870:	f000 fc82 	bl	800d178 <USBD_CtlError>
    break;
 800c874:	bf00      	nop
  }

  return ret;
 800c876:	7bfb      	ldrb	r3, [r7, #15]
}
 800c878:	4618      	mov	r0, r3
 800c87a:	3710      	adds	r7, #16
 800c87c:	46bd      	mov	sp, r7
 800c87e:	bd80      	pop	{r7, pc}

0800c880 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c880:	b580      	push	{r7, lr}
 800c882:	b084      	sub	sp, #16
 800c884:	af00      	add	r7, sp, #0
 800c886:	6078      	str	r0, [r7, #4]
 800c888:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c88a:	2300      	movs	r3, #0
 800c88c:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800c88e:	683b      	ldr	r3, [r7, #0]
 800c890:	889b      	ldrh	r3, [r3, #4]
 800c892:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c894:	683b      	ldr	r3, [r7, #0]
 800c896:	781b      	ldrb	r3, [r3, #0]
 800c898:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c89c:	2b20      	cmp	r3, #32
 800c89e:	d004      	beq.n	800c8aa <USBD_StdEPReq+0x2a>
 800c8a0:	2b40      	cmp	r3, #64	; 0x40
 800c8a2:	d002      	beq.n	800c8aa <USBD_StdEPReq+0x2a>
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d00a      	beq.n	800c8be <USBD_StdEPReq+0x3e>
 800c8a8:	e135      	b.n	800cb16 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c8b0:	689b      	ldr	r3, [r3, #8]
 800c8b2:	6839      	ldr	r1, [r7, #0]
 800c8b4:	6878      	ldr	r0, [r7, #4]
 800c8b6:	4798      	blx	r3
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	73fb      	strb	r3, [r7, #15]
    break;
 800c8bc:	e130      	b.n	800cb20 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c8be:	683b      	ldr	r3, [r7, #0]
 800c8c0:	785b      	ldrb	r3, [r3, #1]
 800c8c2:	2b01      	cmp	r3, #1
 800c8c4:	d03e      	beq.n	800c944 <USBD_StdEPReq+0xc4>
 800c8c6:	2b03      	cmp	r3, #3
 800c8c8:	d002      	beq.n	800c8d0 <USBD_StdEPReq+0x50>
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d077      	beq.n	800c9be <USBD_StdEPReq+0x13e>
 800c8ce:	e11c      	b.n	800cb0a <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c8d6:	2b02      	cmp	r3, #2
 800c8d8:	d002      	beq.n	800c8e0 <USBD_StdEPReq+0x60>
 800c8da:	2b03      	cmp	r3, #3
 800c8dc:	d015      	beq.n	800c90a <USBD_StdEPReq+0x8a>
 800c8de:	e02b      	b.n	800c938 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c8e0:	7bbb      	ldrb	r3, [r7, #14]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d00c      	beq.n	800c900 <USBD_StdEPReq+0x80>
 800c8e6:	7bbb      	ldrb	r3, [r7, #14]
 800c8e8:	2b80      	cmp	r3, #128	; 0x80
 800c8ea:	d009      	beq.n	800c900 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800c8ec:	7bbb      	ldrb	r3, [r7, #14]
 800c8ee:	4619      	mov	r1, r3
 800c8f0:	6878      	ldr	r0, [r7, #4]
 800c8f2:	f002 fc09 	bl	800f108 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c8f6:	2180      	movs	r1, #128	; 0x80
 800c8f8:	6878      	ldr	r0, [r7, #4]
 800c8fa:	f002 fc05 	bl	800f108 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800c8fe:	e020      	b.n	800c942 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800c900:	6839      	ldr	r1, [r7, #0]
 800c902:	6878      	ldr	r0, [r7, #4]
 800c904:	f000 fc38 	bl	800d178 <USBD_CtlError>
        break;
 800c908:	e01b      	b.n	800c942 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	885b      	ldrh	r3, [r3, #2]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d10e      	bne.n	800c930 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c912:	7bbb      	ldrb	r3, [r7, #14]
 800c914:	2b00      	cmp	r3, #0
 800c916:	d00b      	beq.n	800c930 <USBD_StdEPReq+0xb0>
 800c918:	7bbb      	ldrb	r3, [r7, #14]
 800c91a:	2b80      	cmp	r3, #128	; 0x80
 800c91c:	d008      	beq.n	800c930 <USBD_StdEPReq+0xb0>
 800c91e:	683b      	ldr	r3, [r7, #0]
 800c920:	88db      	ldrh	r3, [r3, #6]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d104      	bne.n	800c930 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800c926:	7bbb      	ldrb	r3, [r7, #14]
 800c928:	4619      	mov	r1, r3
 800c92a:	6878      	ldr	r0, [r7, #4]
 800c92c:	f002 fbec 	bl	800f108 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800c930:	6878      	ldr	r0, [r7, #4]
 800c932:	f000 fcec 	bl	800d30e <USBD_CtlSendStatus>

        break;
 800c936:	e004      	b.n	800c942 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800c938:	6839      	ldr	r1, [r7, #0]
 800c93a:	6878      	ldr	r0, [r7, #4]
 800c93c:	f000 fc1c 	bl	800d178 <USBD_CtlError>
        break;
 800c940:	bf00      	nop
      }
      break;
 800c942:	e0e7      	b.n	800cb14 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c94a:	2b02      	cmp	r3, #2
 800c94c:	d002      	beq.n	800c954 <USBD_StdEPReq+0xd4>
 800c94e:	2b03      	cmp	r3, #3
 800c950:	d015      	beq.n	800c97e <USBD_StdEPReq+0xfe>
 800c952:	e02d      	b.n	800c9b0 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c954:	7bbb      	ldrb	r3, [r7, #14]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d00c      	beq.n	800c974 <USBD_StdEPReq+0xf4>
 800c95a:	7bbb      	ldrb	r3, [r7, #14]
 800c95c:	2b80      	cmp	r3, #128	; 0x80
 800c95e:	d009      	beq.n	800c974 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800c960:	7bbb      	ldrb	r3, [r7, #14]
 800c962:	4619      	mov	r1, r3
 800c964:	6878      	ldr	r0, [r7, #4]
 800c966:	f002 fbcf 	bl	800f108 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c96a:	2180      	movs	r1, #128	; 0x80
 800c96c:	6878      	ldr	r0, [r7, #4]
 800c96e:	f002 fbcb 	bl	800f108 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800c972:	e023      	b.n	800c9bc <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800c974:	6839      	ldr	r1, [r7, #0]
 800c976:	6878      	ldr	r0, [r7, #4]
 800c978:	f000 fbfe 	bl	800d178 <USBD_CtlError>
        break;
 800c97c:	e01e      	b.n	800c9bc <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800c97e:	683b      	ldr	r3, [r7, #0]
 800c980:	885b      	ldrh	r3, [r3, #2]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d119      	bne.n	800c9ba <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800c986:	7bbb      	ldrb	r3, [r7, #14]
 800c988:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d004      	beq.n	800c99a <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c990:	7bbb      	ldrb	r3, [r7, #14]
 800c992:	4619      	mov	r1, r3
 800c994:	6878      	ldr	r0, [r7, #4]
 800c996:	f002 fbd6 	bl	800f146 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800c99a:	6878      	ldr	r0, [r7, #4]
 800c99c:	f000 fcb7 	bl	800d30e <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c9a6:	689b      	ldr	r3, [r3, #8]
 800c9a8:	6839      	ldr	r1, [r7, #0]
 800c9aa:	6878      	ldr	r0, [r7, #4]
 800c9ac:	4798      	blx	r3
        }
        break;
 800c9ae:	e004      	b.n	800c9ba <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800c9b0:	6839      	ldr	r1, [r7, #0]
 800c9b2:	6878      	ldr	r0, [r7, #4]
 800c9b4:	f000 fbe0 	bl	800d178 <USBD_CtlError>
        break;
 800c9b8:	e000      	b.n	800c9bc <USBD_StdEPReq+0x13c>
        break;
 800c9ba:	bf00      	nop
      }
      break;
 800c9bc:	e0aa      	b.n	800cb14 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c9c4:	2b02      	cmp	r3, #2
 800c9c6:	d002      	beq.n	800c9ce <USBD_StdEPReq+0x14e>
 800c9c8:	2b03      	cmp	r3, #3
 800c9ca:	d032      	beq.n	800ca32 <USBD_StdEPReq+0x1b2>
 800c9cc:	e097      	b.n	800cafe <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c9ce:	7bbb      	ldrb	r3, [r7, #14]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d007      	beq.n	800c9e4 <USBD_StdEPReq+0x164>
 800c9d4:	7bbb      	ldrb	r3, [r7, #14]
 800c9d6:	2b80      	cmp	r3, #128	; 0x80
 800c9d8:	d004      	beq.n	800c9e4 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800c9da:	6839      	ldr	r1, [r7, #0]
 800c9dc:	6878      	ldr	r0, [r7, #4]
 800c9de:	f000 fbcb 	bl	800d178 <USBD_CtlError>
          break;
 800c9e2:	e091      	b.n	800cb08 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c9e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	da0b      	bge.n	800ca04 <USBD_StdEPReq+0x184>
 800c9ec:	7bbb      	ldrb	r3, [r7, #14]
 800c9ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c9f2:	4613      	mov	r3, r2
 800c9f4:	009b      	lsls	r3, r3, #2
 800c9f6:	4413      	add	r3, r2
 800c9f8:	009b      	lsls	r3, r3, #2
 800c9fa:	3310      	adds	r3, #16
 800c9fc:	687a      	ldr	r2, [r7, #4]
 800c9fe:	4413      	add	r3, r2
 800ca00:	3304      	adds	r3, #4
 800ca02:	e00b      	b.n	800ca1c <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800ca04:	7bbb      	ldrb	r3, [r7, #14]
 800ca06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca0a:	4613      	mov	r3, r2
 800ca0c:	009b      	lsls	r3, r3, #2
 800ca0e:	4413      	add	r3, r2
 800ca10:	009b      	lsls	r3, r3, #2
 800ca12:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ca16:	687a      	ldr	r2, [r7, #4]
 800ca18:	4413      	add	r3, r2
 800ca1a:	3304      	adds	r3, #4
 800ca1c:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800ca1e:	68bb      	ldr	r3, [r7, #8]
 800ca20:	2200      	movs	r2, #0
 800ca22:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ca24:	68bb      	ldr	r3, [r7, #8]
 800ca26:	2202      	movs	r2, #2
 800ca28:	4619      	mov	r1, r3
 800ca2a:	6878      	ldr	r0, [r7, #4]
 800ca2c:	f000 fc15 	bl	800d25a <USBD_CtlSendData>
        break;
 800ca30:	e06a      	b.n	800cb08 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800ca32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	da11      	bge.n	800ca5e <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ca3a:	7bbb      	ldrb	r3, [r7, #14]
 800ca3c:	f003 020f 	and.w	r2, r3, #15
 800ca40:	6879      	ldr	r1, [r7, #4]
 800ca42:	4613      	mov	r3, r2
 800ca44:	009b      	lsls	r3, r3, #2
 800ca46:	4413      	add	r3, r2
 800ca48:	009b      	lsls	r3, r3, #2
 800ca4a:	440b      	add	r3, r1
 800ca4c:	3324      	adds	r3, #36	; 0x24
 800ca4e:	881b      	ldrh	r3, [r3, #0]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d117      	bne.n	800ca84 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800ca54:	6839      	ldr	r1, [r7, #0]
 800ca56:	6878      	ldr	r0, [r7, #4]
 800ca58:	f000 fb8e 	bl	800d178 <USBD_CtlError>
            break;
 800ca5c:	e054      	b.n	800cb08 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ca5e:	7bbb      	ldrb	r3, [r7, #14]
 800ca60:	f003 020f 	and.w	r2, r3, #15
 800ca64:	6879      	ldr	r1, [r7, #4]
 800ca66:	4613      	mov	r3, r2
 800ca68:	009b      	lsls	r3, r3, #2
 800ca6a:	4413      	add	r3, r2
 800ca6c:	009b      	lsls	r3, r3, #2
 800ca6e:	440b      	add	r3, r1
 800ca70:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ca74:	881b      	ldrh	r3, [r3, #0]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d104      	bne.n	800ca84 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800ca7a:	6839      	ldr	r1, [r7, #0]
 800ca7c:	6878      	ldr	r0, [r7, #4]
 800ca7e:	f000 fb7b 	bl	800d178 <USBD_CtlError>
            break;
 800ca82:	e041      	b.n	800cb08 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	da0b      	bge.n	800caa4 <USBD_StdEPReq+0x224>
 800ca8c:	7bbb      	ldrb	r3, [r7, #14]
 800ca8e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ca92:	4613      	mov	r3, r2
 800ca94:	009b      	lsls	r3, r3, #2
 800ca96:	4413      	add	r3, r2
 800ca98:	009b      	lsls	r3, r3, #2
 800ca9a:	3310      	adds	r3, #16
 800ca9c:	687a      	ldr	r2, [r7, #4]
 800ca9e:	4413      	add	r3, r2
 800caa0:	3304      	adds	r3, #4
 800caa2:	e00b      	b.n	800cabc <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800caa4:	7bbb      	ldrb	r3, [r7, #14]
 800caa6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800caaa:	4613      	mov	r3, r2
 800caac:	009b      	lsls	r3, r3, #2
 800caae:	4413      	add	r3, r2
 800cab0:	009b      	lsls	r3, r3, #2
 800cab2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800cab6:	687a      	ldr	r2, [r7, #4]
 800cab8:	4413      	add	r3, r2
 800caba:	3304      	adds	r3, #4
 800cabc:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800cabe:	7bbb      	ldrb	r3, [r7, #14]
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d002      	beq.n	800caca <USBD_StdEPReq+0x24a>
 800cac4:	7bbb      	ldrb	r3, [r7, #14]
 800cac6:	2b80      	cmp	r3, #128	; 0x80
 800cac8:	d103      	bne.n	800cad2 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800caca:	68bb      	ldr	r3, [r7, #8]
 800cacc:	2200      	movs	r2, #0
 800cace:	601a      	str	r2, [r3, #0]
 800cad0:	e00e      	b.n	800caf0 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800cad2:	7bbb      	ldrb	r3, [r7, #14]
 800cad4:	4619      	mov	r1, r3
 800cad6:	6878      	ldr	r0, [r7, #4]
 800cad8:	f002 fb54 	bl	800f184 <USBD_LL_IsStallEP>
 800cadc:	4603      	mov	r3, r0
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d003      	beq.n	800caea <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800cae2:	68bb      	ldr	r3, [r7, #8]
 800cae4:	2201      	movs	r2, #1
 800cae6:	601a      	str	r2, [r3, #0]
 800cae8:	e002      	b.n	800caf0 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	2200      	movs	r2, #0
 800caee:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800caf0:	68bb      	ldr	r3, [r7, #8]
 800caf2:	2202      	movs	r2, #2
 800caf4:	4619      	mov	r1, r3
 800caf6:	6878      	ldr	r0, [r7, #4]
 800caf8:	f000 fbaf 	bl	800d25a <USBD_CtlSendData>
          break;
 800cafc:	e004      	b.n	800cb08 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800cafe:	6839      	ldr	r1, [r7, #0]
 800cb00:	6878      	ldr	r0, [r7, #4]
 800cb02:	f000 fb39 	bl	800d178 <USBD_CtlError>
        break;
 800cb06:	bf00      	nop
      }
      break;
 800cb08:	e004      	b.n	800cb14 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800cb0a:	6839      	ldr	r1, [r7, #0]
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	f000 fb33 	bl	800d178 <USBD_CtlError>
      break;
 800cb12:	bf00      	nop
    }
    break;
 800cb14:	e004      	b.n	800cb20 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800cb16:	6839      	ldr	r1, [r7, #0]
 800cb18:	6878      	ldr	r0, [r7, #4]
 800cb1a:	f000 fb2d 	bl	800d178 <USBD_CtlError>
    break;
 800cb1e:	bf00      	nop
  }

  return ret;
 800cb20:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb22:	4618      	mov	r0, r3
 800cb24:	3710      	adds	r7, #16
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bd80      	pop	{r7, pc}
	...

0800cb2c <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b084      	sub	sp, #16
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	6078      	str	r0, [r7, #4]
 800cb34:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cb36:	2300      	movs	r3, #0
 800cb38:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800cb3e:	2300      	movs	r3, #0
 800cb40:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cb42:	683b      	ldr	r3, [r7, #0]
 800cb44:	885b      	ldrh	r3, [r3, #2]
 800cb46:	0a1b      	lsrs	r3, r3, #8
 800cb48:	b29b      	uxth	r3, r3
 800cb4a:	3b01      	subs	r3, #1
 800cb4c:	2b06      	cmp	r3, #6
 800cb4e:	f200 8128 	bhi.w	800cda2 <USBD_GetDescriptor+0x276>
 800cb52:	a201      	add	r2, pc, #4	; (adr r2, 800cb58 <USBD_GetDescriptor+0x2c>)
 800cb54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb58:	0800cb75 	.word	0x0800cb75
 800cb5c:	0800cb8d 	.word	0x0800cb8d
 800cb60:	0800cbcd 	.word	0x0800cbcd
 800cb64:	0800cda3 	.word	0x0800cda3
 800cb68:	0800cda3 	.word	0x0800cda3
 800cb6c:	0800cd43 	.word	0x0800cd43
 800cb70:	0800cd6f 	.word	0x0800cd6f
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	687a      	ldr	r2, [r7, #4]
 800cb7e:	7c12      	ldrb	r2, [r2, #16]
 800cb80:	f107 0108 	add.w	r1, r7, #8
 800cb84:	4610      	mov	r0, r2
 800cb86:	4798      	blx	r3
 800cb88:	60f8      	str	r0, [r7, #12]
    break;
 800cb8a:	e112      	b.n	800cdb2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	7c1b      	ldrb	r3, [r3, #16]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d10d      	bne.n	800cbb0 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cb9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb9c:	f107 0208 	add.w	r2, r7, #8
 800cba0:	4610      	mov	r0, r2
 800cba2:	4798      	blx	r3
 800cba4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	3301      	adds	r3, #1
 800cbaa:	2202      	movs	r2, #2
 800cbac:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800cbae:	e100      	b.n	800cdb2 <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cbb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbb8:	f107 0208 	add.w	r2, r7, #8
 800cbbc:	4610      	mov	r0, r2
 800cbbe:	4798      	blx	r3
 800cbc0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	3301      	adds	r3, #1
 800cbc6:	2202      	movs	r2, #2
 800cbc8:	701a      	strb	r2, [r3, #0]
    break;
 800cbca:	e0f2      	b.n	800cdb2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	885b      	ldrh	r3, [r3, #2]
 800cbd0:	b2db      	uxtb	r3, r3
 800cbd2:	2b05      	cmp	r3, #5
 800cbd4:	f200 80ac 	bhi.w	800cd30 <USBD_GetDescriptor+0x204>
 800cbd8:	a201      	add	r2, pc, #4	; (adr r2, 800cbe0 <USBD_GetDescriptor+0xb4>)
 800cbda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbde:	bf00      	nop
 800cbe0:	0800cbf9 	.word	0x0800cbf9
 800cbe4:	0800cc2d 	.word	0x0800cc2d
 800cbe8:	0800cc61 	.word	0x0800cc61
 800cbec:	0800cc95 	.word	0x0800cc95
 800cbf0:	0800ccc9 	.word	0x0800ccc9
 800cbf4:	0800ccfd 	.word	0x0800ccfd
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cbfe:	685b      	ldr	r3, [r3, #4]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d00b      	beq.n	800cc1c <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc0a:	685b      	ldr	r3, [r3, #4]
 800cc0c:	687a      	ldr	r2, [r7, #4]
 800cc0e:	7c12      	ldrb	r2, [r2, #16]
 800cc10:	f107 0108 	add.w	r1, r7, #8
 800cc14:	4610      	mov	r0, r2
 800cc16:	4798      	blx	r3
 800cc18:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cc1a:	e091      	b.n	800cd40 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800cc1c:	6839      	ldr	r1, [r7, #0]
 800cc1e:	6878      	ldr	r0, [r7, #4]
 800cc20:	f000 faaa 	bl	800d178 <USBD_CtlError>
        err++;
 800cc24:	7afb      	ldrb	r3, [r7, #11]
 800cc26:	3301      	adds	r3, #1
 800cc28:	72fb      	strb	r3, [r7, #11]
      break;
 800cc2a:	e089      	b.n	800cd40 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc32:	689b      	ldr	r3, [r3, #8]
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d00b      	beq.n	800cc50 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc3e:	689b      	ldr	r3, [r3, #8]
 800cc40:	687a      	ldr	r2, [r7, #4]
 800cc42:	7c12      	ldrb	r2, [r2, #16]
 800cc44:	f107 0108 	add.w	r1, r7, #8
 800cc48:	4610      	mov	r0, r2
 800cc4a:	4798      	blx	r3
 800cc4c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cc4e:	e077      	b.n	800cd40 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800cc50:	6839      	ldr	r1, [r7, #0]
 800cc52:	6878      	ldr	r0, [r7, #4]
 800cc54:	f000 fa90 	bl	800d178 <USBD_CtlError>
        err++;
 800cc58:	7afb      	ldrb	r3, [r7, #11]
 800cc5a:	3301      	adds	r3, #1
 800cc5c:	72fb      	strb	r3, [r7, #11]
      break;
 800cc5e:	e06f      	b.n	800cd40 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc66:	68db      	ldr	r3, [r3, #12]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d00b      	beq.n	800cc84 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc72:	68db      	ldr	r3, [r3, #12]
 800cc74:	687a      	ldr	r2, [r7, #4]
 800cc76:	7c12      	ldrb	r2, [r2, #16]
 800cc78:	f107 0108 	add.w	r1, r7, #8
 800cc7c:	4610      	mov	r0, r2
 800cc7e:	4798      	blx	r3
 800cc80:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cc82:	e05d      	b.n	800cd40 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800cc84:	6839      	ldr	r1, [r7, #0]
 800cc86:	6878      	ldr	r0, [r7, #4]
 800cc88:	f000 fa76 	bl	800d178 <USBD_CtlError>
        err++;
 800cc8c:	7afb      	ldrb	r3, [r7, #11]
 800cc8e:	3301      	adds	r3, #1
 800cc90:	72fb      	strb	r3, [r7, #11]
      break;
 800cc92:	e055      	b.n	800cd40 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc9a:	691b      	ldr	r3, [r3, #16]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d00b      	beq.n	800ccb8 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cca6:	691b      	ldr	r3, [r3, #16]
 800cca8:	687a      	ldr	r2, [r7, #4]
 800ccaa:	7c12      	ldrb	r2, [r2, #16]
 800ccac:	f107 0108 	add.w	r1, r7, #8
 800ccb0:	4610      	mov	r0, r2
 800ccb2:	4798      	blx	r3
 800ccb4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ccb6:	e043      	b.n	800cd40 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800ccb8:	6839      	ldr	r1, [r7, #0]
 800ccba:	6878      	ldr	r0, [r7, #4]
 800ccbc:	f000 fa5c 	bl	800d178 <USBD_CtlError>
        err++;
 800ccc0:	7afb      	ldrb	r3, [r7, #11]
 800ccc2:	3301      	adds	r3, #1
 800ccc4:	72fb      	strb	r3, [r7, #11]
      break;
 800ccc6:	e03b      	b.n	800cd40 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccce:	695b      	ldr	r3, [r3, #20]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d00b      	beq.n	800ccec <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccda:	695b      	ldr	r3, [r3, #20]
 800ccdc:	687a      	ldr	r2, [r7, #4]
 800ccde:	7c12      	ldrb	r2, [r2, #16]
 800cce0:	f107 0108 	add.w	r1, r7, #8
 800cce4:	4610      	mov	r0, r2
 800cce6:	4798      	blx	r3
 800cce8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ccea:	e029      	b.n	800cd40 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800ccec:	6839      	ldr	r1, [r7, #0]
 800ccee:	6878      	ldr	r0, [r7, #4]
 800ccf0:	f000 fa42 	bl	800d178 <USBD_CtlError>
        err++;
 800ccf4:	7afb      	ldrb	r3, [r7, #11]
 800ccf6:	3301      	adds	r3, #1
 800ccf8:	72fb      	strb	r3, [r7, #11]
      break;
 800ccfa:	e021      	b.n	800cd40 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd02:	699b      	ldr	r3, [r3, #24]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d00b      	beq.n	800cd20 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd0e:	699b      	ldr	r3, [r3, #24]
 800cd10:	687a      	ldr	r2, [r7, #4]
 800cd12:	7c12      	ldrb	r2, [r2, #16]
 800cd14:	f107 0108 	add.w	r1, r7, #8
 800cd18:	4610      	mov	r0, r2
 800cd1a:	4798      	blx	r3
 800cd1c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cd1e:	e00f      	b.n	800cd40 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800cd20:	6839      	ldr	r1, [r7, #0]
 800cd22:	6878      	ldr	r0, [r7, #4]
 800cd24:	f000 fa28 	bl	800d178 <USBD_CtlError>
        err++;
 800cd28:	7afb      	ldrb	r3, [r7, #11]
 800cd2a:	3301      	adds	r3, #1
 800cd2c:	72fb      	strb	r3, [r7, #11]
      break;
 800cd2e:	e007      	b.n	800cd40 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800cd30:	6839      	ldr	r1, [r7, #0]
 800cd32:	6878      	ldr	r0, [r7, #4]
 800cd34:	f000 fa20 	bl	800d178 <USBD_CtlError>
      err++;
 800cd38:	7afb      	ldrb	r3, [r7, #11]
 800cd3a:	3301      	adds	r3, #1
 800cd3c:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800cd3e:	bf00      	nop
    }
    break;
 800cd40:	e037      	b.n	800cdb2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	7c1b      	ldrb	r3, [r3, #16]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d109      	bne.n	800cd5e <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cd50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd52:	f107 0208 	add.w	r2, r7, #8
 800cd56:	4610      	mov	r0, r2
 800cd58:	4798      	blx	r3
 800cd5a:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800cd5c:	e029      	b.n	800cdb2 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800cd5e:	6839      	ldr	r1, [r7, #0]
 800cd60:	6878      	ldr	r0, [r7, #4]
 800cd62:	f000 fa09 	bl	800d178 <USBD_CtlError>
      err++;
 800cd66:	7afb      	ldrb	r3, [r7, #11]
 800cd68:	3301      	adds	r3, #1
 800cd6a:	72fb      	strb	r3, [r7, #11]
    break;
 800cd6c:	e021      	b.n	800cdb2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	7c1b      	ldrb	r3, [r3, #16]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d10d      	bne.n	800cd92 <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cd7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd7e:	f107 0208 	add.w	r2, r7, #8
 800cd82:	4610      	mov	r0, r2
 800cd84:	4798      	blx	r3
 800cd86:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	3301      	adds	r3, #1
 800cd8c:	2207      	movs	r2, #7
 800cd8e:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800cd90:	e00f      	b.n	800cdb2 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800cd92:	6839      	ldr	r1, [r7, #0]
 800cd94:	6878      	ldr	r0, [r7, #4]
 800cd96:	f000 f9ef 	bl	800d178 <USBD_CtlError>
      err++;
 800cd9a:	7afb      	ldrb	r3, [r7, #11]
 800cd9c:	3301      	adds	r3, #1
 800cd9e:	72fb      	strb	r3, [r7, #11]
    break;
 800cda0:	e007      	b.n	800cdb2 <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800cda2:	6839      	ldr	r1, [r7, #0]
 800cda4:	6878      	ldr	r0, [r7, #4]
 800cda6:	f000 f9e7 	bl	800d178 <USBD_CtlError>
    err++;
 800cdaa:	7afb      	ldrb	r3, [r7, #11]
 800cdac:	3301      	adds	r3, #1
 800cdae:	72fb      	strb	r3, [r7, #11]
    break;
 800cdb0:	bf00      	nop
  }

  if (err != 0U)
 800cdb2:	7afb      	ldrb	r3, [r7, #11]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d11e      	bne.n	800cdf6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800cdb8:	683b      	ldr	r3, [r7, #0]
 800cdba:	88db      	ldrh	r3, [r3, #6]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d016      	beq.n	800cdee <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 800cdc0:	893b      	ldrh	r3, [r7, #8]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d00e      	beq.n	800cde4 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800cdc6:	683b      	ldr	r3, [r7, #0]
 800cdc8:	88da      	ldrh	r2, [r3, #6]
 800cdca:	893b      	ldrh	r3, [r7, #8]
 800cdcc:	4293      	cmp	r3, r2
 800cdce:	bf28      	it	cs
 800cdd0:	4613      	movcs	r3, r2
 800cdd2:	b29b      	uxth	r3, r3
 800cdd4:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800cdd6:	893b      	ldrh	r3, [r7, #8]
 800cdd8:	461a      	mov	r2, r3
 800cdda:	68f9      	ldr	r1, [r7, #12]
 800cddc:	6878      	ldr	r0, [r7, #4]
 800cdde:	f000 fa3c 	bl	800d25a <USBD_CtlSendData>
 800cde2:	e009      	b.n	800cdf8 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800cde4:	6839      	ldr	r1, [r7, #0]
 800cde6:	6878      	ldr	r0, [r7, #4]
 800cde8:	f000 f9c6 	bl	800d178 <USBD_CtlError>
 800cdec:	e004      	b.n	800cdf8 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800cdee:	6878      	ldr	r0, [r7, #4]
 800cdf0:	f000 fa8d 	bl	800d30e <USBD_CtlSendStatus>
 800cdf4:	e000      	b.n	800cdf8 <USBD_GetDescriptor+0x2cc>
    return;
 800cdf6:	bf00      	nop
    }
  }
}
 800cdf8:	3710      	adds	r7, #16
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	bd80      	pop	{r7, pc}
 800cdfe:	bf00      	nop

0800ce00 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce00:	b580      	push	{r7, lr}
 800ce02:	b084      	sub	sp, #16
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
 800ce08:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ce0a:	683b      	ldr	r3, [r7, #0]
 800ce0c:	889b      	ldrh	r3, [r3, #4]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d130      	bne.n	800ce74 <USBD_SetAddress+0x74>
 800ce12:	683b      	ldr	r3, [r7, #0]
 800ce14:	88db      	ldrh	r3, [r3, #6]
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d12c      	bne.n	800ce74 <USBD_SetAddress+0x74>
 800ce1a:	683b      	ldr	r3, [r7, #0]
 800ce1c:	885b      	ldrh	r3, [r3, #2]
 800ce1e:	2b7f      	cmp	r3, #127	; 0x7f
 800ce20:	d828      	bhi.n	800ce74 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ce22:	683b      	ldr	r3, [r7, #0]
 800ce24:	885b      	ldrh	r3, [r3, #2]
 800ce26:	b2db      	uxtb	r3, r3
 800ce28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce2c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce34:	2b03      	cmp	r3, #3
 800ce36:	d104      	bne.n	800ce42 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800ce38:	6839      	ldr	r1, [r7, #0]
 800ce3a:	6878      	ldr	r0, [r7, #4]
 800ce3c:	f000 f99c 	bl	800d178 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce40:	e01c      	b.n	800ce7c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	7bfa      	ldrb	r2, [r7, #15]
 800ce46:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ce4a:	7bfb      	ldrb	r3, [r7, #15]
 800ce4c:	4619      	mov	r1, r3
 800ce4e:	6878      	ldr	r0, [r7, #4]
 800ce50:	f002 f9c4 	bl	800f1dc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ce54:	6878      	ldr	r0, [r7, #4]
 800ce56:	f000 fa5a 	bl	800d30e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ce5a:	7bfb      	ldrb	r3, [r7, #15]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d004      	beq.n	800ce6a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	2202      	movs	r2, #2
 800ce64:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce68:	e008      	b.n	800ce7c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	2201      	movs	r2, #1
 800ce6e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce72:	e003      	b.n	800ce7c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ce74:	6839      	ldr	r1, [r7, #0]
 800ce76:	6878      	ldr	r0, [r7, #4]
 800ce78:	f000 f97e 	bl	800d178 <USBD_CtlError>
  }
}
 800ce7c:	bf00      	nop
 800ce7e:	3710      	adds	r7, #16
 800ce80:	46bd      	mov	sp, r7
 800ce82:	bd80      	pop	{r7, pc}

0800ce84 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce84:	b580      	push	{r7, lr}
 800ce86:	b084      	sub	sp, #16
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	6078      	str	r0, [r7, #4]
 800ce8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ce8e:	2300      	movs	r3, #0
 800ce90:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ce92:	683b      	ldr	r3, [r7, #0]
 800ce94:	885b      	ldrh	r3, [r3, #2]
 800ce96:	b2da      	uxtb	r2, r3
 800ce98:	4b4b      	ldr	r3, [pc, #300]	; (800cfc8 <USBD_SetConfig+0x144>)
 800ce9a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ce9c:	4b4a      	ldr	r3, [pc, #296]	; (800cfc8 <USBD_SetConfig+0x144>)
 800ce9e:	781b      	ldrb	r3, [r3, #0]
 800cea0:	2b01      	cmp	r3, #1
 800cea2:	d905      	bls.n	800ceb0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800cea4:	6839      	ldr	r1, [r7, #0]
 800cea6:	6878      	ldr	r0, [r7, #4]
 800cea8:	f000 f966 	bl	800d178 <USBD_CtlError>
    return USBD_FAIL;
 800ceac:	2303      	movs	r3, #3
 800ceae:	e087      	b.n	800cfc0 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ceb6:	2b02      	cmp	r3, #2
 800ceb8:	d002      	beq.n	800cec0 <USBD_SetConfig+0x3c>
 800ceba:	2b03      	cmp	r3, #3
 800cebc:	d025      	beq.n	800cf0a <USBD_SetConfig+0x86>
 800cebe:	e071      	b.n	800cfa4 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800cec0:	4b41      	ldr	r3, [pc, #260]	; (800cfc8 <USBD_SetConfig+0x144>)
 800cec2:	781b      	ldrb	r3, [r3, #0]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d01c      	beq.n	800cf02 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800cec8:	4b3f      	ldr	r3, [pc, #252]	; (800cfc8 <USBD_SetConfig+0x144>)
 800ceca:	781b      	ldrb	r3, [r3, #0]
 800cecc:	461a      	mov	r2, r3
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800ced2:	4b3d      	ldr	r3, [pc, #244]	; (800cfc8 <USBD_SetConfig+0x144>)
 800ced4:	781b      	ldrb	r3, [r3, #0]
 800ced6:	4619      	mov	r1, r3
 800ced8:	6878      	ldr	r0, [r7, #4]
 800ceda:	f7ff f9a7 	bl	800c22c <USBD_SetClassConfig>
 800cede:	4603      	mov	r3, r0
 800cee0:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800cee2:	7bfb      	ldrb	r3, [r7, #15]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d004      	beq.n	800cef2 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800cee8:	6839      	ldr	r1, [r7, #0]
 800ceea:	6878      	ldr	r0, [r7, #4]
 800ceec:	f000 f944 	bl	800d178 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800cef0:	e065      	b.n	800cfbe <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	f000 fa0b 	bl	800d30e <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	2203      	movs	r2, #3
 800cefc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800cf00:	e05d      	b.n	800cfbe <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800cf02:	6878      	ldr	r0, [r7, #4]
 800cf04:	f000 fa03 	bl	800d30e <USBD_CtlSendStatus>
    break;
 800cf08:	e059      	b.n	800cfbe <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800cf0a:	4b2f      	ldr	r3, [pc, #188]	; (800cfc8 <USBD_SetConfig+0x144>)
 800cf0c:	781b      	ldrb	r3, [r3, #0]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d112      	bne.n	800cf38 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	2202      	movs	r2, #2
 800cf16:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800cf1a:	4b2b      	ldr	r3, [pc, #172]	; (800cfc8 <USBD_SetConfig+0x144>)
 800cf1c:	781b      	ldrb	r3, [r3, #0]
 800cf1e:	461a      	mov	r2, r3
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cf24:	4b28      	ldr	r3, [pc, #160]	; (800cfc8 <USBD_SetConfig+0x144>)
 800cf26:	781b      	ldrb	r3, [r3, #0]
 800cf28:	4619      	mov	r1, r3
 800cf2a:	6878      	ldr	r0, [r7, #4]
 800cf2c:	f7ff f99a 	bl	800c264 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800cf30:	6878      	ldr	r0, [r7, #4]
 800cf32:	f000 f9ec 	bl	800d30e <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800cf36:	e042      	b.n	800cfbe <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800cf38:	4b23      	ldr	r3, [pc, #140]	; (800cfc8 <USBD_SetConfig+0x144>)
 800cf3a:	781b      	ldrb	r3, [r3, #0]
 800cf3c:	461a      	mov	r2, r3
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	685b      	ldr	r3, [r3, #4]
 800cf42:	429a      	cmp	r2, r3
 800cf44:	d02a      	beq.n	800cf9c <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	685b      	ldr	r3, [r3, #4]
 800cf4a:	b2db      	uxtb	r3, r3
 800cf4c:	4619      	mov	r1, r3
 800cf4e:	6878      	ldr	r0, [r7, #4]
 800cf50:	f7ff f988 	bl	800c264 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800cf54:	4b1c      	ldr	r3, [pc, #112]	; (800cfc8 <USBD_SetConfig+0x144>)
 800cf56:	781b      	ldrb	r3, [r3, #0]
 800cf58:	461a      	mov	r2, r3
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800cf5e:	4b1a      	ldr	r3, [pc, #104]	; (800cfc8 <USBD_SetConfig+0x144>)
 800cf60:	781b      	ldrb	r3, [r3, #0]
 800cf62:	4619      	mov	r1, r3
 800cf64:	6878      	ldr	r0, [r7, #4]
 800cf66:	f7ff f961 	bl	800c22c <USBD_SetClassConfig>
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800cf6e:	7bfb      	ldrb	r3, [r7, #15]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d00f      	beq.n	800cf94 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800cf74:	6839      	ldr	r1, [r7, #0]
 800cf76:	6878      	ldr	r0, [r7, #4]
 800cf78:	f000 f8fe 	bl	800d178 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	685b      	ldr	r3, [r3, #4]
 800cf80:	b2db      	uxtb	r3, r3
 800cf82:	4619      	mov	r1, r3
 800cf84:	6878      	ldr	r0, [r7, #4]
 800cf86:	f7ff f96d 	bl	800c264 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	2202      	movs	r2, #2
 800cf8e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800cf92:	e014      	b.n	800cfbe <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800cf94:	6878      	ldr	r0, [r7, #4]
 800cf96:	f000 f9ba 	bl	800d30e <USBD_CtlSendStatus>
    break;
 800cf9a:	e010      	b.n	800cfbe <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800cf9c:	6878      	ldr	r0, [r7, #4]
 800cf9e:	f000 f9b6 	bl	800d30e <USBD_CtlSendStatus>
    break;
 800cfa2:	e00c      	b.n	800cfbe <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800cfa4:	6839      	ldr	r1, [r7, #0]
 800cfa6:	6878      	ldr	r0, [r7, #4]
 800cfa8:	f000 f8e6 	bl	800d178 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cfac:	4b06      	ldr	r3, [pc, #24]	; (800cfc8 <USBD_SetConfig+0x144>)
 800cfae:	781b      	ldrb	r3, [r3, #0]
 800cfb0:	4619      	mov	r1, r3
 800cfb2:	6878      	ldr	r0, [r7, #4]
 800cfb4:	f7ff f956 	bl	800c264 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800cfb8:	2303      	movs	r3, #3
 800cfba:	73fb      	strb	r3, [r7, #15]
    break;
 800cfbc:	bf00      	nop
  }

  return ret;
 800cfbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	3710      	adds	r7, #16
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	bd80      	pop	{r7, pc}
 800cfc8:	20000c90 	.word	0x20000c90

0800cfcc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cfcc:	b580      	push	{r7, lr}
 800cfce:	b082      	sub	sp, #8
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	6078      	str	r0, [r7, #4]
 800cfd4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	88db      	ldrh	r3, [r3, #6]
 800cfda:	2b01      	cmp	r3, #1
 800cfdc:	d004      	beq.n	800cfe8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cfde:	6839      	ldr	r1, [r7, #0]
 800cfe0:	6878      	ldr	r0, [r7, #4]
 800cfe2:	f000 f8c9 	bl	800d178 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800cfe6:	e021      	b.n	800d02c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cfee:	2b01      	cmp	r3, #1
 800cff0:	db17      	blt.n	800d022 <USBD_GetConfig+0x56>
 800cff2:	2b02      	cmp	r3, #2
 800cff4:	dd02      	ble.n	800cffc <USBD_GetConfig+0x30>
 800cff6:	2b03      	cmp	r3, #3
 800cff8:	d00b      	beq.n	800d012 <USBD_GetConfig+0x46>
 800cffa:	e012      	b.n	800d022 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	2200      	movs	r2, #0
 800d000:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	3308      	adds	r3, #8
 800d006:	2201      	movs	r2, #1
 800d008:	4619      	mov	r1, r3
 800d00a:	6878      	ldr	r0, [r7, #4]
 800d00c:	f000 f925 	bl	800d25a <USBD_CtlSendData>
      break;
 800d010:	e00c      	b.n	800d02c <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	3304      	adds	r3, #4
 800d016:	2201      	movs	r2, #1
 800d018:	4619      	mov	r1, r3
 800d01a:	6878      	ldr	r0, [r7, #4]
 800d01c:	f000 f91d 	bl	800d25a <USBD_CtlSendData>
      break;
 800d020:	e004      	b.n	800d02c <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800d022:	6839      	ldr	r1, [r7, #0]
 800d024:	6878      	ldr	r0, [r7, #4]
 800d026:	f000 f8a7 	bl	800d178 <USBD_CtlError>
      break;
 800d02a:	bf00      	nop
}
 800d02c:	bf00      	nop
 800d02e:	3708      	adds	r7, #8
 800d030:	46bd      	mov	sp, r7
 800d032:	bd80      	pop	{r7, pc}

0800d034 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d034:	b580      	push	{r7, lr}
 800d036:	b082      	sub	sp, #8
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
 800d03c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d044:	3b01      	subs	r3, #1
 800d046:	2b02      	cmp	r3, #2
 800d048:	d81e      	bhi.n	800d088 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800d04a:	683b      	ldr	r3, [r7, #0]
 800d04c:	88db      	ldrh	r3, [r3, #6]
 800d04e:	2b02      	cmp	r3, #2
 800d050:	d004      	beq.n	800d05c <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800d052:	6839      	ldr	r1, [r7, #0]
 800d054:	6878      	ldr	r0, [r7, #4]
 800d056:	f000 f88f 	bl	800d178 <USBD_CtlError>
      break;
 800d05a:	e01a      	b.n	800d092 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	2201      	movs	r2, #1
 800d060:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d005      	beq.n	800d078 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	68db      	ldr	r3, [r3, #12]
 800d070:	f043 0202 	orr.w	r2, r3, #2
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	330c      	adds	r3, #12
 800d07c:	2202      	movs	r2, #2
 800d07e:	4619      	mov	r1, r3
 800d080:	6878      	ldr	r0, [r7, #4]
 800d082:	f000 f8ea 	bl	800d25a <USBD_CtlSendData>
    break;
 800d086:	e004      	b.n	800d092 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800d088:	6839      	ldr	r1, [r7, #0]
 800d08a:	6878      	ldr	r0, [r7, #4]
 800d08c:	f000 f874 	bl	800d178 <USBD_CtlError>
    break;
 800d090:	bf00      	nop
  }
}
 800d092:	bf00      	nop
 800d094:	3708      	adds	r7, #8
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}

0800d09a <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d09a:	b580      	push	{r7, lr}
 800d09c:	b082      	sub	sp, #8
 800d09e:	af00      	add	r7, sp, #0
 800d0a0:	6078      	str	r0, [r7, #4]
 800d0a2:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d0a4:	683b      	ldr	r3, [r7, #0]
 800d0a6:	885b      	ldrh	r3, [r3, #2]
 800d0a8:	2b01      	cmp	r3, #1
 800d0aa:	d106      	bne.n	800d0ba <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2201      	movs	r2, #1
 800d0b0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d0b4:	6878      	ldr	r0, [r7, #4]
 800d0b6:	f000 f92a 	bl	800d30e <USBD_CtlSendStatus>
  }
}
 800d0ba:	bf00      	nop
 800d0bc:	3708      	adds	r7, #8
 800d0be:	46bd      	mov	sp, r7
 800d0c0:	bd80      	pop	{r7, pc}

0800d0c2 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d0c2:	b580      	push	{r7, lr}
 800d0c4:	b082      	sub	sp, #8
 800d0c6:	af00      	add	r7, sp, #0
 800d0c8:	6078      	str	r0, [r7, #4]
 800d0ca:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d0d2:	3b01      	subs	r3, #1
 800d0d4:	2b02      	cmp	r3, #2
 800d0d6:	d80b      	bhi.n	800d0f0 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d0d8:	683b      	ldr	r3, [r7, #0]
 800d0da:	885b      	ldrh	r3, [r3, #2]
 800d0dc:	2b01      	cmp	r3, #1
 800d0de:	d10c      	bne.n	800d0fa <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2200      	movs	r2, #0
 800d0e4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d0e8:	6878      	ldr	r0, [r7, #4]
 800d0ea:	f000 f910 	bl	800d30e <USBD_CtlSendStatus>
      }
      break;
 800d0ee:	e004      	b.n	800d0fa <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800d0f0:	6839      	ldr	r1, [r7, #0]
 800d0f2:	6878      	ldr	r0, [r7, #4]
 800d0f4:	f000 f840 	bl	800d178 <USBD_CtlError>
      break;
 800d0f8:	e000      	b.n	800d0fc <USBD_ClrFeature+0x3a>
      break;
 800d0fa:	bf00      	nop
  }
}
 800d0fc:	bf00      	nop
 800d0fe:	3708      	adds	r7, #8
 800d100:	46bd      	mov	sp, r7
 800d102:	bd80      	pop	{r7, pc}

0800d104 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b084      	sub	sp, #16
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
 800d10c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d10e:	683b      	ldr	r3, [r7, #0]
 800d110:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	781a      	ldrb	r2, [r3, #0]
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	3301      	adds	r3, #1
 800d11e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	781a      	ldrb	r2, [r3, #0]
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	3301      	adds	r3, #1
 800d12c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d12e:	68f8      	ldr	r0, [r7, #12]
 800d130:	f7ff fad3 	bl	800c6da <SWAPBYTE>
 800d134:	4603      	mov	r3, r0
 800d136:	461a      	mov	r2, r3
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	3301      	adds	r3, #1
 800d140:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	3301      	adds	r3, #1
 800d146:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d148:	68f8      	ldr	r0, [r7, #12]
 800d14a:	f7ff fac6 	bl	800c6da <SWAPBYTE>
 800d14e:	4603      	mov	r3, r0
 800d150:	461a      	mov	r2, r3
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	3301      	adds	r3, #1
 800d15a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	3301      	adds	r3, #1
 800d160:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d162:	68f8      	ldr	r0, [r7, #12]
 800d164:	f7ff fab9 	bl	800c6da <SWAPBYTE>
 800d168:	4603      	mov	r3, r0
 800d16a:	461a      	mov	r2, r3
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	80da      	strh	r2, [r3, #6]
}
 800d170:	bf00      	nop
 800d172:	3710      	adds	r7, #16
 800d174:	46bd      	mov	sp, r7
 800d176:	bd80      	pop	{r7, pc}

0800d178 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b082      	sub	sp, #8
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	6078      	str	r0, [r7, #4]
 800d180:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d182:	2180      	movs	r1, #128	; 0x80
 800d184:	6878      	ldr	r0, [r7, #4]
 800d186:	f001 ffbf 	bl	800f108 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d18a:	2100      	movs	r1, #0
 800d18c:	6878      	ldr	r0, [r7, #4]
 800d18e:	f001 ffbb 	bl	800f108 <USBD_LL_StallEP>
}
 800d192:	bf00      	nop
 800d194:	3708      	adds	r7, #8
 800d196:	46bd      	mov	sp, r7
 800d198:	bd80      	pop	{r7, pc}

0800d19a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d19a:	b580      	push	{r7, lr}
 800d19c:	b086      	sub	sp, #24
 800d19e:	af00      	add	r7, sp, #0
 800d1a0:	60f8      	str	r0, [r7, #12]
 800d1a2:	60b9      	str	r1, [r7, #8]
 800d1a4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d036      	beq.n	800d21e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d1b4:	6938      	ldr	r0, [r7, #16]
 800d1b6:	f000 f836 	bl	800d226 <USBD_GetLen>
 800d1ba:	4603      	mov	r3, r0
 800d1bc:	3301      	adds	r3, #1
 800d1be:	b29b      	uxth	r3, r3
 800d1c0:	005b      	lsls	r3, r3, #1
 800d1c2:	b29a      	uxth	r2, r3
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d1c8:	7dfb      	ldrb	r3, [r7, #23]
 800d1ca:	68ba      	ldr	r2, [r7, #8]
 800d1cc:	4413      	add	r3, r2
 800d1ce:	687a      	ldr	r2, [r7, #4]
 800d1d0:	7812      	ldrb	r2, [r2, #0]
 800d1d2:	701a      	strb	r2, [r3, #0]
  idx++;
 800d1d4:	7dfb      	ldrb	r3, [r7, #23]
 800d1d6:	3301      	adds	r3, #1
 800d1d8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d1da:	7dfb      	ldrb	r3, [r7, #23]
 800d1dc:	68ba      	ldr	r2, [r7, #8]
 800d1de:	4413      	add	r3, r2
 800d1e0:	2203      	movs	r2, #3
 800d1e2:	701a      	strb	r2, [r3, #0]
  idx++;
 800d1e4:	7dfb      	ldrb	r3, [r7, #23]
 800d1e6:	3301      	adds	r3, #1
 800d1e8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d1ea:	e013      	b.n	800d214 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800d1ec:	7dfb      	ldrb	r3, [r7, #23]
 800d1ee:	68ba      	ldr	r2, [r7, #8]
 800d1f0:	4413      	add	r3, r2
 800d1f2:	693a      	ldr	r2, [r7, #16]
 800d1f4:	7812      	ldrb	r2, [r2, #0]
 800d1f6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d1f8:	693b      	ldr	r3, [r7, #16]
 800d1fa:	3301      	adds	r3, #1
 800d1fc:	613b      	str	r3, [r7, #16]
    idx++;
 800d1fe:	7dfb      	ldrb	r3, [r7, #23]
 800d200:	3301      	adds	r3, #1
 800d202:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d204:	7dfb      	ldrb	r3, [r7, #23]
 800d206:	68ba      	ldr	r2, [r7, #8]
 800d208:	4413      	add	r3, r2
 800d20a:	2200      	movs	r2, #0
 800d20c:	701a      	strb	r2, [r3, #0]
    idx++;
 800d20e:	7dfb      	ldrb	r3, [r7, #23]
 800d210:	3301      	adds	r3, #1
 800d212:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d214:	693b      	ldr	r3, [r7, #16]
 800d216:	781b      	ldrb	r3, [r3, #0]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d1e7      	bne.n	800d1ec <USBD_GetString+0x52>
 800d21c:	e000      	b.n	800d220 <USBD_GetString+0x86>
    return;
 800d21e:	bf00      	nop
  }
}
 800d220:	3718      	adds	r7, #24
 800d222:	46bd      	mov	sp, r7
 800d224:	bd80      	pop	{r7, pc}

0800d226 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d226:	b480      	push	{r7}
 800d228:	b085      	sub	sp, #20
 800d22a:	af00      	add	r7, sp, #0
 800d22c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d22e:	2300      	movs	r3, #0
 800d230:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d236:	e005      	b.n	800d244 <USBD_GetLen+0x1e>
  {
    len++;
 800d238:	7bfb      	ldrb	r3, [r7, #15]
 800d23a:	3301      	adds	r3, #1
 800d23c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d23e:	68bb      	ldr	r3, [r7, #8]
 800d240:	3301      	adds	r3, #1
 800d242:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d244:	68bb      	ldr	r3, [r7, #8]
 800d246:	781b      	ldrb	r3, [r3, #0]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d1f5      	bne.n	800d238 <USBD_GetLen+0x12>
  }

  return len;
 800d24c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d24e:	4618      	mov	r0, r3
 800d250:	3714      	adds	r7, #20
 800d252:	46bd      	mov	sp, r7
 800d254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d258:	4770      	bx	lr

0800d25a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d25a:	b580      	push	{r7, lr}
 800d25c:	b084      	sub	sp, #16
 800d25e:	af00      	add	r7, sp, #0
 800d260:	60f8      	str	r0, [r7, #12]
 800d262:	60b9      	str	r1, [r7, #8]
 800d264:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	2202      	movs	r2, #2
 800d26a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	687a      	ldr	r2, [r7, #4]
 800d272:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	687a      	ldr	r2, [r7, #4]
 800d278:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	68ba      	ldr	r2, [r7, #8]
 800d27e:	2100      	movs	r1, #0
 800d280:	68f8      	ldr	r0, [r7, #12]
 800d282:	f001 ffca 	bl	800f21a <USBD_LL_Transmit>

  return USBD_OK;
 800d286:	2300      	movs	r3, #0
}
 800d288:	4618      	mov	r0, r3
 800d28a:	3710      	adds	r7, #16
 800d28c:	46bd      	mov	sp, r7
 800d28e:	bd80      	pop	{r7, pc}

0800d290 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b084      	sub	sp, #16
 800d294:	af00      	add	r7, sp, #0
 800d296:	60f8      	str	r0, [r7, #12]
 800d298:	60b9      	str	r1, [r7, #8]
 800d29a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	68ba      	ldr	r2, [r7, #8]
 800d2a0:	2100      	movs	r1, #0
 800d2a2:	68f8      	ldr	r0, [r7, #12]
 800d2a4:	f001 ffb9 	bl	800f21a <USBD_LL_Transmit>

  return USBD_OK;
 800d2a8:	2300      	movs	r3, #0
}
 800d2aa:	4618      	mov	r0, r3
 800d2ac:	3710      	adds	r7, #16
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	bd80      	pop	{r7, pc}

0800d2b2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d2b2:	b580      	push	{r7, lr}
 800d2b4:	b084      	sub	sp, #16
 800d2b6:	af00      	add	r7, sp, #0
 800d2b8:	60f8      	str	r0, [r7, #12]
 800d2ba:	60b9      	str	r1, [r7, #8]
 800d2bc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	2203      	movs	r2, #3
 800d2c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	687a      	ldr	r2, [r7, #4]
 800d2ca:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	687a      	ldr	r2, [r7, #4]
 800d2d2:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	68ba      	ldr	r2, [r7, #8]
 800d2da:	2100      	movs	r1, #0
 800d2dc:	68f8      	ldr	r0, [r7, #12]
 800d2de:	f001 ffbd 	bl	800f25c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d2e2:	2300      	movs	r3, #0
}
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	3710      	adds	r7, #16
 800d2e8:	46bd      	mov	sp, r7
 800d2ea:	bd80      	pop	{r7, pc}

0800d2ec <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d2ec:	b580      	push	{r7, lr}
 800d2ee:	b084      	sub	sp, #16
 800d2f0:	af00      	add	r7, sp, #0
 800d2f2:	60f8      	str	r0, [r7, #12]
 800d2f4:	60b9      	str	r1, [r7, #8]
 800d2f6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	68ba      	ldr	r2, [r7, #8]
 800d2fc:	2100      	movs	r1, #0
 800d2fe:	68f8      	ldr	r0, [r7, #12]
 800d300:	f001 ffac 	bl	800f25c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d304:	2300      	movs	r3, #0
}
 800d306:	4618      	mov	r0, r3
 800d308:	3710      	adds	r7, #16
 800d30a:	46bd      	mov	sp, r7
 800d30c:	bd80      	pop	{r7, pc}

0800d30e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d30e:	b580      	push	{r7, lr}
 800d310:	b082      	sub	sp, #8
 800d312:	af00      	add	r7, sp, #0
 800d314:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2204      	movs	r2, #4
 800d31a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d31e:	2300      	movs	r3, #0
 800d320:	2200      	movs	r2, #0
 800d322:	2100      	movs	r1, #0
 800d324:	6878      	ldr	r0, [r7, #4]
 800d326:	f001 ff78 	bl	800f21a <USBD_LL_Transmit>

  return USBD_OK;
 800d32a:	2300      	movs	r3, #0
}
 800d32c:	4618      	mov	r0, r3
 800d32e:	3708      	adds	r7, #8
 800d330:	46bd      	mov	sp, r7
 800d332:	bd80      	pop	{r7, pc}

0800d334 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b082      	sub	sp, #8
 800d338:	af00      	add	r7, sp, #0
 800d33a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	2205      	movs	r2, #5
 800d340:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d344:	2300      	movs	r3, #0
 800d346:	2200      	movs	r2, #0
 800d348:	2100      	movs	r1, #0
 800d34a:	6878      	ldr	r0, [r7, #4]
 800d34c:	f001 ff86 	bl	800f25c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d350:	2300      	movs	r3, #0
}
 800d352:	4618      	mov	r0, r3
 800d354:	3708      	adds	r7, #8
 800d356:	46bd      	mov	sp, r7
 800d358:	bd80      	pop	{r7, pc}

0800d35a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800d35a:	b480      	push	{r7}
 800d35c:	b085      	sub	sp, #20
 800d35e:	af00      	add	r7, sp, #0
 800d360:	4603      	mov	r3, r0
 800d362:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800d364:	2300      	movs	r3, #0
 800d366:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800d368:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d36c:	2b84      	cmp	r3, #132	; 0x84
 800d36e:	d005      	beq.n	800d37c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800d370:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	4413      	add	r3, r2
 800d378:	3303      	adds	r3, #3
 800d37a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800d37c:	68fb      	ldr	r3, [r7, #12]
}
 800d37e:	4618      	mov	r0, r3
 800d380:	3714      	adds	r7, #20
 800d382:	46bd      	mov	sp, r7
 800d384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d388:	4770      	bx	lr

0800d38a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800d38a:	b580      	push	{r7, lr}
 800d38c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800d38e:	f000 fb59 	bl	800da44 <vTaskStartScheduler>
  
  return osOK;
 800d392:	2300      	movs	r3, #0
}
 800d394:	4618      	mov	r0, r3
 800d396:	bd80      	pop	{r7, pc}

0800d398 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800d398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d39a:	b089      	sub	sp, #36	; 0x24
 800d39c:	af04      	add	r7, sp, #16
 800d39e:	6078      	str	r0, [r7, #4]
 800d3a0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	695b      	ldr	r3, [r3, #20]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d020      	beq.n	800d3ec <osThreadCreate+0x54>
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	699b      	ldr	r3, [r3, #24]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d01c      	beq.n	800d3ec <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	685c      	ldr	r4, [r3, #4]
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681d      	ldr	r5, [r3, #0]
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	691e      	ldr	r6, [r3, #16]
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	f7ff ffc8 	bl	800d35a <makeFreeRtosPriority>
 800d3ca:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	695b      	ldr	r3, [r3, #20]
 800d3d0:	687a      	ldr	r2, [r7, #4]
 800d3d2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d3d4:	9202      	str	r2, [sp, #8]
 800d3d6:	9301      	str	r3, [sp, #4]
 800d3d8:	9100      	str	r1, [sp, #0]
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	4632      	mov	r2, r6
 800d3de:	4629      	mov	r1, r5
 800d3e0:	4620      	mov	r0, r4
 800d3e2:	f000 f8ed 	bl	800d5c0 <xTaskCreateStatic>
 800d3e6:	4603      	mov	r3, r0
 800d3e8:	60fb      	str	r3, [r7, #12]
 800d3ea:	e01c      	b.n	800d426 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	685c      	ldr	r4, [r3, #4]
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d3f8:	b29e      	uxth	r6, r3
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800d400:	4618      	mov	r0, r3
 800d402:	f7ff ffaa 	bl	800d35a <makeFreeRtosPriority>
 800d406:	4602      	mov	r2, r0
 800d408:	f107 030c 	add.w	r3, r7, #12
 800d40c:	9301      	str	r3, [sp, #4]
 800d40e:	9200      	str	r2, [sp, #0]
 800d410:	683b      	ldr	r3, [r7, #0]
 800d412:	4632      	mov	r2, r6
 800d414:	4629      	mov	r1, r5
 800d416:	4620      	mov	r0, r4
 800d418:	f000 f92c 	bl	800d674 <xTaskCreate>
 800d41c:	4603      	mov	r3, r0
 800d41e:	2b01      	cmp	r3, #1
 800d420:	d001      	beq.n	800d426 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800d422:	2300      	movs	r3, #0
 800d424:	e000      	b.n	800d428 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800d426:	68fb      	ldr	r3, [r7, #12]
}
 800d428:	4618      	mov	r0, r3
 800d42a:	3714      	adds	r7, #20
 800d42c:	46bd      	mov	sp, r7
 800d42e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d430 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800d430:	b580      	push	{r7, lr}
 800d432:	b084      	sub	sp, #16
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d001      	beq.n	800d446 <osDelay+0x16>
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	e000      	b.n	800d448 <osDelay+0x18>
 800d446:	2301      	movs	r3, #1
 800d448:	4618      	mov	r0, r3
 800d44a:	f000 fac7 	bl	800d9dc <vTaskDelay>
  
  return osOK;
 800d44e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800d450:	4618      	mov	r0, r3
 800d452:	3710      	adds	r7, #16
 800d454:	46bd      	mov	sp, r7
 800d456:	bd80      	pop	{r7, pc}

0800d458 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d458:	b480      	push	{r7}
 800d45a:	b083      	sub	sp, #12
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	f103 0208 	add.w	r2, r3, #8
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d470:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	f103 0208 	add.w	r2, r3, #8
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	f103 0208 	add.w	r2, r3, #8
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	2200      	movs	r2, #0
 800d48a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d48c:	bf00      	nop
 800d48e:	370c      	adds	r7, #12
 800d490:	46bd      	mov	sp, r7
 800d492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d496:	4770      	bx	lr

0800d498 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d498:	b480      	push	{r7}
 800d49a:	b083      	sub	sp, #12
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	2200      	movs	r2, #0
 800d4a4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d4a6:	bf00      	nop
 800d4a8:	370c      	adds	r7, #12
 800d4aa:	46bd      	mov	sp, r7
 800d4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b0:	4770      	bx	lr

0800d4b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d4b2:	b480      	push	{r7}
 800d4b4:	b085      	sub	sp, #20
 800d4b6:	af00      	add	r7, sp, #0
 800d4b8:	6078      	str	r0, [r7, #4]
 800d4ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	685b      	ldr	r3, [r3, #4]
 800d4c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d4c2:	683b      	ldr	r3, [r7, #0]
 800d4c4:	68fa      	ldr	r2, [r7, #12]
 800d4c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	689a      	ldr	r2, [r3, #8]
 800d4cc:	683b      	ldr	r3, [r7, #0]
 800d4ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	689b      	ldr	r3, [r3, #8]
 800d4d4:	683a      	ldr	r2, [r7, #0]
 800d4d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	683a      	ldr	r2, [r7, #0]
 800d4dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	687a      	ldr	r2, [r7, #4]
 800d4e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	1c5a      	adds	r2, r3, #1
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	601a      	str	r2, [r3, #0]
}
 800d4ee:	bf00      	nop
 800d4f0:	3714      	adds	r7, #20
 800d4f2:	46bd      	mov	sp, r7
 800d4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f8:	4770      	bx	lr

0800d4fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d4fa:	b480      	push	{r7}
 800d4fc:	b085      	sub	sp, #20
 800d4fe:	af00      	add	r7, sp, #0
 800d500:	6078      	str	r0, [r7, #4]
 800d502:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d504:	683b      	ldr	r3, [r7, #0]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d50a:	68bb      	ldr	r3, [r7, #8]
 800d50c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d510:	d103      	bne.n	800d51a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	691b      	ldr	r3, [r3, #16]
 800d516:	60fb      	str	r3, [r7, #12]
 800d518:	e00c      	b.n	800d534 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	3308      	adds	r3, #8
 800d51e:	60fb      	str	r3, [r7, #12]
 800d520:	e002      	b.n	800d528 <vListInsert+0x2e>
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	685b      	ldr	r3, [r3, #4]
 800d526:	60fb      	str	r3, [r7, #12]
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	685b      	ldr	r3, [r3, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	68ba      	ldr	r2, [r7, #8]
 800d530:	429a      	cmp	r2, r3
 800d532:	d2f6      	bcs.n	800d522 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	685a      	ldr	r2, [r3, #4]
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d53c:	683b      	ldr	r3, [r7, #0]
 800d53e:	685b      	ldr	r3, [r3, #4]
 800d540:	683a      	ldr	r2, [r7, #0]
 800d542:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d544:	683b      	ldr	r3, [r7, #0]
 800d546:	68fa      	ldr	r2, [r7, #12]
 800d548:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	683a      	ldr	r2, [r7, #0]
 800d54e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	687a      	ldr	r2, [r7, #4]
 800d554:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	1c5a      	adds	r2, r3, #1
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	601a      	str	r2, [r3, #0]
}
 800d560:	bf00      	nop
 800d562:	3714      	adds	r7, #20
 800d564:	46bd      	mov	sp, r7
 800d566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d56a:	4770      	bx	lr

0800d56c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d56c:	b480      	push	{r7}
 800d56e:	b085      	sub	sp, #20
 800d570:	af00      	add	r7, sp, #0
 800d572:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	691b      	ldr	r3, [r3, #16]
 800d578:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	685b      	ldr	r3, [r3, #4]
 800d57e:	687a      	ldr	r2, [r7, #4]
 800d580:	6892      	ldr	r2, [r2, #8]
 800d582:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	689b      	ldr	r3, [r3, #8]
 800d588:	687a      	ldr	r2, [r7, #4]
 800d58a:	6852      	ldr	r2, [r2, #4]
 800d58c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	685b      	ldr	r3, [r3, #4]
 800d592:	687a      	ldr	r2, [r7, #4]
 800d594:	429a      	cmp	r2, r3
 800d596:	d103      	bne.n	800d5a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	689a      	ldr	r2, [r3, #8]
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	1e5a      	subs	r2, r3, #1
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	681b      	ldr	r3, [r3, #0]
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	3714      	adds	r7, #20
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5be:	4770      	bx	lr

0800d5c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d5c0:	b580      	push	{r7, lr}
 800d5c2:	b08e      	sub	sp, #56	; 0x38
 800d5c4:	af04      	add	r7, sp, #16
 800d5c6:	60f8      	str	r0, [r7, #12]
 800d5c8:	60b9      	str	r1, [r7, #8]
 800d5ca:	607a      	str	r2, [r7, #4]
 800d5cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d5ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d109      	bne.n	800d5e8 <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d5d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5d8:	f383 8811 	msr	BASEPRI, r3
 800d5dc:	f3bf 8f6f 	isb	sy
 800d5e0:	f3bf 8f4f 	dsb	sy
 800d5e4:	623b      	str	r3, [r7, #32]
 800d5e6:	e7fe      	b.n	800d5e6 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800d5e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d109      	bne.n	800d602 <xTaskCreateStatic+0x42>
 800d5ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5f2:	f383 8811 	msr	BASEPRI, r3
 800d5f6:	f3bf 8f6f 	isb	sy
 800d5fa:	f3bf 8f4f 	dsb	sy
 800d5fe:	61fb      	str	r3, [r7, #28]
 800d600:	e7fe      	b.n	800d600 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d602:	2354      	movs	r3, #84	; 0x54
 800d604:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d606:	693b      	ldr	r3, [r7, #16]
 800d608:	2b54      	cmp	r3, #84	; 0x54
 800d60a:	d009      	beq.n	800d620 <xTaskCreateStatic+0x60>
 800d60c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d610:	f383 8811 	msr	BASEPRI, r3
 800d614:	f3bf 8f6f 	isb	sy
 800d618:	f3bf 8f4f 	dsb	sy
 800d61c:	61bb      	str	r3, [r7, #24]
 800d61e:	e7fe      	b.n	800d61e <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d620:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d624:	2b00      	cmp	r3, #0
 800d626:	d01e      	beq.n	800d666 <xTaskCreateStatic+0xa6>
 800d628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d01b      	beq.n	800d666 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d62e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d630:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d634:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d636:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d63a:	2202      	movs	r2, #2
 800d63c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d640:	2300      	movs	r3, #0
 800d642:	9303      	str	r3, [sp, #12]
 800d644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d646:	9302      	str	r3, [sp, #8]
 800d648:	f107 0314 	add.w	r3, r7, #20
 800d64c:	9301      	str	r3, [sp, #4]
 800d64e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d650:	9300      	str	r3, [sp, #0]
 800d652:	683b      	ldr	r3, [r7, #0]
 800d654:	687a      	ldr	r2, [r7, #4]
 800d656:	68b9      	ldr	r1, [r7, #8]
 800d658:	68f8      	ldr	r0, [r7, #12]
 800d65a:	f000 f850 	bl	800d6fe <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d65e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d660:	f000 f8d8 	bl	800d814 <prvAddNewTaskToReadyList>
 800d664:	e001      	b.n	800d66a <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800d666:	2300      	movs	r3, #0
 800d668:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d66a:	697b      	ldr	r3, [r7, #20]
	}
 800d66c:	4618      	mov	r0, r3
 800d66e:	3728      	adds	r7, #40	; 0x28
 800d670:	46bd      	mov	sp, r7
 800d672:	bd80      	pop	{r7, pc}

0800d674 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d674:	b580      	push	{r7, lr}
 800d676:	b08c      	sub	sp, #48	; 0x30
 800d678:	af04      	add	r7, sp, #16
 800d67a:	60f8      	str	r0, [r7, #12]
 800d67c:	60b9      	str	r1, [r7, #8]
 800d67e:	603b      	str	r3, [r7, #0]
 800d680:	4613      	mov	r3, r2
 800d682:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d684:	88fb      	ldrh	r3, [r7, #6]
 800d686:	009b      	lsls	r3, r3, #2
 800d688:	4618      	mov	r0, r3
 800d68a:	f000 ff43 	bl	800e514 <pvPortMalloc>
 800d68e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d690:	697b      	ldr	r3, [r7, #20]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d00e      	beq.n	800d6b4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d696:	2054      	movs	r0, #84	; 0x54
 800d698:	f000 ff3c 	bl	800e514 <pvPortMalloc>
 800d69c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d69e:	69fb      	ldr	r3, [r7, #28]
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d003      	beq.n	800d6ac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d6a4:	69fb      	ldr	r3, [r7, #28]
 800d6a6:	697a      	ldr	r2, [r7, #20]
 800d6a8:	631a      	str	r2, [r3, #48]	; 0x30
 800d6aa:	e005      	b.n	800d6b8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d6ac:	6978      	ldr	r0, [r7, #20]
 800d6ae:	f000 fff3 	bl	800e698 <vPortFree>
 800d6b2:	e001      	b.n	800d6b8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d6b8:	69fb      	ldr	r3, [r7, #28]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d017      	beq.n	800d6ee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d6be:	69fb      	ldr	r3, [r7, #28]
 800d6c0:	2200      	movs	r2, #0
 800d6c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d6c6:	88fa      	ldrh	r2, [r7, #6]
 800d6c8:	2300      	movs	r3, #0
 800d6ca:	9303      	str	r3, [sp, #12]
 800d6cc:	69fb      	ldr	r3, [r7, #28]
 800d6ce:	9302      	str	r3, [sp, #8]
 800d6d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6d2:	9301      	str	r3, [sp, #4]
 800d6d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6d6:	9300      	str	r3, [sp, #0]
 800d6d8:	683b      	ldr	r3, [r7, #0]
 800d6da:	68b9      	ldr	r1, [r7, #8]
 800d6dc:	68f8      	ldr	r0, [r7, #12]
 800d6de:	f000 f80e 	bl	800d6fe <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d6e2:	69f8      	ldr	r0, [r7, #28]
 800d6e4:	f000 f896 	bl	800d814 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d6e8:	2301      	movs	r3, #1
 800d6ea:	61bb      	str	r3, [r7, #24]
 800d6ec:	e002      	b.n	800d6f4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d6ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d6f2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d6f4:	69bb      	ldr	r3, [r7, #24]
	}
 800d6f6:	4618      	mov	r0, r3
 800d6f8:	3720      	adds	r7, #32
 800d6fa:	46bd      	mov	sp, r7
 800d6fc:	bd80      	pop	{r7, pc}

0800d6fe <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d6fe:	b580      	push	{r7, lr}
 800d700:	b088      	sub	sp, #32
 800d702:	af00      	add	r7, sp, #0
 800d704:	60f8      	str	r0, [r7, #12]
 800d706:	60b9      	str	r1, [r7, #8]
 800d708:	607a      	str	r2, [r7, #4]
 800d70a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d70c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d70e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800d716:	3b01      	subs	r3, #1
 800d718:	009b      	lsls	r3, r3, #2
 800d71a:	4413      	add	r3, r2
 800d71c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d71e:	69bb      	ldr	r3, [r7, #24]
 800d720:	f023 0307 	bic.w	r3, r3, #7
 800d724:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d726:	69bb      	ldr	r3, [r7, #24]
 800d728:	f003 0307 	and.w	r3, r3, #7
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d009      	beq.n	800d744 <prvInitialiseNewTask+0x46>
 800d730:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d734:	f383 8811 	msr	BASEPRI, r3
 800d738:	f3bf 8f6f 	isb	sy
 800d73c:	f3bf 8f4f 	dsb	sy
 800d740:	617b      	str	r3, [r7, #20]
 800d742:	e7fe      	b.n	800d742 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d744:	68bb      	ldr	r3, [r7, #8]
 800d746:	2b00      	cmp	r3, #0
 800d748:	d01f      	beq.n	800d78a <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d74a:	2300      	movs	r3, #0
 800d74c:	61fb      	str	r3, [r7, #28]
 800d74e:	e012      	b.n	800d776 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d750:	68ba      	ldr	r2, [r7, #8]
 800d752:	69fb      	ldr	r3, [r7, #28]
 800d754:	4413      	add	r3, r2
 800d756:	7819      	ldrb	r1, [r3, #0]
 800d758:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d75a:	69fb      	ldr	r3, [r7, #28]
 800d75c:	4413      	add	r3, r2
 800d75e:	3334      	adds	r3, #52	; 0x34
 800d760:	460a      	mov	r2, r1
 800d762:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d764:	68ba      	ldr	r2, [r7, #8]
 800d766:	69fb      	ldr	r3, [r7, #28]
 800d768:	4413      	add	r3, r2
 800d76a:	781b      	ldrb	r3, [r3, #0]
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d006      	beq.n	800d77e <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d770:	69fb      	ldr	r3, [r7, #28]
 800d772:	3301      	adds	r3, #1
 800d774:	61fb      	str	r3, [r7, #28]
 800d776:	69fb      	ldr	r3, [r7, #28]
 800d778:	2b0f      	cmp	r3, #15
 800d77a:	d9e9      	bls.n	800d750 <prvInitialiseNewTask+0x52>
 800d77c:	e000      	b.n	800d780 <prvInitialiseNewTask+0x82>
			{
				break;
 800d77e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d782:	2200      	movs	r2, #0
 800d784:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d788:	e003      	b.n	800d792 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d78a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d78c:	2200      	movs	r2, #0
 800d78e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d794:	2b06      	cmp	r3, #6
 800d796:	d901      	bls.n	800d79c <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d798:	2306      	movs	r3, #6
 800d79a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d79c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d79e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d7a0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d7a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d7a6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800d7a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7aa:	2200      	movs	r2, #0
 800d7ac:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d7ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7b0:	3304      	adds	r3, #4
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	f7ff fe70 	bl	800d498 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d7b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7ba:	3318      	adds	r3, #24
 800d7bc:	4618      	mov	r0, r3
 800d7be:	f7ff fe6b 	bl	800d498 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d7c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d7c6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d7c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7ca:	f1c3 0207 	rsb	r2, r3, #7
 800d7ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7d0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d7d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d7d6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d7d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7da:	2200      	movs	r2, #0
 800d7dc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d7de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7e0:	2200      	movs	r2, #0
 800d7e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 800d7e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d7ee:	683a      	ldr	r2, [r7, #0]
 800d7f0:	68f9      	ldr	r1, [r7, #12]
 800d7f2:	69b8      	ldr	r0, [r7, #24]
 800d7f4:	f000 fc8c 	bl	800e110 <pxPortInitialiseStack>
 800d7f8:	4602      	mov	r2, r0
 800d7fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7fc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d7fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d800:	2b00      	cmp	r3, #0
 800d802:	d002      	beq.n	800d80a <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d806:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d808:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d80a:	bf00      	nop
 800d80c:	3720      	adds	r7, #32
 800d80e:	46bd      	mov	sp, r7
 800d810:	bd80      	pop	{r7, pc}
	...

0800d814 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b082      	sub	sp, #8
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d81c:	f000 fd9e 	bl	800e35c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d820:	4b2a      	ldr	r3, [pc, #168]	; (800d8cc <prvAddNewTaskToReadyList+0xb8>)
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	3301      	adds	r3, #1
 800d826:	4a29      	ldr	r2, [pc, #164]	; (800d8cc <prvAddNewTaskToReadyList+0xb8>)
 800d828:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d82a:	4b29      	ldr	r3, [pc, #164]	; (800d8d0 <prvAddNewTaskToReadyList+0xbc>)
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d109      	bne.n	800d846 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d832:	4a27      	ldr	r2, [pc, #156]	; (800d8d0 <prvAddNewTaskToReadyList+0xbc>)
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d838:	4b24      	ldr	r3, [pc, #144]	; (800d8cc <prvAddNewTaskToReadyList+0xb8>)
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	2b01      	cmp	r3, #1
 800d83e:	d110      	bne.n	800d862 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d840:	f000 fb42 	bl	800dec8 <prvInitialiseTaskLists>
 800d844:	e00d      	b.n	800d862 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d846:	4b23      	ldr	r3, [pc, #140]	; (800d8d4 <prvAddNewTaskToReadyList+0xc0>)
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d109      	bne.n	800d862 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d84e:	4b20      	ldr	r3, [pc, #128]	; (800d8d0 <prvAddNewTaskToReadyList+0xbc>)
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d858:	429a      	cmp	r2, r3
 800d85a:	d802      	bhi.n	800d862 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d85c:	4a1c      	ldr	r2, [pc, #112]	; (800d8d0 <prvAddNewTaskToReadyList+0xbc>)
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d862:	4b1d      	ldr	r3, [pc, #116]	; (800d8d8 <prvAddNewTaskToReadyList+0xc4>)
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	3301      	adds	r3, #1
 800d868:	4a1b      	ldr	r2, [pc, #108]	; (800d8d8 <prvAddNewTaskToReadyList+0xc4>)
 800d86a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d870:	2201      	movs	r2, #1
 800d872:	409a      	lsls	r2, r3
 800d874:	4b19      	ldr	r3, [pc, #100]	; (800d8dc <prvAddNewTaskToReadyList+0xc8>)
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	4313      	orrs	r3, r2
 800d87a:	4a18      	ldr	r2, [pc, #96]	; (800d8dc <prvAddNewTaskToReadyList+0xc8>)
 800d87c:	6013      	str	r3, [r2, #0]
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d882:	4613      	mov	r3, r2
 800d884:	009b      	lsls	r3, r3, #2
 800d886:	4413      	add	r3, r2
 800d888:	009b      	lsls	r3, r3, #2
 800d88a:	4a15      	ldr	r2, [pc, #84]	; (800d8e0 <prvAddNewTaskToReadyList+0xcc>)
 800d88c:	441a      	add	r2, r3
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	3304      	adds	r3, #4
 800d892:	4619      	mov	r1, r3
 800d894:	4610      	mov	r0, r2
 800d896:	f7ff fe0c 	bl	800d4b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d89a:	f000 fd8d 	bl	800e3b8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d89e:	4b0d      	ldr	r3, [pc, #52]	; (800d8d4 <prvAddNewTaskToReadyList+0xc0>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d00e      	beq.n	800d8c4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d8a6:	4b0a      	ldr	r3, [pc, #40]	; (800d8d0 <prvAddNewTaskToReadyList+0xbc>)
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8b0:	429a      	cmp	r2, r3
 800d8b2:	d207      	bcs.n	800d8c4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d8b4:	4b0b      	ldr	r3, [pc, #44]	; (800d8e4 <prvAddNewTaskToReadyList+0xd0>)
 800d8b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d8ba:	601a      	str	r2, [r3, #0]
 800d8bc:	f3bf 8f4f 	dsb	sy
 800d8c0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d8c4:	bf00      	nop
 800d8c6:	3708      	adds	r7, #8
 800d8c8:	46bd      	mov	sp, r7
 800d8ca:	bd80      	pop	{r7, pc}
 800d8cc:	20000d94 	.word	0x20000d94
 800d8d0:	20000c94 	.word	0x20000c94
 800d8d4:	20000da0 	.word	0x20000da0
 800d8d8:	20000db0 	.word	0x20000db0
 800d8dc:	20000d9c 	.word	0x20000d9c
 800d8e0:	20000c98 	.word	0x20000c98
 800d8e4:	e000ed04 	.word	0xe000ed04

0800d8e8 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b08a      	sub	sp, #40	; 0x28
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	6078      	str	r0, [r7, #4]
 800d8f0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d109      	bne.n	800d910 <vTaskDelayUntil+0x28>
 800d8fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d900:	f383 8811 	msr	BASEPRI, r3
 800d904:	f3bf 8f6f 	isb	sy
 800d908:	f3bf 8f4f 	dsb	sy
 800d90c:	617b      	str	r3, [r7, #20]
 800d90e:	e7fe      	b.n	800d90e <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 800d910:	683b      	ldr	r3, [r7, #0]
 800d912:	2b00      	cmp	r3, #0
 800d914:	d109      	bne.n	800d92a <vTaskDelayUntil+0x42>
 800d916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d91a:	f383 8811 	msr	BASEPRI, r3
 800d91e:	f3bf 8f6f 	isb	sy
 800d922:	f3bf 8f4f 	dsb	sy
 800d926:	613b      	str	r3, [r7, #16]
 800d928:	e7fe      	b.n	800d928 <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 800d92a:	4b29      	ldr	r3, [pc, #164]	; (800d9d0 <vTaskDelayUntil+0xe8>)
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d009      	beq.n	800d946 <vTaskDelayUntil+0x5e>
 800d932:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d936:	f383 8811 	msr	BASEPRI, r3
 800d93a:	f3bf 8f6f 	isb	sy
 800d93e:	f3bf 8f4f 	dsb	sy
 800d942:	60fb      	str	r3, [r7, #12]
 800d944:	e7fe      	b.n	800d944 <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 800d946:	f000 f8db 	bl	800db00 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800d94a:	4b22      	ldr	r3, [pc, #136]	; (800d9d4 <vTaskDelayUntil+0xec>)
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	683a      	ldr	r2, [r7, #0]
 800d956:	4413      	add	r3, r2
 800d958:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	6a3a      	ldr	r2, [r7, #32]
 800d960:	429a      	cmp	r2, r3
 800d962:	d20b      	bcs.n	800d97c <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	69fa      	ldr	r2, [r7, #28]
 800d96a:	429a      	cmp	r2, r3
 800d96c:	d211      	bcs.n	800d992 <vTaskDelayUntil+0xaa>
 800d96e:	69fa      	ldr	r2, [r7, #28]
 800d970:	6a3b      	ldr	r3, [r7, #32]
 800d972:	429a      	cmp	r2, r3
 800d974:	d90d      	bls.n	800d992 <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 800d976:	2301      	movs	r3, #1
 800d978:	627b      	str	r3, [r7, #36]	; 0x24
 800d97a:	e00a      	b.n	800d992 <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	69fa      	ldr	r2, [r7, #28]
 800d982:	429a      	cmp	r2, r3
 800d984:	d303      	bcc.n	800d98e <vTaskDelayUntil+0xa6>
 800d986:	69fa      	ldr	r2, [r7, #28]
 800d988:	6a3b      	ldr	r3, [r7, #32]
 800d98a:	429a      	cmp	r2, r3
 800d98c:	d901      	bls.n	800d992 <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 800d98e:	2301      	movs	r3, #1
 800d990:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	69fa      	ldr	r2, [r7, #28]
 800d996:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800d998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d006      	beq.n	800d9ac <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800d99e:	69fa      	ldr	r2, [r7, #28]
 800d9a0:	6a3b      	ldr	r3, [r7, #32]
 800d9a2:	1ad3      	subs	r3, r2, r3
 800d9a4:	2100      	movs	r1, #0
 800d9a6:	4618      	mov	r0, r3
 800d9a8:	f000 fb48 	bl	800e03c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800d9ac:	f000 f8b6 	bl	800db1c <xTaskResumeAll>
 800d9b0:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d9b2:	69bb      	ldr	r3, [r7, #24]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d107      	bne.n	800d9c8 <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 800d9b8:	4b07      	ldr	r3, [pc, #28]	; (800d9d8 <vTaskDelayUntil+0xf0>)
 800d9ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d9be:	601a      	str	r2, [r3, #0]
 800d9c0:	f3bf 8f4f 	dsb	sy
 800d9c4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d9c8:	bf00      	nop
 800d9ca:	3728      	adds	r7, #40	; 0x28
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	bd80      	pop	{r7, pc}
 800d9d0:	20000dbc 	.word	0x20000dbc
 800d9d4:	20000d98 	.word	0x20000d98
 800d9d8:	e000ed04 	.word	0xe000ed04

0800d9dc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d9dc:	b580      	push	{r7, lr}
 800d9de:	b084      	sub	sp, #16
 800d9e0:	af00      	add	r7, sp, #0
 800d9e2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d9e4:	2300      	movs	r3, #0
 800d9e6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d016      	beq.n	800da1c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d9ee:	4b13      	ldr	r3, [pc, #76]	; (800da3c <vTaskDelay+0x60>)
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d009      	beq.n	800da0a <vTaskDelay+0x2e>
 800d9f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9fa:	f383 8811 	msr	BASEPRI, r3
 800d9fe:	f3bf 8f6f 	isb	sy
 800da02:	f3bf 8f4f 	dsb	sy
 800da06:	60bb      	str	r3, [r7, #8]
 800da08:	e7fe      	b.n	800da08 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800da0a:	f000 f879 	bl	800db00 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800da0e:	2100      	movs	r1, #0
 800da10:	6878      	ldr	r0, [r7, #4]
 800da12:	f000 fb13 	bl	800e03c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800da16:	f000 f881 	bl	800db1c <xTaskResumeAll>
 800da1a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d107      	bne.n	800da32 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800da22:	4b07      	ldr	r3, [pc, #28]	; (800da40 <vTaskDelay+0x64>)
 800da24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800da28:	601a      	str	r2, [r3, #0]
 800da2a:	f3bf 8f4f 	dsb	sy
 800da2e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800da32:	bf00      	nop
 800da34:	3710      	adds	r7, #16
 800da36:	46bd      	mov	sp, r7
 800da38:	bd80      	pop	{r7, pc}
 800da3a:	bf00      	nop
 800da3c:	20000dbc 	.word	0x20000dbc
 800da40:	e000ed04 	.word	0xe000ed04

0800da44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800da44:	b580      	push	{r7, lr}
 800da46:	b08a      	sub	sp, #40	; 0x28
 800da48:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800da4a:	2300      	movs	r3, #0
 800da4c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800da4e:	2300      	movs	r3, #0
 800da50:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800da52:	463a      	mov	r2, r7
 800da54:	1d39      	adds	r1, r7, #4
 800da56:	f107 0308 	add.w	r3, r7, #8
 800da5a:	4618      	mov	r0, r3
 800da5c:	f7f2 fd40 	bl	80004e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800da60:	6839      	ldr	r1, [r7, #0]
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	68ba      	ldr	r2, [r7, #8]
 800da66:	9202      	str	r2, [sp, #8]
 800da68:	9301      	str	r3, [sp, #4]
 800da6a:	2300      	movs	r3, #0
 800da6c:	9300      	str	r3, [sp, #0]
 800da6e:	2300      	movs	r3, #0
 800da70:	460a      	mov	r2, r1
 800da72:	491d      	ldr	r1, [pc, #116]	; (800dae8 <vTaskStartScheduler+0xa4>)
 800da74:	481d      	ldr	r0, [pc, #116]	; (800daec <vTaskStartScheduler+0xa8>)
 800da76:	f7ff fda3 	bl	800d5c0 <xTaskCreateStatic>
 800da7a:	4602      	mov	r2, r0
 800da7c:	4b1c      	ldr	r3, [pc, #112]	; (800daf0 <vTaskStartScheduler+0xac>)
 800da7e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800da80:	4b1b      	ldr	r3, [pc, #108]	; (800daf0 <vTaskStartScheduler+0xac>)
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d002      	beq.n	800da8e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800da88:	2301      	movs	r3, #1
 800da8a:	617b      	str	r3, [r7, #20]
 800da8c:	e001      	b.n	800da92 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800da8e:	2300      	movs	r3, #0
 800da90:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800da92:	697b      	ldr	r3, [r7, #20]
 800da94:	2b01      	cmp	r3, #1
 800da96:	d115      	bne.n	800dac4 <vTaskStartScheduler+0x80>
 800da98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da9c:	f383 8811 	msr	BASEPRI, r3
 800daa0:	f3bf 8f6f 	isb	sy
 800daa4:	f3bf 8f4f 	dsb	sy
 800daa8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800daaa:	4b12      	ldr	r3, [pc, #72]	; (800daf4 <vTaskStartScheduler+0xb0>)
 800daac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dab0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800dab2:	4b11      	ldr	r3, [pc, #68]	; (800daf8 <vTaskStartScheduler+0xb4>)
 800dab4:	2201      	movs	r2, #1
 800dab6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800dab8:	4b10      	ldr	r3, [pc, #64]	; (800dafc <vTaskStartScheduler+0xb8>)
 800daba:	2200      	movs	r2, #0
 800dabc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800dabe:	f000 fbaf 	bl	800e220 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800dac2:	e00d      	b.n	800dae0 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800dac4:	697b      	ldr	r3, [r7, #20]
 800dac6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800daca:	d109      	bne.n	800dae0 <vTaskStartScheduler+0x9c>
 800dacc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dad0:	f383 8811 	msr	BASEPRI, r3
 800dad4:	f3bf 8f6f 	isb	sy
 800dad8:	f3bf 8f4f 	dsb	sy
 800dadc:	60fb      	str	r3, [r7, #12]
 800dade:	e7fe      	b.n	800dade <vTaskStartScheduler+0x9a>
}
 800dae0:	bf00      	nop
 800dae2:	3718      	adds	r7, #24
 800dae4:	46bd      	mov	sp, r7
 800dae6:	bd80      	pop	{r7, pc}
 800dae8:	0800fa78 	.word	0x0800fa78
 800daec:	0800de99 	.word	0x0800de99
 800daf0:	20000db8 	.word	0x20000db8
 800daf4:	20000db4 	.word	0x20000db4
 800daf8:	20000da0 	.word	0x20000da0
 800dafc:	20000d98 	.word	0x20000d98

0800db00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800db00:	b480      	push	{r7}
 800db02:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800db04:	4b04      	ldr	r3, [pc, #16]	; (800db18 <vTaskSuspendAll+0x18>)
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	3301      	adds	r3, #1
 800db0a:	4a03      	ldr	r2, [pc, #12]	; (800db18 <vTaskSuspendAll+0x18>)
 800db0c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800db0e:	bf00      	nop
 800db10:	46bd      	mov	sp, r7
 800db12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db16:	4770      	bx	lr
 800db18:	20000dbc 	.word	0x20000dbc

0800db1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800db1c:	b580      	push	{r7, lr}
 800db1e:	b084      	sub	sp, #16
 800db20:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800db22:	2300      	movs	r3, #0
 800db24:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800db26:	2300      	movs	r3, #0
 800db28:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800db2a:	4b41      	ldr	r3, [pc, #260]	; (800dc30 <xTaskResumeAll+0x114>)
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d109      	bne.n	800db46 <xTaskResumeAll+0x2a>
 800db32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db36:	f383 8811 	msr	BASEPRI, r3
 800db3a:	f3bf 8f6f 	isb	sy
 800db3e:	f3bf 8f4f 	dsb	sy
 800db42:	603b      	str	r3, [r7, #0]
 800db44:	e7fe      	b.n	800db44 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800db46:	f000 fc09 	bl	800e35c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800db4a:	4b39      	ldr	r3, [pc, #228]	; (800dc30 <xTaskResumeAll+0x114>)
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	3b01      	subs	r3, #1
 800db50:	4a37      	ldr	r2, [pc, #220]	; (800dc30 <xTaskResumeAll+0x114>)
 800db52:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800db54:	4b36      	ldr	r3, [pc, #216]	; (800dc30 <xTaskResumeAll+0x114>)
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d161      	bne.n	800dc20 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800db5c:	4b35      	ldr	r3, [pc, #212]	; (800dc34 <xTaskResumeAll+0x118>)
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	2b00      	cmp	r3, #0
 800db62:	d05d      	beq.n	800dc20 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800db64:	e02e      	b.n	800dbc4 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800db66:	4b34      	ldr	r3, [pc, #208]	; (800dc38 <xTaskResumeAll+0x11c>)
 800db68:	68db      	ldr	r3, [r3, #12]
 800db6a:	68db      	ldr	r3, [r3, #12]
 800db6c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	3318      	adds	r3, #24
 800db72:	4618      	mov	r0, r3
 800db74:	f7ff fcfa 	bl	800d56c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	3304      	adds	r3, #4
 800db7c:	4618      	mov	r0, r3
 800db7e:	f7ff fcf5 	bl	800d56c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db86:	2201      	movs	r2, #1
 800db88:	409a      	lsls	r2, r3
 800db8a:	4b2c      	ldr	r3, [pc, #176]	; (800dc3c <xTaskResumeAll+0x120>)
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	4313      	orrs	r3, r2
 800db90:	4a2a      	ldr	r2, [pc, #168]	; (800dc3c <xTaskResumeAll+0x120>)
 800db92:	6013      	str	r3, [r2, #0]
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db98:	4613      	mov	r3, r2
 800db9a:	009b      	lsls	r3, r3, #2
 800db9c:	4413      	add	r3, r2
 800db9e:	009b      	lsls	r3, r3, #2
 800dba0:	4a27      	ldr	r2, [pc, #156]	; (800dc40 <xTaskResumeAll+0x124>)
 800dba2:	441a      	add	r2, r3
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	3304      	adds	r3, #4
 800dba8:	4619      	mov	r1, r3
 800dbaa:	4610      	mov	r0, r2
 800dbac:	f7ff fc81 	bl	800d4b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbb4:	4b23      	ldr	r3, [pc, #140]	; (800dc44 <xTaskResumeAll+0x128>)
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbba:	429a      	cmp	r2, r3
 800dbbc:	d302      	bcc.n	800dbc4 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800dbbe:	4b22      	ldr	r3, [pc, #136]	; (800dc48 <xTaskResumeAll+0x12c>)
 800dbc0:	2201      	movs	r2, #1
 800dbc2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dbc4:	4b1c      	ldr	r3, [pc, #112]	; (800dc38 <xTaskResumeAll+0x11c>)
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d1cc      	bne.n	800db66 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d001      	beq.n	800dbd6 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800dbd2:	f000 fa13 	bl	800dffc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800dbd6:	4b1d      	ldr	r3, [pc, #116]	; (800dc4c <xTaskResumeAll+0x130>)
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d010      	beq.n	800dc04 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800dbe2:	f000 f847 	bl	800dc74 <xTaskIncrementTick>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d002      	beq.n	800dbf2 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800dbec:	4b16      	ldr	r3, [pc, #88]	; (800dc48 <xTaskResumeAll+0x12c>)
 800dbee:	2201      	movs	r2, #1
 800dbf0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	3b01      	subs	r3, #1
 800dbf6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d1f1      	bne.n	800dbe2 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800dbfe:	4b13      	ldr	r3, [pc, #76]	; (800dc4c <xTaskResumeAll+0x130>)
 800dc00:	2200      	movs	r2, #0
 800dc02:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800dc04:	4b10      	ldr	r3, [pc, #64]	; (800dc48 <xTaskResumeAll+0x12c>)
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d009      	beq.n	800dc20 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800dc10:	4b0f      	ldr	r3, [pc, #60]	; (800dc50 <xTaskResumeAll+0x134>)
 800dc12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dc16:	601a      	str	r2, [r3, #0]
 800dc18:	f3bf 8f4f 	dsb	sy
 800dc1c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dc20:	f000 fbca 	bl	800e3b8 <vPortExitCritical>

	return xAlreadyYielded;
 800dc24:	68bb      	ldr	r3, [r7, #8]
}
 800dc26:	4618      	mov	r0, r3
 800dc28:	3710      	adds	r7, #16
 800dc2a:	46bd      	mov	sp, r7
 800dc2c:	bd80      	pop	{r7, pc}
 800dc2e:	bf00      	nop
 800dc30:	20000dbc 	.word	0x20000dbc
 800dc34:	20000d94 	.word	0x20000d94
 800dc38:	20000d54 	.word	0x20000d54
 800dc3c:	20000d9c 	.word	0x20000d9c
 800dc40:	20000c98 	.word	0x20000c98
 800dc44:	20000c94 	.word	0x20000c94
 800dc48:	20000da8 	.word	0x20000da8
 800dc4c:	20000da4 	.word	0x20000da4
 800dc50:	e000ed04 	.word	0xe000ed04

0800dc54 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800dc54:	b480      	push	{r7}
 800dc56:	b083      	sub	sp, #12
 800dc58:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800dc5a:	4b05      	ldr	r3, [pc, #20]	; (800dc70 <xTaskGetTickCount+0x1c>)
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800dc60:	687b      	ldr	r3, [r7, #4]
}
 800dc62:	4618      	mov	r0, r3
 800dc64:	370c      	adds	r7, #12
 800dc66:	46bd      	mov	sp, r7
 800dc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6c:	4770      	bx	lr
 800dc6e:	bf00      	nop
 800dc70:	20000d98 	.word	0x20000d98

0800dc74 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800dc74:	b580      	push	{r7, lr}
 800dc76:	b086      	sub	sp, #24
 800dc78:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dc7e:	4b4e      	ldr	r3, [pc, #312]	; (800ddb8 <xTaskIncrementTick+0x144>)
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	f040 8087 	bne.w	800dd96 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800dc88:	4b4c      	ldr	r3, [pc, #304]	; (800ddbc <xTaskIncrementTick+0x148>)
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	3301      	adds	r3, #1
 800dc8e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800dc90:	4a4a      	ldr	r2, [pc, #296]	; (800ddbc <xTaskIncrementTick+0x148>)
 800dc92:	693b      	ldr	r3, [r7, #16]
 800dc94:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800dc96:	693b      	ldr	r3, [r7, #16]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d11f      	bne.n	800dcdc <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800dc9c:	4b48      	ldr	r3, [pc, #288]	; (800ddc0 <xTaskIncrementTick+0x14c>)
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d009      	beq.n	800dcba <xTaskIncrementTick+0x46>
 800dca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcaa:	f383 8811 	msr	BASEPRI, r3
 800dcae:	f3bf 8f6f 	isb	sy
 800dcb2:	f3bf 8f4f 	dsb	sy
 800dcb6:	603b      	str	r3, [r7, #0]
 800dcb8:	e7fe      	b.n	800dcb8 <xTaskIncrementTick+0x44>
 800dcba:	4b41      	ldr	r3, [pc, #260]	; (800ddc0 <xTaskIncrementTick+0x14c>)
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	60fb      	str	r3, [r7, #12]
 800dcc0:	4b40      	ldr	r3, [pc, #256]	; (800ddc4 <xTaskIncrementTick+0x150>)
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	4a3e      	ldr	r2, [pc, #248]	; (800ddc0 <xTaskIncrementTick+0x14c>)
 800dcc6:	6013      	str	r3, [r2, #0]
 800dcc8:	4a3e      	ldr	r2, [pc, #248]	; (800ddc4 <xTaskIncrementTick+0x150>)
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	6013      	str	r3, [r2, #0]
 800dcce:	4b3e      	ldr	r3, [pc, #248]	; (800ddc8 <xTaskIncrementTick+0x154>)
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	3301      	adds	r3, #1
 800dcd4:	4a3c      	ldr	r2, [pc, #240]	; (800ddc8 <xTaskIncrementTick+0x154>)
 800dcd6:	6013      	str	r3, [r2, #0]
 800dcd8:	f000 f990 	bl	800dffc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800dcdc:	4b3b      	ldr	r3, [pc, #236]	; (800ddcc <xTaskIncrementTick+0x158>)
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	693a      	ldr	r2, [r7, #16]
 800dce2:	429a      	cmp	r2, r3
 800dce4:	d348      	bcc.n	800dd78 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dce6:	4b36      	ldr	r3, [pc, #216]	; (800ddc0 <xTaskIncrementTick+0x14c>)
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d104      	bne.n	800dcfa <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dcf0:	4b36      	ldr	r3, [pc, #216]	; (800ddcc <xTaskIncrementTick+0x158>)
 800dcf2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dcf6:	601a      	str	r2, [r3, #0]
					break;
 800dcf8:	e03e      	b.n	800dd78 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dcfa:	4b31      	ldr	r3, [pc, #196]	; (800ddc0 <xTaskIncrementTick+0x14c>)
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	68db      	ldr	r3, [r3, #12]
 800dd00:	68db      	ldr	r3, [r3, #12]
 800dd02:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800dd04:	68bb      	ldr	r3, [r7, #8]
 800dd06:	685b      	ldr	r3, [r3, #4]
 800dd08:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800dd0a:	693a      	ldr	r2, [r7, #16]
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	429a      	cmp	r2, r3
 800dd10:	d203      	bcs.n	800dd1a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800dd12:	4a2e      	ldr	r2, [pc, #184]	; (800ddcc <xTaskIncrementTick+0x158>)
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800dd18:	e02e      	b.n	800dd78 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dd1a:	68bb      	ldr	r3, [r7, #8]
 800dd1c:	3304      	adds	r3, #4
 800dd1e:	4618      	mov	r0, r3
 800dd20:	f7ff fc24 	bl	800d56c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800dd24:	68bb      	ldr	r3, [r7, #8]
 800dd26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d004      	beq.n	800dd36 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dd2c:	68bb      	ldr	r3, [r7, #8]
 800dd2e:	3318      	adds	r3, #24
 800dd30:	4618      	mov	r0, r3
 800dd32:	f7ff fc1b 	bl	800d56c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800dd36:	68bb      	ldr	r3, [r7, #8]
 800dd38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd3a:	2201      	movs	r2, #1
 800dd3c:	409a      	lsls	r2, r3
 800dd3e:	4b24      	ldr	r3, [pc, #144]	; (800ddd0 <xTaskIncrementTick+0x15c>)
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	4313      	orrs	r3, r2
 800dd44:	4a22      	ldr	r2, [pc, #136]	; (800ddd0 <xTaskIncrementTick+0x15c>)
 800dd46:	6013      	str	r3, [r2, #0]
 800dd48:	68bb      	ldr	r3, [r7, #8]
 800dd4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd4c:	4613      	mov	r3, r2
 800dd4e:	009b      	lsls	r3, r3, #2
 800dd50:	4413      	add	r3, r2
 800dd52:	009b      	lsls	r3, r3, #2
 800dd54:	4a1f      	ldr	r2, [pc, #124]	; (800ddd4 <xTaskIncrementTick+0x160>)
 800dd56:	441a      	add	r2, r3
 800dd58:	68bb      	ldr	r3, [r7, #8]
 800dd5a:	3304      	adds	r3, #4
 800dd5c:	4619      	mov	r1, r3
 800dd5e:	4610      	mov	r0, r2
 800dd60:	f7ff fba7 	bl	800d4b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dd64:	68bb      	ldr	r3, [r7, #8]
 800dd66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd68:	4b1b      	ldr	r3, [pc, #108]	; (800ddd8 <xTaskIncrementTick+0x164>)
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd6e:	429a      	cmp	r2, r3
 800dd70:	d3b9      	bcc.n	800dce6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800dd72:	2301      	movs	r3, #1
 800dd74:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dd76:	e7b6      	b.n	800dce6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800dd78:	4b17      	ldr	r3, [pc, #92]	; (800ddd8 <xTaskIncrementTick+0x164>)
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd7e:	4915      	ldr	r1, [pc, #84]	; (800ddd4 <xTaskIncrementTick+0x160>)
 800dd80:	4613      	mov	r3, r2
 800dd82:	009b      	lsls	r3, r3, #2
 800dd84:	4413      	add	r3, r2
 800dd86:	009b      	lsls	r3, r3, #2
 800dd88:	440b      	add	r3, r1
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	2b01      	cmp	r3, #1
 800dd8e:	d907      	bls.n	800dda0 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800dd90:	2301      	movs	r3, #1
 800dd92:	617b      	str	r3, [r7, #20]
 800dd94:	e004      	b.n	800dda0 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800dd96:	4b11      	ldr	r3, [pc, #68]	; (800dddc <xTaskIncrementTick+0x168>)
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	3301      	adds	r3, #1
 800dd9c:	4a0f      	ldr	r2, [pc, #60]	; (800dddc <xTaskIncrementTick+0x168>)
 800dd9e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800dda0:	4b0f      	ldr	r3, [pc, #60]	; (800dde0 <xTaskIncrementTick+0x16c>)
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d001      	beq.n	800ddac <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800dda8:	2301      	movs	r3, #1
 800ddaa:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ddac:	697b      	ldr	r3, [r7, #20]
}
 800ddae:	4618      	mov	r0, r3
 800ddb0:	3718      	adds	r7, #24
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	bd80      	pop	{r7, pc}
 800ddb6:	bf00      	nop
 800ddb8:	20000dbc 	.word	0x20000dbc
 800ddbc:	20000d98 	.word	0x20000d98
 800ddc0:	20000d4c 	.word	0x20000d4c
 800ddc4:	20000d50 	.word	0x20000d50
 800ddc8:	20000dac 	.word	0x20000dac
 800ddcc:	20000db4 	.word	0x20000db4
 800ddd0:	20000d9c 	.word	0x20000d9c
 800ddd4:	20000c98 	.word	0x20000c98
 800ddd8:	20000c94 	.word	0x20000c94
 800dddc:	20000da4 	.word	0x20000da4
 800dde0:	20000da8 	.word	0x20000da8

0800dde4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800dde4:	b480      	push	{r7}
 800dde6:	b087      	sub	sp, #28
 800dde8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ddea:	4b26      	ldr	r3, [pc, #152]	; (800de84 <vTaskSwitchContext+0xa0>)
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d003      	beq.n	800ddfa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ddf2:	4b25      	ldr	r3, [pc, #148]	; (800de88 <vTaskSwitchContext+0xa4>)
 800ddf4:	2201      	movs	r2, #1
 800ddf6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ddf8:	e03e      	b.n	800de78 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800ddfa:	4b23      	ldr	r3, [pc, #140]	; (800de88 <vTaskSwitchContext+0xa4>)
 800ddfc:	2200      	movs	r2, #0
 800ddfe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800de00:	4b22      	ldr	r3, [pc, #136]	; (800de8c <vTaskSwitchContext+0xa8>)
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	fab3 f383 	clz	r3, r3
 800de0c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800de0e:	7afb      	ldrb	r3, [r7, #11]
 800de10:	f1c3 031f 	rsb	r3, r3, #31
 800de14:	617b      	str	r3, [r7, #20]
 800de16:	491e      	ldr	r1, [pc, #120]	; (800de90 <vTaskSwitchContext+0xac>)
 800de18:	697a      	ldr	r2, [r7, #20]
 800de1a:	4613      	mov	r3, r2
 800de1c:	009b      	lsls	r3, r3, #2
 800de1e:	4413      	add	r3, r2
 800de20:	009b      	lsls	r3, r3, #2
 800de22:	440b      	add	r3, r1
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	2b00      	cmp	r3, #0
 800de28:	d109      	bne.n	800de3e <vTaskSwitchContext+0x5a>
	__asm volatile
 800de2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de2e:	f383 8811 	msr	BASEPRI, r3
 800de32:	f3bf 8f6f 	isb	sy
 800de36:	f3bf 8f4f 	dsb	sy
 800de3a:	607b      	str	r3, [r7, #4]
 800de3c:	e7fe      	b.n	800de3c <vTaskSwitchContext+0x58>
 800de3e:	697a      	ldr	r2, [r7, #20]
 800de40:	4613      	mov	r3, r2
 800de42:	009b      	lsls	r3, r3, #2
 800de44:	4413      	add	r3, r2
 800de46:	009b      	lsls	r3, r3, #2
 800de48:	4a11      	ldr	r2, [pc, #68]	; (800de90 <vTaskSwitchContext+0xac>)
 800de4a:	4413      	add	r3, r2
 800de4c:	613b      	str	r3, [r7, #16]
 800de4e:	693b      	ldr	r3, [r7, #16]
 800de50:	685b      	ldr	r3, [r3, #4]
 800de52:	685a      	ldr	r2, [r3, #4]
 800de54:	693b      	ldr	r3, [r7, #16]
 800de56:	605a      	str	r2, [r3, #4]
 800de58:	693b      	ldr	r3, [r7, #16]
 800de5a:	685a      	ldr	r2, [r3, #4]
 800de5c:	693b      	ldr	r3, [r7, #16]
 800de5e:	3308      	adds	r3, #8
 800de60:	429a      	cmp	r2, r3
 800de62:	d104      	bne.n	800de6e <vTaskSwitchContext+0x8a>
 800de64:	693b      	ldr	r3, [r7, #16]
 800de66:	685b      	ldr	r3, [r3, #4]
 800de68:	685a      	ldr	r2, [r3, #4]
 800de6a:	693b      	ldr	r3, [r7, #16]
 800de6c:	605a      	str	r2, [r3, #4]
 800de6e:	693b      	ldr	r3, [r7, #16]
 800de70:	685b      	ldr	r3, [r3, #4]
 800de72:	68db      	ldr	r3, [r3, #12]
 800de74:	4a07      	ldr	r2, [pc, #28]	; (800de94 <vTaskSwitchContext+0xb0>)
 800de76:	6013      	str	r3, [r2, #0]
}
 800de78:	bf00      	nop
 800de7a:	371c      	adds	r7, #28
 800de7c:	46bd      	mov	sp, r7
 800de7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de82:	4770      	bx	lr
 800de84:	20000dbc 	.word	0x20000dbc
 800de88:	20000da8 	.word	0x20000da8
 800de8c:	20000d9c 	.word	0x20000d9c
 800de90:	20000c98 	.word	0x20000c98
 800de94:	20000c94 	.word	0x20000c94

0800de98 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800de98:	b580      	push	{r7, lr}
 800de9a:	b082      	sub	sp, #8
 800de9c:	af00      	add	r7, sp, #0
 800de9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800dea0:	f000 f852 	bl	800df48 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800dea4:	4b06      	ldr	r3, [pc, #24]	; (800dec0 <prvIdleTask+0x28>)
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	2b01      	cmp	r3, #1
 800deaa:	d9f9      	bls.n	800dea0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800deac:	4b05      	ldr	r3, [pc, #20]	; (800dec4 <prvIdleTask+0x2c>)
 800deae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800deb2:	601a      	str	r2, [r3, #0]
 800deb4:	f3bf 8f4f 	dsb	sy
 800deb8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800debc:	e7f0      	b.n	800dea0 <prvIdleTask+0x8>
 800debe:	bf00      	nop
 800dec0:	20000c98 	.word	0x20000c98
 800dec4:	e000ed04 	.word	0xe000ed04

0800dec8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800dec8:	b580      	push	{r7, lr}
 800deca:	b082      	sub	sp, #8
 800decc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dece:	2300      	movs	r3, #0
 800ded0:	607b      	str	r3, [r7, #4]
 800ded2:	e00c      	b.n	800deee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ded4:	687a      	ldr	r2, [r7, #4]
 800ded6:	4613      	mov	r3, r2
 800ded8:	009b      	lsls	r3, r3, #2
 800deda:	4413      	add	r3, r2
 800dedc:	009b      	lsls	r3, r3, #2
 800dede:	4a12      	ldr	r2, [pc, #72]	; (800df28 <prvInitialiseTaskLists+0x60>)
 800dee0:	4413      	add	r3, r2
 800dee2:	4618      	mov	r0, r3
 800dee4:	f7ff fab8 	bl	800d458 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	3301      	adds	r3, #1
 800deec:	607b      	str	r3, [r7, #4]
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	2b06      	cmp	r3, #6
 800def2:	d9ef      	bls.n	800ded4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800def4:	480d      	ldr	r0, [pc, #52]	; (800df2c <prvInitialiseTaskLists+0x64>)
 800def6:	f7ff faaf 	bl	800d458 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800defa:	480d      	ldr	r0, [pc, #52]	; (800df30 <prvInitialiseTaskLists+0x68>)
 800defc:	f7ff faac 	bl	800d458 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800df00:	480c      	ldr	r0, [pc, #48]	; (800df34 <prvInitialiseTaskLists+0x6c>)
 800df02:	f7ff faa9 	bl	800d458 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800df06:	480c      	ldr	r0, [pc, #48]	; (800df38 <prvInitialiseTaskLists+0x70>)
 800df08:	f7ff faa6 	bl	800d458 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800df0c:	480b      	ldr	r0, [pc, #44]	; (800df3c <prvInitialiseTaskLists+0x74>)
 800df0e:	f7ff faa3 	bl	800d458 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800df12:	4b0b      	ldr	r3, [pc, #44]	; (800df40 <prvInitialiseTaskLists+0x78>)
 800df14:	4a05      	ldr	r2, [pc, #20]	; (800df2c <prvInitialiseTaskLists+0x64>)
 800df16:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800df18:	4b0a      	ldr	r3, [pc, #40]	; (800df44 <prvInitialiseTaskLists+0x7c>)
 800df1a:	4a05      	ldr	r2, [pc, #20]	; (800df30 <prvInitialiseTaskLists+0x68>)
 800df1c:	601a      	str	r2, [r3, #0]
}
 800df1e:	bf00      	nop
 800df20:	3708      	adds	r7, #8
 800df22:	46bd      	mov	sp, r7
 800df24:	bd80      	pop	{r7, pc}
 800df26:	bf00      	nop
 800df28:	20000c98 	.word	0x20000c98
 800df2c:	20000d24 	.word	0x20000d24
 800df30:	20000d38 	.word	0x20000d38
 800df34:	20000d54 	.word	0x20000d54
 800df38:	20000d68 	.word	0x20000d68
 800df3c:	20000d80 	.word	0x20000d80
 800df40:	20000d4c 	.word	0x20000d4c
 800df44:	20000d50 	.word	0x20000d50

0800df48 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	b082      	sub	sp, #8
 800df4c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800df4e:	e019      	b.n	800df84 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800df50:	f000 fa04 	bl	800e35c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800df54:	4b0f      	ldr	r3, [pc, #60]	; (800df94 <prvCheckTasksWaitingTermination+0x4c>)
 800df56:	68db      	ldr	r3, [r3, #12]
 800df58:	68db      	ldr	r3, [r3, #12]
 800df5a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	3304      	adds	r3, #4
 800df60:	4618      	mov	r0, r3
 800df62:	f7ff fb03 	bl	800d56c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800df66:	4b0c      	ldr	r3, [pc, #48]	; (800df98 <prvCheckTasksWaitingTermination+0x50>)
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	3b01      	subs	r3, #1
 800df6c:	4a0a      	ldr	r2, [pc, #40]	; (800df98 <prvCheckTasksWaitingTermination+0x50>)
 800df6e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800df70:	4b0a      	ldr	r3, [pc, #40]	; (800df9c <prvCheckTasksWaitingTermination+0x54>)
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	3b01      	subs	r3, #1
 800df76:	4a09      	ldr	r2, [pc, #36]	; (800df9c <prvCheckTasksWaitingTermination+0x54>)
 800df78:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800df7a:	f000 fa1d 	bl	800e3b8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800df7e:	6878      	ldr	r0, [r7, #4]
 800df80:	f000 f80e 	bl	800dfa0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800df84:	4b05      	ldr	r3, [pc, #20]	; (800df9c <prvCheckTasksWaitingTermination+0x54>)
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d1e1      	bne.n	800df50 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800df8c:	bf00      	nop
 800df8e:	3708      	adds	r7, #8
 800df90:	46bd      	mov	sp, r7
 800df92:	bd80      	pop	{r7, pc}
 800df94:	20000d68 	.word	0x20000d68
 800df98:	20000d94 	.word	0x20000d94
 800df9c:	20000d7c 	.word	0x20000d7c

0800dfa0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800dfa0:	b580      	push	{r7, lr}
 800dfa2:	b084      	sub	sp, #16
 800dfa4:	af00      	add	r7, sp, #0
 800dfa6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d108      	bne.n	800dfc4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfb6:	4618      	mov	r0, r3
 800dfb8:	f000 fb6e 	bl	800e698 <vPortFree>
				vPortFree( pxTCB );
 800dfbc:	6878      	ldr	r0, [r7, #4]
 800dfbe:	f000 fb6b 	bl	800e698 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800dfc2:	e017      	b.n	800dff4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800dfca:	2b01      	cmp	r3, #1
 800dfcc:	d103      	bne.n	800dfd6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800dfce:	6878      	ldr	r0, [r7, #4]
 800dfd0:	f000 fb62 	bl	800e698 <vPortFree>
	}
 800dfd4:	e00e      	b.n	800dff4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800dfdc:	2b02      	cmp	r3, #2
 800dfde:	d009      	beq.n	800dff4 <prvDeleteTCB+0x54>
 800dfe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfe4:	f383 8811 	msr	BASEPRI, r3
 800dfe8:	f3bf 8f6f 	isb	sy
 800dfec:	f3bf 8f4f 	dsb	sy
 800dff0:	60fb      	str	r3, [r7, #12]
 800dff2:	e7fe      	b.n	800dff2 <prvDeleteTCB+0x52>
	}
 800dff4:	bf00      	nop
 800dff6:	3710      	adds	r7, #16
 800dff8:	46bd      	mov	sp, r7
 800dffa:	bd80      	pop	{r7, pc}

0800dffc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800dffc:	b480      	push	{r7}
 800dffe:	b083      	sub	sp, #12
 800e000:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e002:	4b0c      	ldr	r3, [pc, #48]	; (800e034 <prvResetNextTaskUnblockTime+0x38>)
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d104      	bne.n	800e016 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e00c:	4b0a      	ldr	r3, [pc, #40]	; (800e038 <prvResetNextTaskUnblockTime+0x3c>)
 800e00e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e012:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e014:	e008      	b.n	800e028 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e016:	4b07      	ldr	r3, [pc, #28]	; (800e034 <prvResetNextTaskUnblockTime+0x38>)
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	68db      	ldr	r3, [r3, #12]
 800e01c:	68db      	ldr	r3, [r3, #12]
 800e01e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	685b      	ldr	r3, [r3, #4]
 800e024:	4a04      	ldr	r2, [pc, #16]	; (800e038 <prvResetNextTaskUnblockTime+0x3c>)
 800e026:	6013      	str	r3, [r2, #0]
}
 800e028:	bf00      	nop
 800e02a:	370c      	adds	r7, #12
 800e02c:	46bd      	mov	sp, r7
 800e02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e032:	4770      	bx	lr
 800e034:	20000d4c 	.word	0x20000d4c
 800e038:	20000db4 	.word	0x20000db4

0800e03c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b084      	sub	sp, #16
 800e040:	af00      	add	r7, sp, #0
 800e042:	6078      	str	r0, [r7, #4]
 800e044:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e046:	4b2b      	ldr	r3, [pc, #172]	; (800e0f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 800e04c:	4b2a      	ldr	r3, [pc, #168]	; (800e0f8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	2200      	movs	r2, #0
 800e052:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e056:	4b28      	ldr	r3, [pc, #160]	; (800e0f8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	3304      	adds	r3, #4
 800e05c:	4618      	mov	r0, r3
 800e05e:	f7ff fa85 	bl	800d56c <uxListRemove>
 800e062:	4603      	mov	r3, r0
 800e064:	2b00      	cmp	r3, #0
 800e066:	d10b      	bne.n	800e080 <prvAddCurrentTaskToDelayedList+0x44>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800e068:	4b23      	ldr	r3, [pc, #140]	; (800e0f8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e06e:	2201      	movs	r2, #1
 800e070:	fa02 f303 	lsl.w	r3, r2, r3
 800e074:	43da      	mvns	r2, r3
 800e076:	4b21      	ldr	r3, [pc, #132]	; (800e0fc <prvAddCurrentTaskToDelayedList+0xc0>)
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	4013      	ands	r3, r2
 800e07c:	4a1f      	ldr	r2, [pc, #124]	; (800e0fc <prvAddCurrentTaskToDelayedList+0xc0>)
 800e07e:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e086:	d10a      	bne.n	800e09e <prvAddCurrentTaskToDelayedList+0x62>
 800e088:	683b      	ldr	r3, [r7, #0]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d007      	beq.n	800e09e <prvAddCurrentTaskToDelayedList+0x62>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e08e:	4b1a      	ldr	r3, [pc, #104]	; (800e0f8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	3304      	adds	r3, #4
 800e094:	4619      	mov	r1, r3
 800e096:	481a      	ldr	r0, [pc, #104]	; (800e100 <prvAddCurrentTaskToDelayedList+0xc4>)
 800e098:	f7ff fa0b 	bl	800d4b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e09c:	e026      	b.n	800e0ec <prvAddCurrentTaskToDelayedList+0xb0>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e09e:	68fa      	ldr	r2, [r7, #12]
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	4413      	add	r3, r2
 800e0a4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e0a6:	4b14      	ldr	r3, [pc, #80]	; (800e0f8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	68ba      	ldr	r2, [r7, #8]
 800e0ac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e0ae:	68ba      	ldr	r2, [r7, #8]
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	429a      	cmp	r2, r3
 800e0b4:	d209      	bcs.n	800e0ca <prvAddCurrentTaskToDelayedList+0x8e>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e0b6:	4b13      	ldr	r3, [pc, #76]	; (800e104 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e0b8:	681a      	ldr	r2, [r3, #0]
 800e0ba:	4b0f      	ldr	r3, [pc, #60]	; (800e0f8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	3304      	adds	r3, #4
 800e0c0:	4619      	mov	r1, r3
 800e0c2:	4610      	mov	r0, r2
 800e0c4:	f7ff fa19 	bl	800d4fa <vListInsert>
}
 800e0c8:	e010      	b.n	800e0ec <prvAddCurrentTaskToDelayedList+0xb0>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e0ca:	4b0f      	ldr	r3, [pc, #60]	; (800e108 <prvAddCurrentTaskToDelayedList+0xcc>)
 800e0cc:	681a      	ldr	r2, [r3, #0]
 800e0ce:	4b0a      	ldr	r3, [pc, #40]	; (800e0f8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	3304      	adds	r3, #4
 800e0d4:	4619      	mov	r1, r3
 800e0d6:	4610      	mov	r0, r2
 800e0d8:	f7ff fa0f 	bl	800d4fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e0dc:	4b0b      	ldr	r3, [pc, #44]	; (800e10c <prvAddCurrentTaskToDelayedList+0xd0>)
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	68ba      	ldr	r2, [r7, #8]
 800e0e2:	429a      	cmp	r2, r3
 800e0e4:	d202      	bcs.n	800e0ec <prvAddCurrentTaskToDelayedList+0xb0>
					xNextTaskUnblockTime = xTimeToWake;
 800e0e6:	4a09      	ldr	r2, [pc, #36]	; (800e10c <prvAddCurrentTaskToDelayedList+0xd0>)
 800e0e8:	68bb      	ldr	r3, [r7, #8]
 800e0ea:	6013      	str	r3, [r2, #0]
}
 800e0ec:	bf00      	nop
 800e0ee:	3710      	adds	r7, #16
 800e0f0:	46bd      	mov	sp, r7
 800e0f2:	bd80      	pop	{r7, pc}
 800e0f4:	20000d98 	.word	0x20000d98
 800e0f8:	20000c94 	.word	0x20000c94
 800e0fc:	20000d9c 	.word	0x20000d9c
 800e100:	20000d80 	.word	0x20000d80
 800e104:	20000d50 	.word	0x20000d50
 800e108:	20000d4c 	.word	0x20000d4c
 800e10c:	20000db4 	.word	0x20000db4

0800e110 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e110:	b480      	push	{r7}
 800e112:	b085      	sub	sp, #20
 800e114:	af00      	add	r7, sp, #0
 800e116:	60f8      	str	r0, [r7, #12]
 800e118:	60b9      	str	r1, [r7, #8]
 800e11a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	3b04      	subs	r3, #4
 800e120:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e128:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	3b04      	subs	r3, #4
 800e12e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e130:	68bb      	ldr	r3, [r7, #8]
 800e132:	f023 0201 	bic.w	r2, r3, #1
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	3b04      	subs	r3, #4
 800e13e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e140:	4a0c      	ldr	r2, [pc, #48]	; (800e174 <pxPortInitialiseStack+0x64>)
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	3b14      	subs	r3, #20
 800e14a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e14c:	687a      	ldr	r2, [r7, #4]
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	3b04      	subs	r3, #4
 800e156:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	f06f 0202 	mvn.w	r2, #2
 800e15e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	3b20      	subs	r3, #32
 800e164:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e166:	68fb      	ldr	r3, [r7, #12]
}
 800e168:	4618      	mov	r0, r3
 800e16a:	3714      	adds	r7, #20
 800e16c:	46bd      	mov	sp, r7
 800e16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e172:	4770      	bx	lr
 800e174:	0800e179 	.word	0x0800e179

0800e178 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e178:	b480      	push	{r7}
 800e17a:	b085      	sub	sp, #20
 800e17c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e17e:	2300      	movs	r3, #0
 800e180:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e182:	4b11      	ldr	r3, [pc, #68]	; (800e1c8 <prvTaskExitError+0x50>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e18a:	d009      	beq.n	800e1a0 <prvTaskExitError+0x28>
 800e18c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e190:	f383 8811 	msr	BASEPRI, r3
 800e194:	f3bf 8f6f 	isb	sy
 800e198:	f3bf 8f4f 	dsb	sy
 800e19c:	60fb      	str	r3, [r7, #12]
 800e19e:	e7fe      	b.n	800e19e <prvTaskExitError+0x26>
 800e1a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1a4:	f383 8811 	msr	BASEPRI, r3
 800e1a8:	f3bf 8f6f 	isb	sy
 800e1ac:	f3bf 8f4f 	dsb	sy
 800e1b0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e1b2:	bf00      	nop
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d0fc      	beq.n	800e1b4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e1ba:	bf00      	nop
 800e1bc:	3714      	adds	r7, #20
 800e1be:	46bd      	mov	sp, r7
 800e1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c4:	4770      	bx	lr
 800e1c6:	bf00      	nop
 800e1c8:	20000124 	.word	0x20000124
 800e1cc:	00000000 	.word	0x00000000

0800e1d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e1d0:	4b07      	ldr	r3, [pc, #28]	; (800e1f0 <pxCurrentTCBConst2>)
 800e1d2:	6819      	ldr	r1, [r3, #0]
 800e1d4:	6808      	ldr	r0, [r1, #0]
 800e1d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1da:	f380 8809 	msr	PSP, r0
 800e1de:	f3bf 8f6f 	isb	sy
 800e1e2:	f04f 0000 	mov.w	r0, #0
 800e1e6:	f380 8811 	msr	BASEPRI, r0
 800e1ea:	4770      	bx	lr
 800e1ec:	f3af 8000 	nop.w

0800e1f0 <pxCurrentTCBConst2>:
 800e1f0:	20000c94 	.word	0x20000c94
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e1f4:	bf00      	nop
 800e1f6:	bf00      	nop

0800e1f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e1f8:	4808      	ldr	r0, [pc, #32]	; (800e21c <prvPortStartFirstTask+0x24>)
 800e1fa:	6800      	ldr	r0, [r0, #0]
 800e1fc:	6800      	ldr	r0, [r0, #0]
 800e1fe:	f380 8808 	msr	MSP, r0
 800e202:	f04f 0000 	mov.w	r0, #0
 800e206:	f380 8814 	msr	CONTROL, r0
 800e20a:	b662      	cpsie	i
 800e20c:	b661      	cpsie	f
 800e20e:	f3bf 8f4f 	dsb	sy
 800e212:	f3bf 8f6f 	isb	sy
 800e216:	df00      	svc	0
 800e218:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e21a:	bf00      	nop
 800e21c:	e000ed08 	.word	0xe000ed08

0800e220 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e220:	b580      	push	{r7, lr}
 800e222:	b086      	sub	sp, #24
 800e224:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e226:	4b44      	ldr	r3, [pc, #272]	; (800e338 <xPortStartScheduler+0x118>)
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	4a44      	ldr	r2, [pc, #272]	; (800e33c <xPortStartScheduler+0x11c>)
 800e22c:	4293      	cmp	r3, r2
 800e22e:	d109      	bne.n	800e244 <xPortStartScheduler+0x24>
 800e230:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e234:	f383 8811 	msr	BASEPRI, r3
 800e238:	f3bf 8f6f 	isb	sy
 800e23c:	f3bf 8f4f 	dsb	sy
 800e240:	613b      	str	r3, [r7, #16]
 800e242:	e7fe      	b.n	800e242 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e244:	4b3c      	ldr	r3, [pc, #240]	; (800e338 <xPortStartScheduler+0x118>)
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	4a3d      	ldr	r2, [pc, #244]	; (800e340 <xPortStartScheduler+0x120>)
 800e24a:	4293      	cmp	r3, r2
 800e24c:	d109      	bne.n	800e262 <xPortStartScheduler+0x42>
 800e24e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e252:	f383 8811 	msr	BASEPRI, r3
 800e256:	f3bf 8f6f 	isb	sy
 800e25a:	f3bf 8f4f 	dsb	sy
 800e25e:	60fb      	str	r3, [r7, #12]
 800e260:	e7fe      	b.n	800e260 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e262:	4b38      	ldr	r3, [pc, #224]	; (800e344 <xPortStartScheduler+0x124>)
 800e264:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e266:	697b      	ldr	r3, [r7, #20]
 800e268:	781b      	ldrb	r3, [r3, #0]
 800e26a:	b2db      	uxtb	r3, r3
 800e26c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e26e:	697b      	ldr	r3, [r7, #20]
 800e270:	22ff      	movs	r2, #255	; 0xff
 800e272:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e274:	697b      	ldr	r3, [r7, #20]
 800e276:	781b      	ldrb	r3, [r3, #0]
 800e278:	b2db      	uxtb	r3, r3
 800e27a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e27c:	78fb      	ldrb	r3, [r7, #3]
 800e27e:	b2db      	uxtb	r3, r3
 800e280:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e284:	b2da      	uxtb	r2, r3
 800e286:	4b30      	ldr	r3, [pc, #192]	; (800e348 <xPortStartScheduler+0x128>)
 800e288:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e28a:	4b30      	ldr	r3, [pc, #192]	; (800e34c <xPortStartScheduler+0x12c>)
 800e28c:	2207      	movs	r2, #7
 800e28e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e290:	e009      	b.n	800e2a6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800e292:	4b2e      	ldr	r3, [pc, #184]	; (800e34c <xPortStartScheduler+0x12c>)
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	3b01      	subs	r3, #1
 800e298:	4a2c      	ldr	r2, [pc, #176]	; (800e34c <xPortStartScheduler+0x12c>)
 800e29a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e29c:	78fb      	ldrb	r3, [r7, #3]
 800e29e:	b2db      	uxtb	r3, r3
 800e2a0:	005b      	lsls	r3, r3, #1
 800e2a2:	b2db      	uxtb	r3, r3
 800e2a4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e2a6:	78fb      	ldrb	r3, [r7, #3]
 800e2a8:	b2db      	uxtb	r3, r3
 800e2aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e2ae:	2b80      	cmp	r3, #128	; 0x80
 800e2b0:	d0ef      	beq.n	800e292 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e2b2:	4b26      	ldr	r3, [pc, #152]	; (800e34c <xPortStartScheduler+0x12c>)
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	f1c3 0307 	rsb	r3, r3, #7
 800e2ba:	2b04      	cmp	r3, #4
 800e2bc:	d009      	beq.n	800e2d2 <xPortStartScheduler+0xb2>
 800e2be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2c2:	f383 8811 	msr	BASEPRI, r3
 800e2c6:	f3bf 8f6f 	isb	sy
 800e2ca:	f3bf 8f4f 	dsb	sy
 800e2ce:	60bb      	str	r3, [r7, #8]
 800e2d0:	e7fe      	b.n	800e2d0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e2d2:	4b1e      	ldr	r3, [pc, #120]	; (800e34c <xPortStartScheduler+0x12c>)
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	021b      	lsls	r3, r3, #8
 800e2d8:	4a1c      	ldr	r2, [pc, #112]	; (800e34c <xPortStartScheduler+0x12c>)
 800e2da:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e2dc:	4b1b      	ldr	r3, [pc, #108]	; (800e34c <xPortStartScheduler+0x12c>)
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e2e4:	4a19      	ldr	r2, [pc, #100]	; (800e34c <xPortStartScheduler+0x12c>)
 800e2e6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	b2da      	uxtb	r2, r3
 800e2ec:	697b      	ldr	r3, [r7, #20]
 800e2ee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e2f0:	4b17      	ldr	r3, [pc, #92]	; (800e350 <xPortStartScheduler+0x130>)
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	4a16      	ldr	r2, [pc, #88]	; (800e350 <xPortStartScheduler+0x130>)
 800e2f6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e2fa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e2fc:	4b14      	ldr	r3, [pc, #80]	; (800e350 <xPortStartScheduler+0x130>)
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	4a13      	ldr	r2, [pc, #76]	; (800e350 <xPortStartScheduler+0x130>)
 800e302:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e306:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e308:	f000 f8d6 	bl	800e4b8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e30c:	4b11      	ldr	r3, [pc, #68]	; (800e354 <xPortStartScheduler+0x134>)
 800e30e:	2200      	movs	r2, #0
 800e310:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e312:	f000 f8f5 	bl	800e500 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e316:	4b10      	ldr	r3, [pc, #64]	; (800e358 <xPortStartScheduler+0x138>)
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	4a0f      	ldr	r2, [pc, #60]	; (800e358 <xPortStartScheduler+0x138>)
 800e31c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e320:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e322:	f7ff ff69 	bl	800e1f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e326:	f7ff fd5d 	bl	800dde4 <vTaskSwitchContext>
	prvTaskExitError();
 800e32a:	f7ff ff25 	bl	800e178 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e32e:	2300      	movs	r3, #0
}
 800e330:	4618      	mov	r0, r3
 800e332:	3718      	adds	r7, #24
 800e334:	46bd      	mov	sp, r7
 800e336:	bd80      	pop	{r7, pc}
 800e338:	e000ed00 	.word	0xe000ed00
 800e33c:	410fc271 	.word	0x410fc271
 800e340:	410fc270 	.word	0x410fc270
 800e344:	e000e400 	.word	0xe000e400
 800e348:	20000dc0 	.word	0x20000dc0
 800e34c:	20000dc4 	.word	0x20000dc4
 800e350:	e000ed20 	.word	0xe000ed20
 800e354:	20000124 	.word	0x20000124
 800e358:	e000ef34 	.word	0xe000ef34

0800e35c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e35c:	b480      	push	{r7}
 800e35e:	b083      	sub	sp, #12
 800e360:	af00      	add	r7, sp, #0
 800e362:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e366:	f383 8811 	msr	BASEPRI, r3
 800e36a:	f3bf 8f6f 	isb	sy
 800e36e:	f3bf 8f4f 	dsb	sy
 800e372:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e374:	4b0e      	ldr	r3, [pc, #56]	; (800e3b0 <vPortEnterCritical+0x54>)
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	3301      	adds	r3, #1
 800e37a:	4a0d      	ldr	r2, [pc, #52]	; (800e3b0 <vPortEnterCritical+0x54>)
 800e37c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e37e:	4b0c      	ldr	r3, [pc, #48]	; (800e3b0 <vPortEnterCritical+0x54>)
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	2b01      	cmp	r3, #1
 800e384:	d10e      	bne.n	800e3a4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e386:	4b0b      	ldr	r3, [pc, #44]	; (800e3b4 <vPortEnterCritical+0x58>)
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	b2db      	uxtb	r3, r3
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d009      	beq.n	800e3a4 <vPortEnterCritical+0x48>
 800e390:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e394:	f383 8811 	msr	BASEPRI, r3
 800e398:	f3bf 8f6f 	isb	sy
 800e39c:	f3bf 8f4f 	dsb	sy
 800e3a0:	603b      	str	r3, [r7, #0]
 800e3a2:	e7fe      	b.n	800e3a2 <vPortEnterCritical+0x46>
	}
}
 800e3a4:	bf00      	nop
 800e3a6:	370c      	adds	r7, #12
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ae:	4770      	bx	lr
 800e3b0:	20000124 	.word	0x20000124
 800e3b4:	e000ed04 	.word	0xe000ed04

0800e3b8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e3b8:	b480      	push	{r7}
 800e3ba:	b083      	sub	sp, #12
 800e3bc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e3be:	4b11      	ldr	r3, [pc, #68]	; (800e404 <vPortExitCritical+0x4c>)
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d109      	bne.n	800e3da <vPortExitCritical+0x22>
 800e3c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3ca:	f383 8811 	msr	BASEPRI, r3
 800e3ce:	f3bf 8f6f 	isb	sy
 800e3d2:	f3bf 8f4f 	dsb	sy
 800e3d6:	607b      	str	r3, [r7, #4]
 800e3d8:	e7fe      	b.n	800e3d8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800e3da:	4b0a      	ldr	r3, [pc, #40]	; (800e404 <vPortExitCritical+0x4c>)
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	3b01      	subs	r3, #1
 800e3e0:	4a08      	ldr	r2, [pc, #32]	; (800e404 <vPortExitCritical+0x4c>)
 800e3e2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e3e4:	4b07      	ldr	r3, [pc, #28]	; (800e404 <vPortExitCritical+0x4c>)
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d104      	bne.n	800e3f6 <vPortExitCritical+0x3e>
 800e3ec:	2300      	movs	r3, #0
 800e3ee:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e3f0:	683b      	ldr	r3, [r7, #0]
 800e3f2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800e3f6:	bf00      	nop
 800e3f8:	370c      	adds	r7, #12
 800e3fa:	46bd      	mov	sp, r7
 800e3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e400:	4770      	bx	lr
 800e402:	bf00      	nop
 800e404:	20000124 	.word	0x20000124
	...

0800e410 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e410:	f3ef 8009 	mrs	r0, PSP
 800e414:	f3bf 8f6f 	isb	sy
 800e418:	4b15      	ldr	r3, [pc, #84]	; (800e470 <pxCurrentTCBConst>)
 800e41a:	681a      	ldr	r2, [r3, #0]
 800e41c:	f01e 0f10 	tst.w	lr, #16
 800e420:	bf08      	it	eq
 800e422:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e426:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e42a:	6010      	str	r0, [r2, #0]
 800e42c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e430:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e434:	f380 8811 	msr	BASEPRI, r0
 800e438:	f3bf 8f4f 	dsb	sy
 800e43c:	f3bf 8f6f 	isb	sy
 800e440:	f7ff fcd0 	bl	800dde4 <vTaskSwitchContext>
 800e444:	f04f 0000 	mov.w	r0, #0
 800e448:	f380 8811 	msr	BASEPRI, r0
 800e44c:	bc09      	pop	{r0, r3}
 800e44e:	6819      	ldr	r1, [r3, #0]
 800e450:	6808      	ldr	r0, [r1, #0]
 800e452:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e456:	f01e 0f10 	tst.w	lr, #16
 800e45a:	bf08      	it	eq
 800e45c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e460:	f380 8809 	msr	PSP, r0
 800e464:	f3bf 8f6f 	isb	sy
 800e468:	4770      	bx	lr
 800e46a:	bf00      	nop
 800e46c:	f3af 8000 	nop.w

0800e470 <pxCurrentTCBConst>:
 800e470:	20000c94 	.word	0x20000c94
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e474:	bf00      	nop
 800e476:	bf00      	nop

0800e478 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	b082      	sub	sp, #8
 800e47c:	af00      	add	r7, sp, #0
	__asm volatile
 800e47e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e482:	f383 8811 	msr	BASEPRI, r3
 800e486:	f3bf 8f6f 	isb	sy
 800e48a:	f3bf 8f4f 	dsb	sy
 800e48e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e490:	f7ff fbf0 	bl	800dc74 <xTaskIncrementTick>
 800e494:	4603      	mov	r3, r0
 800e496:	2b00      	cmp	r3, #0
 800e498:	d003      	beq.n	800e4a2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e49a:	4b06      	ldr	r3, [pc, #24]	; (800e4b4 <SysTick_Handler+0x3c>)
 800e49c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e4a0:	601a      	str	r2, [r3, #0]
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e4a6:	683b      	ldr	r3, [r7, #0]
 800e4a8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800e4ac:	bf00      	nop
 800e4ae:	3708      	adds	r7, #8
 800e4b0:	46bd      	mov	sp, r7
 800e4b2:	bd80      	pop	{r7, pc}
 800e4b4:	e000ed04 	.word	0xe000ed04

0800e4b8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e4b8:	b480      	push	{r7}
 800e4ba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e4bc:	4b0b      	ldr	r3, [pc, #44]	; (800e4ec <vPortSetupTimerInterrupt+0x34>)
 800e4be:	2200      	movs	r2, #0
 800e4c0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e4c2:	4b0b      	ldr	r3, [pc, #44]	; (800e4f0 <vPortSetupTimerInterrupt+0x38>)
 800e4c4:	2200      	movs	r2, #0
 800e4c6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e4c8:	4b0a      	ldr	r3, [pc, #40]	; (800e4f4 <vPortSetupTimerInterrupt+0x3c>)
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	4a0a      	ldr	r2, [pc, #40]	; (800e4f8 <vPortSetupTimerInterrupt+0x40>)
 800e4ce:	fba2 2303 	umull	r2, r3, r2, r3
 800e4d2:	099b      	lsrs	r3, r3, #6
 800e4d4:	4a09      	ldr	r2, [pc, #36]	; (800e4fc <vPortSetupTimerInterrupt+0x44>)
 800e4d6:	3b01      	subs	r3, #1
 800e4d8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e4da:	4b04      	ldr	r3, [pc, #16]	; (800e4ec <vPortSetupTimerInterrupt+0x34>)
 800e4dc:	2207      	movs	r2, #7
 800e4de:	601a      	str	r2, [r3, #0]
}
 800e4e0:	bf00      	nop
 800e4e2:	46bd      	mov	sp, r7
 800e4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4e8:	4770      	bx	lr
 800e4ea:	bf00      	nop
 800e4ec:	e000e010 	.word	0xe000e010
 800e4f0:	e000e018 	.word	0xe000e018
 800e4f4:	20000008 	.word	0x20000008
 800e4f8:	10624dd3 	.word	0x10624dd3
 800e4fc:	e000e014 	.word	0xe000e014

0800e500 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e500:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e510 <vPortEnableVFP+0x10>
 800e504:	6801      	ldr	r1, [r0, #0]
 800e506:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e50a:	6001      	str	r1, [r0, #0]
 800e50c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e50e:	bf00      	nop
 800e510:	e000ed88 	.word	0xe000ed88

0800e514 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e514:	b580      	push	{r7, lr}
 800e516:	b08a      	sub	sp, #40	; 0x28
 800e518:	af00      	add	r7, sp, #0
 800e51a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e51c:	2300      	movs	r3, #0
 800e51e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e520:	f7ff faee 	bl	800db00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e524:	4b57      	ldr	r3, [pc, #348]	; (800e684 <pvPortMalloc+0x170>)
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d101      	bne.n	800e530 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e52c:	f000 f90c 	bl	800e748 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e530:	4b55      	ldr	r3, [pc, #340]	; (800e688 <pvPortMalloc+0x174>)
 800e532:	681a      	ldr	r2, [r3, #0]
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	4013      	ands	r3, r2
 800e538:	2b00      	cmp	r3, #0
 800e53a:	f040 808c 	bne.w	800e656 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	2b00      	cmp	r3, #0
 800e542:	d01c      	beq.n	800e57e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800e544:	2208      	movs	r2, #8
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	4413      	add	r3, r2
 800e54a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	f003 0307 	and.w	r3, r3, #7
 800e552:	2b00      	cmp	r3, #0
 800e554:	d013      	beq.n	800e57e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	f023 0307 	bic.w	r3, r3, #7
 800e55c:	3308      	adds	r3, #8
 800e55e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	f003 0307 	and.w	r3, r3, #7
 800e566:	2b00      	cmp	r3, #0
 800e568:	d009      	beq.n	800e57e <pvPortMalloc+0x6a>
	__asm volatile
 800e56a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e56e:	f383 8811 	msr	BASEPRI, r3
 800e572:	f3bf 8f6f 	isb	sy
 800e576:	f3bf 8f4f 	dsb	sy
 800e57a:	617b      	str	r3, [r7, #20]
 800e57c:	e7fe      	b.n	800e57c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d068      	beq.n	800e656 <pvPortMalloc+0x142>
 800e584:	4b41      	ldr	r3, [pc, #260]	; (800e68c <pvPortMalloc+0x178>)
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	687a      	ldr	r2, [r7, #4]
 800e58a:	429a      	cmp	r2, r3
 800e58c:	d863      	bhi.n	800e656 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e58e:	4b40      	ldr	r3, [pc, #256]	; (800e690 <pvPortMalloc+0x17c>)
 800e590:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e592:	4b3f      	ldr	r3, [pc, #252]	; (800e690 <pvPortMalloc+0x17c>)
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e598:	e004      	b.n	800e5a4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800e59a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e59c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e59e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e5a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5a6:	685b      	ldr	r3, [r3, #4]
 800e5a8:	687a      	ldr	r2, [r7, #4]
 800e5aa:	429a      	cmp	r2, r3
 800e5ac:	d903      	bls.n	800e5b6 <pvPortMalloc+0xa2>
 800e5ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d1f1      	bne.n	800e59a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e5b6:	4b33      	ldr	r3, [pc, #204]	; (800e684 <pvPortMalloc+0x170>)
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e5bc:	429a      	cmp	r2, r3
 800e5be:	d04a      	beq.n	800e656 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e5c0:	6a3b      	ldr	r3, [r7, #32]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	2208      	movs	r2, #8
 800e5c6:	4413      	add	r3, r2
 800e5c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e5ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5cc:	681a      	ldr	r2, [r3, #0]
 800e5ce:	6a3b      	ldr	r3, [r7, #32]
 800e5d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e5d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5d4:	685a      	ldr	r2, [r3, #4]
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	1ad2      	subs	r2, r2, r3
 800e5da:	2308      	movs	r3, #8
 800e5dc:	005b      	lsls	r3, r3, #1
 800e5de:	429a      	cmp	r2, r3
 800e5e0:	d91e      	bls.n	800e620 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e5e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	4413      	add	r3, r2
 800e5e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e5ea:	69bb      	ldr	r3, [r7, #24]
 800e5ec:	f003 0307 	and.w	r3, r3, #7
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d009      	beq.n	800e608 <pvPortMalloc+0xf4>
 800e5f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5f8:	f383 8811 	msr	BASEPRI, r3
 800e5fc:	f3bf 8f6f 	isb	sy
 800e600:	f3bf 8f4f 	dsb	sy
 800e604:	613b      	str	r3, [r7, #16]
 800e606:	e7fe      	b.n	800e606 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e60a:	685a      	ldr	r2, [r3, #4]
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	1ad2      	subs	r2, r2, r3
 800e610:	69bb      	ldr	r3, [r7, #24]
 800e612:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e616:	687a      	ldr	r2, [r7, #4]
 800e618:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e61a:	69b8      	ldr	r0, [r7, #24]
 800e61c:	f000 f8f6 	bl	800e80c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e620:	4b1a      	ldr	r3, [pc, #104]	; (800e68c <pvPortMalloc+0x178>)
 800e622:	681a      	ldr	r2, [r3, #0]
 800e624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e626:	685b      	ldr	r3, [r3, #4]
 800e628:	1ad3      	subs	r3, r2, r3
 800e62a:	4a18      	ldr	r2, [pc, #96]	; (800e68c <pvPortMalloc+0x178>)
 800e62c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e62e:	4b17      	ldr	r3, [pc, #92]	; (800e68c <pvPortMalloc+0x178>)
 800e630:	681a      	ldr	r2, [r3, #0]
 800e632:	4b18      	ldr	r3, [pc, #96]	; (800e694 <pvPortMalloc+0x180>)
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	429a      	cmp	r2, r3
 800e638:	d203      	bcs.n	800e642 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e63a:	4b14      	ldr	r3, [pc, #80]	; (800e68c <pvPortMalloc+0x178>)
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	4a15      	ldr	r2, [pc, #84]	; (800e694 <pvPortMalloc+0x180>)
 800e640:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e644:	685a      	ldr	r2, [r3, #4]
 800e646:	4b10      	ldr	r3, [pc, #64]	; (800e688 <pvPortMalloc+0x174>)
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	431a      	orrs	r2, r3
 800e64c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e64e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e652:	2200      	movs	r2, #0
 800e654:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e656:	f7ff fa61 	bl	800db1c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e65a:	69fb      	ldr	r3, [r7, #28]
 800e65c:	f003 0307 	and.w	r3, r3, #7
 800e660:	2b00      	cmp	r3, #0
 800e662:	d009      	beq.n	800e678 <pvPortMalloc+0x164>
 800e664:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e668:	f383 8811 	msr	BASEPRI, r3
 800e66c:	f3bf 8f6f 	isb	sy
 800e670:	f3bf 8f4f 	dsb	sy
 800e674:	60fb      	str	r3, [r7, #12]
 800e676:	e7fe      	b.n	800e676 <pvPortMalloc+0x162>
	return pvReturn;
 800e678:	69fb      	ldr	r3, [r7, #28]
}
 800e67a:	4618      	mov	r0, r3
 800e67c:	3728      	adds	r7, #40	; 0x28
 800e67e:	46bd      	mov	sp, r7
 800e680:	bd80      	pop	{r7, pc}
 800e682:	bf00      	nop
 800e684:	200049d0 	.word	0x200049d0
 800e688:	200049dc 	.word	0x200049dc
 800e68c:	200049d4 	.word	0x200049d4
 800e690:	200049c8 	.word	0x200049c8
 800e694:	200049d8 	.word	0x200049d8

0800e698 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e698:	b580      	push	{r7, lr}
 800e69a:	b086      	sub	sp, #24
 800e69c:	af00      	add	r7, sp, #0
 800e69e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d046      	beq.n	800e738 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e6aa:	2308      	movs	r3, #8
 800e6ac:	425b      	negs	r3, r3
 800e6ae:	697a      	ldr	r2, [r7, #20]
 800e6b0:	4413      	add	r3, r2
 800e6b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e6b4:	697b      	ldr	r3, [r7, #20]
 800e6b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e6b8:	693b      	ldr	r3, [r7, #16]
 800e6ba:	685a      	ldr	r2, [r3, #4]
 800e6bc:	4b20      	ldr	r3, [pc, #128]	; (800e740 <vPortFree+0xa8>)
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	4013      	ands	r3, r2
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d109      	bne.n	800e6da <vPortFree+0x42>
 800e6c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6ca:	f383 8811 	msr	BASEPRI, r3
 800e6ce:	f3bf 8f6f 	isb	sy
 800e6d2:	f3bf 8f4f 	dsb	sy
 800e6d6:	60fb      	str	r3, [r7, #12]
 800e6d8:	e7fe      	b.n	800e6d8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e6da:	693b      	ldr	r3, [r7, #16]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d009      	beq.n	800e6f6 <vPortFree+0x5e>
 800e6e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6e6:	f383 8811 	msr	BASEPRI, r3
 800e6ea:	f3bf 8f6f 	isb	sy
 800e6ee:	f3bf 8f4f 	dsb	sy
 800e6f2:	60bb      	str	r3, [r7, #8]
 800e6f4:	e7fe      	b.n	800e6f4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e6f6:	693b      	ldr	r3, [r7, #16]
 800e6f8:	685a      	ldr	r2, [r3, #4]
 800e6fa:	4b11      	ldr	r3, [pc, #68]	; (800e740 <vPortFree+0xa8>)
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	4013      	ands	r3, r2
 800e700:	2b00      	cmp	r3, #0
 800e702:	d019      	beq.n	800e738 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e704:	693b      	ldr	r3, [r7, #16]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d115      	bne.n	800e738 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e70c:	693b      	ldr	r3, [r7, #16]
 800e70e:	685a      	ldr	r2, [r3, #4]
 800e710:	4b0b      	ldr	r3, [pc, #44]	; (800e740 <vPortFree+0xa8>)
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	43db      	mvns	r3, r3
 800e716:	401a      	ands	r2, r3
 800e718:	693b      	ldr	r3, [r7, #16]
 800e71a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e71c:	f7ff f9f0 	bl	800db00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e720:	693b      	ldr	r3, [r7, #16]
 800e722:	685a      	ldr	r2, [r3, #4]
 800e724:	4b07      	ldr	r3, [pc, #28]	; (800e744 <vPortFree+0xac>)
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	4413      	add	r3, r2
 800e72a:	4a06      	ldr	r2, [pc, #24]	; (800e744 <vPortFree+0xac>)
 800e72c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e72e:	6938      	ldr	r0, [r7, #16]
 800e730:	f000 f86c 	bl	800e80c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800e734:	f7ff f9f2 	bl	800db1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e738:	bf00      	nop
 800e73a:	3718      	adds	r7, #24
 800e73c:	46bd      	mov	sp, r7
 800e73e:	bd80      	pop	{r7, pc}
 800e740:	200049dc 	.word	0x200049dc
 800e744:	200049d4 	.word	0x200049d4

0800e748 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e748:	b480      	push	{r7}
 800e74a:	b085      	sub	sp, #20
 800e74c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e74e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800e752:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e754:	4b27      	ldr	r3, [pc, #156]	; (800e7f4 <prvHeapInit+0xac>)
 800e756:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	f003 0307 	and.w	r3, r3, #7
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d00c      	beq.n	800e77c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	3307      	adds	r3, #7
 800e766:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	f023 0307 	bic.w	r3, r3, #7
 800e76e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e770:	68ba      	ldr	r2, [r7, #8]
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	1ad3      	subs	r3, r2, r3
 800e776:	4a1f      	ldr	r2, [pc, #124]	; (800e7f4 <prvHeapInit+0xac>)
 800e778:	4413      	add	r3, r2
 800e77a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e780:	4a1d      	ldr	r2, [pc, #116]	; (800e7f8 <prvHeapInit+0xb0>)
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e786:	4b1c      	ldr	r3, [pc, #112]	; (800e7f8 <prvHeapInit+0xb0>)
 800e788:	2200      	movs	r2, #0
 800e78a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	68ba      	ldr	r2, [r7, #8]
 800e790:	4413      	add	r3, r2
 800e792:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e794:	2208      	movs	r2, #8
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	1a9b      	subs	r3, r3, r2
 800e79a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	f023 0307 	bic.w	r3, r3, #7
 800e7a2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	4a15      	ldr	r2, [pc, #84]	; (800e7fc <prvHeapInit+0xb4>)
 800e7a8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e7aa:	4b14      	ldr	r3, [pc, #80]	; (800e7fc <prvHeapInit+0xb4>)
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	2200      	movs	r2, #0
 800e7b0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e7b2:	4b12      	ldr	r3, [pc, #72]	; (800e7fc <prvHeapInit+0xb4>)
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	2200      	movs	r2, #0
 800e7b8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e7be:	683b      	ldr	r3, [r7, #0]
 800e7c0:	68fa      	ldr	r2, [r7, #12]
 800e7c2:	1ad2      	subs	r2, r2, r3
 800e7c4:	683b      	ldr	r3, [r7, #0]
 800e7c6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e7c8:	4b0c      	ldr	r3, [pc, #48]	; (800e7fc <prvHeapInit+0xb4>)
 800e7ca:	681a      	ldr	r2, [r3, #0]
 800e7cc:	683b      	ldr	r3, [r7, #0]
 800e7ce:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e7d0:	683b      	ldr	r3, [r7, #0]
 800e7d2:	685b      	ldr	r3, [r3, #4]
 800e7d4:	4a0a      	ldr	r2, [pc, #40]	; (800e800 <prvHeapInit+0xb8>)
 800e7d6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e7d8:	683b      	ldr	r3, [r7, #0]
 800e7da:	685b      	ldr	r3, [r3, #4]
 800e7dc:	4a09      	ldr	r2, [pc, #36]	; (800e804 <prvHeapInit+0xbc>)
 800e7de:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e7e0:	4b09      	ldr	r3, [pc, #36]	; (800e808 <prvHeapInit+0xc0>)
 800e7e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e7e6:	601a      	str	r2, [r3, #0]
}
 800e7e8:	bf00      	nop
 800e7ea:	3714      	adds	r7, #20
 800e7ec:	46bd      	mov	sp, r7
 800e7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f2:	4770      	bx	lr
 800e7f4:	20000dc8 	.word	0x20000dc8
 800e7f8:	200049c8 	.word	0x200049c8
 800e7fc:	200049d0 	.word	0x200049d0
 800e800:	200049d8 	.word	0x200049d8
 800e804:	200049d4 	.word	0x200049d4
 800e808:	200049dc 	.word	0x200049dc

0800e80c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e80c:	b480      	push	{r7}
 800e80e:	b085      	sub	sp, #20
 800e810:	af00      	add	r7, sp, #0
 800e812:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e814:	4b28      	ldr	r3, [pc, #160]	; (800e8b8 <prvInsertBlockIntoFreeList+0xac>)
 800e816:	60fb      	str	r3, [r7, #12]
 800e818:	e002      	b.n	800e820 <prvInsertBlockIntoFreeList+0x14>
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	60fb      	str	r3, [r7, #12]
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	687a      	ldr	r2, [r7, #4]
 800e826:	429a      	cmp	r2, r3
 800e828:	d8f7      	bhi.n	800e81a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	685b      	ldr	r3, [r3, #4]
 800e832:	68ba      	ldr	r2, [r7, #8]
 800e834:	4413      	add	r3, r2
 800e836:	687a      	ldr	r2, [r7, #4]
 800e838:	429a      	cmp	r2, r3
 800e83a:	d108      	bne.n	800e84e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	685a      	ldr	r2, [r3, #4]
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	685b      	ldr	r3, [r3, #4]
 800e844:	441a      	add	r2, r3
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	685b      	ldr	r3, [r3, #4]
 800e856:	68ba      	ldr	r2, [r7, #8]
 800e858:	441a      	add	r2, r3
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	429a      	cmp	r2, r3
 800e860:	d118      	bne.n	800e894 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	681a      	ldr	r2, [r3, #0]
 800e866:	4b15      	ldr	r3, [pc, #84]	; (800e8bc <prvInsertBlockIntoFreeList+0xb0>)
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	429a      	cmp	r2, r3
 800e86c:	d00d      	beq.n	800e88a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	685a      	ldr	r2, [r3, #4]
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	685b      	ldr	r3, [r3, #4]
 800e878:	441a      	add	r2, r3
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	681a      	ldr	r2, [r3, #0]
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	601a      	str	r2, [r3, #0]
 800e888:	e008      	b.n	800e89c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e88a:	4b0c      	ldr	r3, [pc, #48]	; (800e8bc <prvInsertBlockIntoFreeList+0xb0>)
 800e88c:	681a      	ldr	r2, [r3, #0]
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	601a      	str	r2, [r3, #0]
 800e892:	e003      	b.n	800e89c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	681a      	ldr	r2, [r3, #0]
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e89c:	68fa      	ldr	r2, [r7, #12]
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	429a      	cmp	r2, r3
 800e8a2:	d002      	beq.n	800e8aa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	687a      	ldr	r2, [r7, #4]
 800e8a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e8aa:	bf00      	nop
 800e8ac:	3714      	adds	r7, #20
 800e8ae:	46bd      	mov	sp, r7
 800e8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8b4:	4770      	bx	lr
 800e8b6:	bf00      	nop
 800e8b8:	200049c8 	.word	0x200049c8
 800e8bc:	200049d0 	.word	0x200049d0

0800e8c0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e8c4:	2200      	movs	r2, #0
 800e8c6:	4912      	ldr	r1, [pc, #72]	; (800e910 <MX_USB_DEVICE_Init+0x50>)
 800e8c8:	4812      	ldr	r0, [pc, #72]	; (800e914 <MX_USB_DEVICE_Init+0x54>)
 800e8ca:	f7fd fc41 	bl	800c150 <USBD_Init>
 800e8ce:	4603      	mov	r3, r0
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d001      	beq.n	800e8d8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e8d4:	f7f2 fa4a 	bl	8000d6c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e8d8:	490f      	ldr	r1, [pc, #60]	; (800e918 <MX_USB_DEVICE_Init+0x58>)
 800e8da:	480e      	ldr	r0, [pc, #56]	; (800e914 <MX_USB_DEVICE_Init+0x54>)
 800e8dc:	f7fd fc6e 	bl	800c1bc <USBD_RegisterClass>
 800e8e0:	4603      	mov	r3, r0
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d001      	beq.n	800e8ea <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e8e6:	f7f2 fa41 	bl	8000d6c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e8ea:	490c      	ldr	r1, [pc, #48]	; (800e91c <MX_USB_DEVICE_Init+0x5c>)
 800e8ec:	4809      	ldr	r0, [pc, #36]	; (800e914 <MX_USB_DEVICE_Init+0x54>)
 800e8ee:	f7fd fb93 	bl	800c018 <USBD_CDC_RegisterInterface>
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d001      	beq.n	800e8fc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e8f8:	f7f2 fa38 	bl	8000d6c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e8fc:	4805      	ldr	r0, [pc, #20]	; (800e914 <MX_USB_DEVICE_Init+0x54>)
 800e8fe:	f7fd fc7e 	bl	800c1fe <USBD_Start>
 800e902:	4603      	mov	r3, r0
 800e904:	2b00      	cmp	r3, #0
 800e906:	d001      	beq.n	800e90c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e908:	f7f2 fa30 	bl	8000d6c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e90c:	bf00      	nop
 800e90e:	bd80      	pop	{r7, pc}
 800e910:	2000013c 	.word	0x2000013c
 800e914:	20004fd8 	.word	0x20004fd8
 800e918:	20000020 	.word	0x20000020
 800e91c:	20000128 	.word	0x20000128

0800e920 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e920:	b580      	push	{r7, lr}
 800e922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
	  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e924:	2200      	movs	r2, #0
 800e926:	4907      	ldr	r1, [pc, #28]	; (800e944 <CDC_Init_FS+0x24>)
 800e928:	4807      	ldr	r0, [pc, #28]	; (800e948 <CDC_Init_FS+0x28>)
 800e92a:	f7fd fb8a 	bl	800c042 <USBD_CDC_SetTxBuffer>
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e92e:	4907      	ldr	r1, [pc, #28]	; (800e94c <CDC_Init_FS+0x2c>)
 800e930:	4805      	ldr	r0, [pc, #20]	; (800e948 <CDC_Init_FS+0x28>)
 800e932:	f7fd fb9f 	bl	800c074 <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);                                         //This is new to the function, the rest is standard HAL
 800e936:	4804      	ldr	r0, [pc, #16]	; (800e948 <CDC_Init_FS+0x28>)
 800e938:	f7fd fbe0 	bl	800c0fc <USBD_CDC_ReceivePacket>
	  return (USBD_OK);
 800e93c:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e93e:	4618      	mov	r0, r3
 800e940:	bd80      	pop	{r7, pc}
 800e942:	bf00      	nop
 800e944:	200056a8 	.word	0x200056a8
 800e948:	20004fd8 	.word	0x20004fd8
 800e94c:	200052a8 	.word	0x200052a8

0800e950 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e950:	b480      	push	{r7}
 800e952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e954:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e956:	4618      	mov	r0, r3
 800e958:	46bd      	mov	sp, r7
 800e95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e95e:	4770      	bx	lr

0800e960 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e960:	b480      	push	{r7}
 800e962:	b083      	sub	sp, #12
 800e964:	af00      	add	r7, sp, #0
 800e966:	4603      	mov	r3, r0
 800e968:	6039      	str	r1, [r7, #0]
 800e96a:	71fb      	strb	r3, [r7, #7]
 800e96c:	4613      	mov	r3, r2
 800e96e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e970:	79fb      	ldrb	r3, [r7, #7]
 800e972:	2b23      	cmp	r3, #35	; 0x23
 800e974:	d84a      	bhi.n	800ea0c <CDC_Control_FS+0xac>
 800e976:	a201      	add	r2, pc, #4	; (adr r2, 800e97c <CDC_Control_FS+0x1c>)
 800e978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e97c:	0800ea0d 	.word	0x0800ea0d
 800e980:	0800ea0d 	.word	0x0800ea0d
 800e984:	0800ea0d 	.word	0x0800ea0d
 800e988:	0800ea0d 	.word	0x0800ea0d
 800e98c:	0800ea0d 	.word	0x0800ea0d
 800e990:	0800ea0d 	.word	0x0800ea0d
 800e994:	0800ea0d 	.word	0x0800ea0d
 800e998:	0800ea0d 	.word	0x0800ea0d
 800e99c:	0800ea0d 	.word	0x0800ea0d
 800e9a0:	0800ea0d 	.word	0x0800ea0d
 800e9a4:	0800ea0d 	.word	0x0800ea0d
 800e9a8:	0800ea0d 	.word	0x0800ea0d
 800e9ac:	0800ea0d 	.word	0x0800ea0d
 800e9b0:	0800ea0d 	.word	0x0800ea0d
 800e9b4:	0800ea0d 	.word	0x0800ea0d
 800e9b8:	0800ea0d 	.word	0x0800ea0d
 800e9bc:	0800ea0d 	.word	0x0800ea0d
 800e9c0:	0800ea0d 	.word	0x0800ea0d
 800e9c4:	0800ea0d 	.word	0x0800ea0d
 800e9c8:	0800ea0d 	.word	0x0800ea0d
 800e9cc:	0800ea0d 	.word	0x0800ea0d
 800e9d0:	0800ea0d 	.word	0x0800ea0d
 800e9d4:	0800ea0d 	.word	0x0800ea0d
 800e9d8:	0800ea0d 	.word	0x0800ea0d
 800e9dc:	0800ea0d 	.word	0x0800ea0d
 800e9e0:	0800ea0d 	.word	0x0800ea0d
 800e9e4:	0800ea0d 	.word	0x0800ea0d
 800e9e8:	0800ea0d 	.word	0x0800ea0d
 800e9ec:	0800ea0d 	.word	0x0800ea0d
 800e9f0:	0800ea0d 	.word	0x0800ea0d
 800e9f4:	0800ea0d 	.word	0x0800ea0d
 800e9f8:	0800ea0d 	.word	0x0800ea0d
 800e9fc:	0800ea0d 	.word	0x0800ea0d
 800ea00:	0800ea0d 	.word	0x0800ea0d
 800ea04:	0800ea0d 	.word	0x0800ea0d
 800ea08:	0800ea0d 	.word	0x0800ea0d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ea0c:	bf00      	nop
  }

  return (USBD_OK);
 800ea0e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ea10:	4618      	mov	r0, r3
 800ea12:	370c      	adds	r7, #12
 800ea14:	46bd      	mov	sp, r7
 800ea16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1a:	4770      	bx	lr

0800ea1c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ea1c:	b580      	push	{r7, lr}
 800ea1e:	b084      	sub	sp, #16
 800ea20:	af00      	add	r7, sp, #0
 800ea22:	6078      	str	r0, [r7, #4]
 800ea24:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */


  volatile uint32_t counter = 0;
 800ea26:	2300      	movs	r3, #0
 800ea28:	60fb      	str	r3, [r7, #12]

  while(counter < *Len)
 800ea2a:	e01e      	b.n	800ea6a <CDC_Receive_FS+0x4e>
  {
       RxBuffer[RxFifoIndex ] = Buf[counter];
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	687a      	ldr	r2, [r7, #4]
 800ea30:	441a      	add	r2, r3
 800ea32:	4b16      	ldr	r3, [pc, #88]	; (800ea8c <CDC_Receive_FS+0x70>)
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	7811      	ldrb	r1, [r2, #0]
 800ea38:	4a15      	ldr	r2, [pc, #84]	; (800ea90 <CDC_Receive_FS+0x74>)
 800ea3a:	54d1      	strb	r1, [r2, r3]
       cdc_receive_put(Buf[counter]);
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	687a      	ldr	r2, [r7, #4]
 800ea40:	4413      	add	r3, r2
 800ea42:	781b      	ldrb	r3, [r3, #0]
 800ea44:	4618      	mov	r0, r3
 800ea46:	f7f4 fdb7 	bl	80035b8 <cdc_receive_put>
       counter++, RxFifoIndex++;
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	3301      	adds	r3, #1
 800ea4e:	60fb      	str	r3, [r7, #12]
 800ea50:	4b0e      	ldr	r3, [pc, #56]	; (800ea8c <CDC_Receive_FS+0x70>)
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	3301      	adds	r3, #1
 800ea56:	4a0d      	ldr	r2, [pc, #52]	; (800ea8c <CDC_Receive_FS+0x70>)
 800ea58:	6013      	str	r3, [r2, #0]
       if(RxFifoIndex  == RxBufferSize)
 800ea5a:	4b0c      	ldr	r3, [pc, #48]	; (800ea8c <CDC_Receive_FS+0x70>)
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ea62:	d102      	bne.n	800ea6a <CDC_Receive_FS+0x4e>
            RxFifoIndex  = 0;
 800ea64:	4b09      	ldr	r3, [pc, #36]	; (800ea8c <CDC_Receive_FS+0x70>)
 800ea66:	2200      	movs	r2, #0
 800ea68:	601a      	str	r2, [r3, #0]
  while(counter < *Len)
 800ea6a:	683b      	ldr	r3, [r7, #0]
 800ea6c:	681a      	ldr	r2, [r3, #0]
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	429a      	cmp	r2, r3
 800ea72:	d8db      	bhi.n	800ea2c <CDC_Receive_FS+0x10>
   }

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ea74:	6879      	ldr	r1, [r7, #4]
 800ea76:	4807      	ldr	r0, [pc, #28]	; (800ea94 <CDC_Receive_FS+0x78>)
 800ea78:	f7fd fafc 	bl	800c074 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ea7c:	4805      	ldr	r0, [pc, #20]	; (800ea94 <CDC_Receive_FS+0x78>)
 800ea7e:	f7fd fb3d 	bl	800c0fc <USBD_CDC_ReceivePacket>

  return (USBD_OK);
 800ea82:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ea84:	4618      	mov	r0, r3
 800ea86:	3710      	adds	r7, #16
 800ea88:	46bd      	mov	sp, r7
 800ea8a:	bd80      	pop	{r7, pc}
 800ea8c:	200049e0 	.word	0x200049e0
 800ea90:	20005aa8 	.word	0x20005aa8
 800ea94:	20004fd8 	.word	0x20004fd8

0800ea98 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ea98:	b580      	push	{r7, lr}
 800ea9a:	b084      	sub	sp, #16
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	6078      	str	r0, [r7, #4]
 800eaa0:	460b      	mov	r3, r1
 800eaa2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800eaa4:	2300      	movs	r3, #0
 800eaa6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800eaa8:	4b0d      	ldr	r3, [pc, #52]	; (800eae0 <CDC_Transmit_FS+0x48>)
 800eaaa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eaae:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800eab0:	68bb      	ldr	r3, [r7, #8]
 800eab2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d001      	beq.n	800eabe <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800eaba:	2301      	movs	r3, #1
 800eabc:	e00b      	b.n	800ead6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800eabe:	887b      	ldrh	r3, [r7, #2]
 800eac0:	461a      	mov	r2, r3
 800eac2:	6879      	ldr	r1, [r7, #4]
 800eac4:	4806      	ldr	r0, [pc, #24]	; (800eae0 <CDC_Transmit_FS+0x48>)
 800eac6:	f7fd fabc 	bl	800c042 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800eaca:	4805      	ldr	r0, [pc, #20]	; (800eae0 <CDC_Transmit_FS+0x48>)
 800eacc:	f7fd fae6 	bl	800c09c <USBD_CDC_TransmitPacket>
 800ead0:	4603      	mov	r3, r0
 800ead2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ead4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ead6:	4618      	mov	r0, r3
 800ead8:	3710      	adds	r7, #16
 800eada:	46bd      	mov	sp, r7
 800eadc:	bd80      	pop	{r7, pc}
 800eade:	bf00      	nop
 800eae0:	20004fd8 	.word	0x20004fd8

0800eae4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800eae4:	b480      	push	{r7}
 800eae6:	b087      	sub	sp, #28
 800eae8:	af00      	add	r7, sp, #0
 800eaea:	60f8      	str	r0, [r7, #12]
 800eaec:	60b9      	str	r1, [r7, #8]
 800eaee:	4613      	mov	r3, r2
 800eaf0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800eaf6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800eafa:	4618      	mov	r0, r3
 800eafc:	371c      	adds	r7, #28
 800eafe:	46bd      	mov	sp, r7
 800eb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb04:	4770      	bx	lr
	...

0800eb08 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eb08:	b480      	push	{r7}
 800eb0a:	b083      	sub	sp, #12
 800eb0c:	af00      	add	r7, sp, #0
 800eb0e:	4603      	mov	r3, r0
 800eb10:	6039      	str	r1, [r7, #0]
 800eb12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800eb14:	683b      	ldr	r3, [r7, #0]
 800eb16:	2212      	movs	r2, #18
 800eb18:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800eb1a:	4b03      	ldr	r3, [pc, #12]	; (800eb28 <USBD_FS_DeviceDescriptor+0x20>)
}
 800eb1c:	4618      	mov	r0, r3
 800eb1e:	370c      	adds	r7, #12
 800eb20:	46bd      	mov	sp, r7
 800eb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb26:	4770      	bx	lr
 800eb28:	20000158 	.word	0x20000158

0800eb2c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eb2c:	b480      	push	{r7}
 800eb2e:	b083      	sub	sp, #12
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	4603      	mov	r3, r0
 800eb34:	6039      	str	r1, [r7, #0]
 800eb36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800eb38:	683b      	ldr	r3, [r7, #0]
 800eb3a:	2204      	movs	r2, #4
 800eb3c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800eb3e:	4b03      	ldr	r3, [pc, #12]	; (800eb4c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800eb40:	4618      	mov	r0, r3
 800eb42:	370c      	adds	r7, #12
 800eb44:	46bd      	mov	sp, r7
 800eb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb4a:	4770      	bx	lr
 800eb4c:	2000016c 	.word	0x2000016c

0800eb50 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eb50:	b580      	push	{r7, lr}
 800eb52:	b082      	sub	sp, #8
 800eb54:	af00      	add	r7, sp, #0
 800eb56:	4603      	mov	r3, r0
 800eb58:	6039      	str	r1, [r7, #0]
 800eb5a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800eb5c:	79fb      	ldrb	r3, [r7, #7]
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d105      	bne.n	800eb6e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800eb62:	683a      	ldr	r2, [r7, #0]
 800eb64:	4907      	ldr	r1, [pc, #28]	; (800eb84 <USBD_FS_ProductStrDescriptor+0x34>)
 800eb66:	4808      	ldr	r0, [pc, #32]	; (800eb88 <USBD_FS_ProductStrDescriptor+0x38>)
 800eb68:	f7fe fb17 	bl	800d19a <USBD_GetString>
 800eb6c:	e004      	b.n	800eb78 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800eb6e:	683a      	ldr	r2, [r7, #0]
 800eb70:	4904      	ldr	r1, [pc, #16]	; (800eb84 <USBD_FS_ProductStrDescriptor+0x34>)
 800eb72:	4805      	ldr	r0, [pc, #20]	; (800eb88 <USBD_FS_ProductStrDescriptor+0x38>)
 800eb74:	f7fe fb11 	bl	800d19a <USBD_GetString>
  }
  return USBD_StrDesc;
 800eb78:	4b02      	ldr	r3, [pc, #8]	; (800eb84 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800eb7a:	4618      	mov	r0, r3
 800eb7c:	3708      	adds	r7, #8
 800eb7e:	46bd      	mov	sp, r7
 800eb80:	bd80      	pop	{r7, pc}
 800eb82:	bf00      	nop
 800eb84:	20005ea8 	.word	0x20005ea8
 800eb88:	0800fa80 	.word	0x0800fa80

0800eb8c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	b082      	sub	sp, #8
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	4603      	mov	r3, r0
 800eb94:	6039      	str	r1, [r7, #0]
 800eb96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800eb98:	683a      	ldr	r2, [r7, #0]
 800eb9a:	4904      	ldr	r1, [pc, #16]	; (800ebac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800eb9c:	4804      	ldr	r0, [pc, #16]	; (800ebb0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800eb9e:	f7fe fafc 	bl	800d19a <USBD_GetString>
  return USBD_StrDesc;
 800eba2:	4b02      	ldr	r3, [pc, #8]	; (800ebac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800eba4:	4618      	mov	r0, r3
 800eba6:	3708      	adds	r7, #8
 800eba8:	46bd      	mov	sp, r7
 800ebaa:	bd80      	pop	{r7, pc}
 800ebac:	20005ea8 	.word	0x20005ea8
 800ebb0:	0800fa98 	.word	0x0800fa98

0800ebb4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ebb4:	b580      	push	{r7, lr}
 800ebb6:	b082      	sub	sp, #8
 800ebb8:	af00      	add	r7, sp, #0
 800ebba:	4603      	mov	r3, r0
 800ebbc:	6039      	str	r1, [r7, #0]
 800ebbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ebc0:	683b      	ldr	r3, [r7, #0]
 800ebc2:	221a      	movs	r2, #26
 800ebc4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ebc6:	f000 f843 	bl	800ec50 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ebca:	4b02      	ldr	r3, [pc, #8]	; (800ebd4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ebcc:	4618      	mov	r0, r3
 800ebce:	3708      	adds	r7, #8
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	bd80      	pop	{r7, pc}
 800ebd4:	20000170 	.word	0x20000170

0800ebd8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ebd8:	b580      	push	{r7, lr}
 800ebda:	b082      	sub	sp, #8
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	4603      	mov	r3, r0
 800ebe0:	6039      	str	r1, [r7, #0]
 800ebe2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ebe4:	79fb      	ldrb	r3, [r7, #7]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d105      	bne.n	800ebf6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ebea:	683a      	ldr	r2, [r7, #0]
 800ebec:	4907      	ldr	r1, [pc, #28]	; (800ec0c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ebee:	4808      	ldr	r0, [pc, #32]	; (800ec10 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ebf0:	f7fe fad3 	bl	800d19a <USBD_GetString>
 800ebf4:	e004      	b.n	800ec00 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ebf6:	683a      	ldr	r2, [r7, #0]
 800ebf8:	4904      	ldr	r1, [pc, #16]	; (800ec0c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ebfa:	4805      	ldr	r0, [pc, #20]	; (800ec10 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ebfc:	f7fe facd 	bl	800d19a <USBD_GetString>
  }
  return USBD_StrDesc;
 800ec00:	4b02      	ldr	r3, [pc, #8]	; (800ec0c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ec02:	4618      	mov	r0, r3
 800ec04:	3708      	adds	r7, #8
 800ec06:	46bd      	mov	sp, r7
 800ec08:	bd80      	pop	{r7, pc}
 800ec0a:	bf00      	nop
 800ec0c:	20005ea8 	.word	0x20005ea8
 800ec10:	0800faac 	.word	0x0800faac

0800ec14 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ec14:	b580      	push	{r7, lr}
 800ec16:	b082      	sub	sp, #8
 800ec18:	af00      	add	r7, sp, #0
 800ec1a:	4603      	mov	r3, r0
 800ec1c:	6039      	str	r1, [r7, #0]
 800ec1e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ec20:	79fb      	ldrb	r3, [r7, #7]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d105      	bne.n	800ec32 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ec26:	683a      	ldr	r2, [r7, #0]
 800ec28:	4907      	ldr	r1, [pc, #28]	; (800ec48 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ec2a:	4808      	ldr	r0, [pc, #32]	; (800ec4c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ec2c:	f7fe fab5 	bl	800d19a <USBD_GetString>
 800ec30:	e004      	b.n	800ec3c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ec32:	683a      	ldr	r2, [r7, #0]
 800ec34:	4904      	ldr	r1, [pc, #16]	; (800ec48 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ec36:	4805      	ldr	r0, [pc, #20]	; (800ec4c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ec38:	f7fe faaf 	bl	800d19a <USBD_GetString>
  }
  return USBD_StrDesc;
 800ec3c:	4b02      	ldr	r3, [pc, #8]	; (800ec48 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ec3e:	4618      	mov	r0, r3
 800ec40:	3708      	adds	r7, #8
 800ec42:	46bd      	mov	sp, r7
 800ec44:	bd80      	pop	{r7, pc}
 800ec46:	bf00      	nop
 800ec48:	20005ea8 	.word	0x20005ea8
 800ec4c:	0800fab8 	.word	0x0800fab8

0800ec50 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ec50:	b580      	push	{r7, lr}
 800ec52:	b084      	sub	sp, #16
 800ec54:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ec56:	4b0f      	ldr	r3, [pc, #60]	; (800ec94 <Get_SerialNum+0x44>)
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ec5c:	4b0e      	ldr	r3, [pc, #56]	; (800ec98 <Get_SerialNum+0x48>)
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ec62:	4b0e      	ldr	r3, [pc, #56]	; (800ec9c <Get_SerialNum+0x4c>)
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ec68:	68fa      	ldr	r2, [r7, #12]
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	4413      	add	r3, r2
 800ec6e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d009      	beq.n	800ec8a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ec76:	2208      	movs	r2, #8
 800ec78:	4909      	ldr	r1, [pc, #36]	; (800eca0 <Get_SerialNum+0x50>)
 800ec7a:	68f8      	ldr	r0, [r7, #12]
 800ec7c:	f000 f814 	bl	800eca8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ec80:	2204      	movs	r2, #4
 800ec82:	4908      	ldr	r1, [pc, #32]	; (800eca4 <Get_SerialNum+0x54>)
 800ec84:	68b8      	ldr	r0, [r7, #8]
 800ec86:	f000 f80f 	bl	800eca8 <IntToUnicode>
  }
}
 800ec8a:	bf00      	nop
 800ec8c:	3710      	adds	r7, #16
 800ec8e:	46bd      	mov	sp, r7
 800ec90:	bd80      	pop	{r7, pc}
 800ec92:	bf00      	nop
 800ec94:	1fff7a10 	.word	0x1fff7a10
 800ec98:	1fff7a14 	.word	0x1fff7a14
 800ec9c:	1fff7a18 	.word	0x1fff7a18
 800eca0:	20000172 	.word	0x20000172
 800eca4:	20000182 	.word	0x20000182

0800eca8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800eca8:	b480      	push	{r7}
 800ecaa:	b087      	sub	sp, #28
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	60f8      	str	r0, [r7, #12]
 800ecb0:	60b9      	str	r1, [r7, #8]
 800ecb2:	4613      	mov	r3, r2
 800ecb4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ecba:	2300      	movs	r3, #0
 800ecbc:	75fb      	strb	r3, [r7, #23]
 800ecbe:	e027      	b.n	800ed10 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	0f1b      	lsrs	r3, r3, #28
 800ecc4:	2b09      	cmp	r3, #9
 800ecc6:	d80b      	bhi.n	800ece0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	0f1b      	lsrs	r3, r3, #28
 800eccc:	b2da      	uxtb	r2, r3
 800ecce:	7dfb      	ldrb	r3, [r7, #23]
 800ecd0:	005b      	lsls	r3, r3, #1
 800ecd2:	4619      	mov	r1, r3
 800ecd4:	68bb      	ldr	r3, [r7, #8]
 800ecd6:	440b      	add	r3, r1
 800ecd8:	3230      	adds	r2, #48	; 0x30
 800ecda:	b2d2      	uxtb	r2, r2
 800ecdc:	701a      	strb	r2, [r3, #0]
 800ecde:	e00a      	b.n	800ecf6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	0f1b      	lsrs	r3, r3, #28
 800ece4:	b2da      	uxtb	r2, r3
 800ece6:	7dfb      	ldrb	r3, [r7, #23]
 800ece8:	005b      	lsls	r3, r3, #1
 800ecea:	4619      	mov	r1, r3
 800ecec:	68bb      	ldr	r3, [r7, #8]
 800ecee:	440b      	add	r3, r1
 800ecf0:	3237      	adds	r2, #55	; 0x37
 800ecf2:	b2d2      	uxtb	r2, r2
 800ecf4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	011b      	lsls	r3, r3, #4
 800ecfa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ecfc:	7dfb      	ldrb	r3, [r7, #23]
 800ecfe:	005b      	lsls	r3, r3, #1
 800ed00:	3301      	adds	r3, #1
 800ed02:	68ba      	ldr	r2, [r7, #8]
 800ed04:	4413      	add	r3, r2
 800ed06:	2200      	movs	r2, #0
 800ed08:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ed0a:	7dfb      	ldrb	r3, [r7, #23]
 800ed0c:	3301      	adds	r3, #1
 800ed0e:	75fb      	strb	r3, [r7, #23]
 800ed10:	7dfa      	ldrb	r2, [r7, #23]
 800ed12:	79fb      	ldrb	r3, [r7, #7]
 800ed14:	429a      	cmp	r2, r3
 800ed16:	d3d3      	bcc.n	800ecc0 <IntToUnicode+0x18>
  }
}
 800ed18:	bf00      	nop
 800ed1a:	371c      	adds	r7, #28
 800ed1c:	46bd      	mov	sp, r7
 800ed1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed22:	4770      	bx	lr

0800ed24 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ed24:	b580      	push	{r7, lr}
 800ed26:	b08a      	sub	sp, #40	; 0x28
 800ed28:	af00      	add	r7, sp, #0
 800ed2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ed2c:	f107 0314 	add.w	r3, r7, #20
 800ed30:	2200      	movs	r2, #0
 800ed32:	601a      	str	r2, [r3, #0]
 800ed34:	605a      	str	r2, [r3, #4]
 800ed36:	609a      	str	r2, [r3, #8]
 800ed38:	60da      	str	r2, [r3, #12]
 800ed3a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ed44:	d13a      	bne.n	800edbc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ed46:	2300      	movs	r3, #0
 800ed48:	613b      	str	r3, [r7, #16]
 800ed4a:	4b1e      	ldr	r3, [pc, #120]	; (800edc4 <HAL_PCD_MspInit+0xa0>)
 800ed4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed4e:	4a1d      	ldr	r2, [pc, #116]	; (800edc4 <HAL_PCD_MspInit+0xa0>)
 800ed50:	f043 0301 	orr.w	r3, r3, #1
 800ed54:	6313      	str	r3, [r2, #48]	; 0x30
 800ed56:	4b1b      	ldr	r3, [pc, #108]	; (800edc4 <HAL_PCD_MspInit+0xa0>)
 800ed58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed5a:	f003 0301 	and.w	r3, r3, #1
 800ed5e:	613b      	str	r3, [r7, #16]
 800ed60:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ed62:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ed66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ed68:	2302      	movs	r3, #2
 800ed6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ed6c:	2300      	movs	r3, #0
 800ed6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ed70:	2303      	movs	r3, #3
 800ed72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ed74:	230a      	movs	r3, #10
 800ed76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ed78:	f107 0314 	add.w	r3, r7, #20
 800ed7c:	4619      	mov	r1, r3
 800ed7e:	4812      	ldr	r0, [pc, #72]	; (800edc8 <HAL_PCD_MspInit+0xa4>)
 800ed80:	f7f6 fe82 	bl	8005a88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ed84:	4b0f      	ldr	r3, [pc, #60]	; (800edc4 <HAL_PCD_MspInit+0xa0>)
 800ed86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed88:	4a0e      	ldr	r2, [pc, #56]	; (800edc4 <HAL_PCD_MspInit+0xa0>)
 800ed8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ed8e:	6353      	str	r3, [r2, #52]	; 0x34
 800ed90:	2300      	movs	r3, #0
 800ed92:	60fb      	str	r3, [r7, #12]
 800ed94:	4b0b      	ldr	r3, [pc, #44]	; (800edc4 <HAL_PCD_MspInit+0xa0>)
 800ed96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ed98:	4a0a      	ldr	r2, [pc, #40]	; (800edc4 <HAL_PCD_MspInit+0xa0>)
 800ed9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ed9e:	6453      	str	r3, [r2, #68]	; 0x44
 800eda0:	4b08      	ldr	r3, [pc, #32]	; (800edc4 <HAL_PCD_MspInit+0xa0>)
 800eda2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eda4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800eda8:	60fb      	str	r3, [r7, #12]
 800edaa:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800edac:	2200      	movs	r2, #0
 800edae:	2100      	movs	r1, #0
 800edb0:	2043      	movs	r0, #67	; 0x43
 800edb2:	f7f6 fe0f 	bl	80059d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800edb6:	2043      	movs	r0, #67	; 0x43
 800edb8:	f7f6 fe28 	bl	8005a0c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800edbc:	bf00      	nop
 800edbe:	3728      	adds	r7, #40	; 0x28
 800edc0:	46bd      	mov	sp, r7
 800edc2:	bd80      	pop	{r7, pc}
 800edc4:	40023800 	.word	0x40023800
 800edc8:	40020000 	.word	0x40020000

0800edcc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800edcc:	b580      	push	{r7, lr}
 800edce:	b082      	sub	sp, #8
 800edd0:	af00      	add	r7, sp, #0
 800edd2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800ede0:	4619      	mov	r1, r3
 800ede2:	4610      	mov	r0, r2
 800ede4:	f7fd fa56 	bl	800c294 <USBD_LL_SetupStage>
}
 800ede8:	bf00      	nop
 800edea:	3708      	adds	r7, #8
 800edec:	46bd      	mov	sp, r7
 800edee:	bd80      	pop	{r7, pc}

0800edf0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b082      	sub	sp, #8
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	6078      	str	r0, [r7, #4]
 800edf8:	460b      	mov	r3, r1
 800edfa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800ee02:	78fa      	ldrb	r2, [r7, #3]
 800ee04:	6879      	ldr	r1, [r7, #4]
 800ee06:	4613      	mov	r3, r2
 800ee08:	00db      	lsls	r3, r3, #3
 800ee0a:	1a9b      	subs	r3, r3, r2
 800ee0c:	009b      	lsls	r3, r3, #2
 800ee0e:	440b      	add	r3, r1
 800ee10:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800ee14:	681a      	ldr	r2, [r3, #0]
 800ee16:	78fb      	ldrb	r3, [r7, #3]
 800ee18:	4619      	mov	r1, r3
 800ee1a:	f7fd fa8e 	bl	800c33a <USBD_LL_DataOutStage>
}
 800ee1e:	bf00      	nop
 800ee20:	3708      	adds	r7, #8
 800ee22:	46bd      	mov	sp, r7
 800ee24:	bd80      	pop	{r7, pc}

0800ee26 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee26:	b580      	push	{r7, lr}
 800ee28:	b082      	sub	sp, #8
 800ee2a:	af00      	add	r7, sp, #0
 800ee2c:	6078      	str	r0, [r7, #4]
 800ee2e:	460b      	mov	r3, r1
 800ee30:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800ee38:	78fa      	ldrb	r2, [r7, #3]
 800ee3a:	6879      	ldr	r1, [r7, #4]
 800ee3c:	4613      	mov	r3, r2
 800ee3e:	00db      	lsls	r3, r3, #3
 800ee40:	1a9b      	subs	r3, r3, r2
 800ee42:	009b      	lsls	r3, r3, #2
 800ee44:	440b      	add	r3, r1
 800ee46:	3348      	adds	r3, #72	; 0x48
 800ee48:	681a      	ldr	r2, [r3, #0]
 800ee4a:	78fb      	ldrb	r3, [r7, #3]
 800ee4c:	4619      	mov	r1, r3
 800ee4e:	f7fd fad7 	bl	800c400 <USBD_LL_DataInStage>
}
 800ee52:	bf00      	nop
 800ee54:	3708      	adds	r7, #8
 800ee56:	46bd      	mov	sp, r7
 800ee58:	bd80      	pop	{r7, pc}

0800ee5a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee5a:	b580      	push	{r7, lr}
 800ee5c:	b082      	sub	sp, #8
 800ee5e:	af00      	add	r7, sp, #0
 800ee60:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ee68:	4618      	mov	r0, r3
 800ee6a:	f7fd fbdb 	bl	800c624 <USBD_LL_SOF>
}
 800ee6e:	bf00      	nop
 800ee70:	3708      	adds	r7, #8
 800ee72:	46bd      	mov	sp, r7
 800ee74:	bd80      	pop	{r7, pc}

0800ee76 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee76:	b580      	push	{r7, lr}
 800ee78:	b084      	sub	sp, #16
 800ee7a:	af00      	add	r7, sp, #0
 800ee7c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ee7e:	2301      	movs	r3, #1
 800ee80:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	68db      	ldr	r3, [r3, #12]
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d102      	bne.n	800ee90 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	73fb      	strb	r3, [r7, #15]
 800ee8e:	e008      	b.n	800eea2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	68db      	ldr	r3, [r3, #12]
 800ee94:	2b02      	cmp	r3, #2
 800ee96:	d102      	bne.n	800ee9e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ee98:	2301      	movs	r3, #1
 800ee9a:	73fb      	strb	r3, [r7, #15]
 800ee9c:	e001      	b.n	800eea2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ee9e:	f7f1 ff65 	bl	8000d6c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800eea8:	7bfa      	ldrb	r2, [r7, #15]
 800eeaa:	4611      	mov	r1, r2
 800eeac:	4618      	mov	r0, r3
 800eeae:	f7fd fb7e 	bl	800c5ae <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800eeb8:	4618      	mov	r0, r3
 800eeba:	f7fd fb37 	bl	800c52c <USBD_LL_Reset>
}
 800eebe:	bf00      	nop
 800eec0:	3710      	adds	r7, #16
 800eec2:	46bd      	mov	sp, r7
 800eec4:	bd80      	pop	{r7, pc}
	...

0800eec8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eec8:	b580      	push	{r7, lr}
 800eeca:	b082      	sub	sp, #8
 800eecc:	af00      	add	r7, sp, #0
 800eece:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800eed6:	4618      	mov	r0, r3
 800eed8:	f7fd fb79 	bl	800c5ce <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	687a      	ldr	r2, [r7, #4]
 800eee8:	6812      	ldr	r2, [r2, #0]
 800eeea:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800eeee:	f043 0301 	orr.w	r3, r3, #1
 800eef2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	6a1b      	ldr	r3, [r3, #32]
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d005      	beq.n	800ef08 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800eefc:	4b04      	ldr	r3, [pc, #16]	; (800ef10 <HAL_PCD_SuspendCallback+0x48>)
 800eefe:	691b      	ldr	r3, [r3, #16]
 800ef00:	4a03      	ldr	r2, [pc, #12]	; (800ef10 <HAL_PCD_SuspendCallback+0x48>)
 800ef02:	f043 0306 	orr.w	r3, r3, #6
 800ef06:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ef08:	bf00      	nop
 800ef0a:	3708      	adds	r7, #8
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	bd80      	pop	{r7, pc}
 800ef10:	e000ed00 	.word	0xe000ed00

0800ef14 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b082      	sub	sp, #8
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ef22:	4618      	mov	r0, r3
 800ef24:	f7fd fb68 	bl	800c5f8 <USBD_LL_Resume>
}
 800ef28:	bf00      	nop
 800ef2a:	3708      	adds	r7, #8
 800ef2c:	46bd      	mov	sp, r7
 800ef2e:	bd80      	pop	{r7, pc}

0800ef30 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef30:	b580      	push	{r7, lr}
 800ef32:	b082      	sub	sp, #8
 800ef34:	af00      	add	r7, sp, #0
 800ef36:	6078      	str	r0, [r7, #4]
 800ef38:	460b      	mov	r3, r1
 800ef3a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ef42:	78fa      	ldrb	r2, [r7, #3]
 800ef44:	4611      	mov	r1, r2
 800ef46:	4618      	mov	r0, r3
 800ef48:	f7fd fb93 	bl	800c672 <USBD_LL_IsoOUTIncomplete>
}
 800ef4c:	bf00      	nop
 800ef4e:	3708      	adds	r7, #8
 800ef50:	46bd      	mov	sp, r7
 800ef52:	bd80      	pop	{r7, pc}

0800ef54 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	b082      	sub	sp, #8
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	6078      	str	r0, [r7, #4]
 800ef5c:	460b      	mov	r3, r1
 800ef5e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ef66:	78fa      	ldrb	r2, [r7, #3]
 800ef68:	4611      	mov	r1, r2
 800ef6a:	4618      	mov	r0, r3
 800ef6c:	f7fd fb74 	bl	800c658 <USBD_LL_IsoINIncomplete>
}
 800ef70:	bf00      	nop
 800ef72:	3708      	adds	r7, #8
 800ef74:	46bd      	mov	sp, r7
 800ef76:	bd80      	pop	{r7, pc}

0800ef78 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef78:	b580      	push	{r7, lr}
 800ef7a:	b082      	sub	sp, #8
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ef86:	4618      	mov	r0, r3
 800ef88:	f7fd fb80 	bl	800c68c <USBD_LL_DevConnected>
}
 800ef8c:	bf00      	nop
 800ef8e:	3708      	adds	r7, #8
 800ef90:	46bd      	mov	sp, r7
 800ef92:	bd80      	pop	{r7, pc}

0800ef94 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef94:	b580      	push	{r7, lr}
 800ef96:	b082      	sub	sp, #8
 800ef98:	af00      	add	r7, sp, #0
 800ef9a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800efa2:	4618      	mov	r0, r3
 800efa4:	f7fd fb7d 	bl	800c6a2 <USBD_LL_DevDisconnected>
}
 800efa8:	bf00      	nop
 800efaa:	3708      	adds	r7, #8
 800efac:	46bd      	mov	sp, r7
 800efae:	bd80      	pop	{r7, pc}

0800efb0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800efb0:	b580      	push	{r7, lr}
 800efb2:	b082      	sub	sp, #8
 800efb4:	af00      	add	r7, sp, #0
 800efb6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	781b      	ldrb	r3, [r3, #0]
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d13c      	bne.n	800f03a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800efc0:	4a20      	ldr	r2, [pc, #128]	; (800f044 <USBD_LL_Init+0x94>)
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	4a1e      	ldr	r2, [pc, #120]	; (800f044 <USBD_LL_Init+0x94>)
 800efcc:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800efd0:	4b1c      	ldr	r3, [pc, #112]	; (800f044 <USBD_LL_Init+0x94>)
 800efd2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800efd6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800efd8:	4b1a      	ldr	r3, [pc, #104]	; (800f044 <USBD_LL_Init+0x94>)
 800efda:	2204      	movs	r2, #4
 800efdc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800efde:	4b19      	ldr	r3, [pc, #100]	; (800f044 <USBD_LL_Init+0x94>)
 800efe0:	2202      	movs	r2, #2
 800efe2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800efe4:	4b17      	ldr	r3, [pc, #92]	; (800f044 <USBD_LL_Init+0x94>)
 800efe6:	2200      	movs	r2, #0
 800efe8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800efea:	4b16      	ldr	r3, [pc, #88]	; (800f044 <USBD_LL_Init+0x94>)
 800efec:	2202      	movs	r2, #2
 800efee:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800eff0:	4b14      	ldr	r3, [pc, #80]	; (800f044 <USBD_LL_Init+0x94>)
 800eff2:	2200      	movs	r2, #0
 800eff4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800eff6:	4b13      	ldr	r3, [pc, #76]	; (800f044 <USBD_LL_Init+0x94>)
 800eff8:	2200      	movs	r2, #0
 800effa:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800effc:	4b11      	ldr	r3, [pc, #68]	; (800f044 <USBD_LL_Init+0x94>)
 800effe:	2200      	movs	r2, #0
 800f000:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800f002:	4b10      	ldr	r3, [pc, #64]	; (800f044 <USBD_LL_Init+0x94>)
 800f004:	2200      	movs	r2, #0
 800f006:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f008:	4b0e      	ldr	r3, [pc, #56]	; (800f044 <USBD_LL_Init+0x94>)
 800f00a:	2200      	movs	r2, #0
 800f00c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f00e:	480d      	ldr	r0, [pc, #52]	; (800f044 <USBD_LL_Init+0x94>)
 800f010:	f7f9 fa30 	bl	8008474 <HAL_PCD_Init>
 800f014:	4603      	mov	r3, r0
 800f016:	2b00      	cmp	r3, #0
 800f018:	d001      	beq.n	800f01e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800f01a:	f7f1 fea7 	bl	8000d6c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f01e:	2180      	movs	r1, #128	; 0x80
 800f020:	4808      	ldr	r0, [pc, #32]	; (800f044 <USBD_LL_Init+0x94>)
 800f022:	f7fa fb8e 	bl	8009742 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f026:	2240      	movs	r2, #64	; 0x40
 800f028:	2100      	movs	r1, #0
 800f02a:	4806      	ldr	r0, [pc, #24]	; (800f044 <USBD_LL_Init+0x94>)
 800f02c:	f7fa fb42 	bl	80096b4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f030:	2280      	movs	r2, #128	; 0x80
 800f032:	2101      	movs	r1, #1
 800f034:	4803      	ldr	r0, [pc, #12]	; (800f044 <USBD_LL_Init+0x94>)
 800f036:	f7fa fb3d 	bl	80096b4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800f03a:	2300      	movs	r3, #0
}
 800f03c:	4618      	mov	r0, r3
 800f03e:	3708      	adds	r7, #8
 800f040:	46bd      	mov	sp, r7
 800f042:	bd80      	pop	{r7, pc}
 800f044:	200060a8 	.word	0x200060a8

0800f048 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f048:	b580      	push	{r7, lr}
 800f04a:	b084      	sub	sp, #16
 800f04c:	af00      	add	r7, sp, #0
 800f04e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f050:	2300      	movs	r3, #0
 800f052:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f054:	2300      	movs	r3, #0
 800f056:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f05e:	4618      	mov	r0, r3
 800f060:	f7f9 fb25 	bl	80086ae <HAL_PCD_Start>
 800f064:	4603      	mov	r3, r0
 800f066:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f068:	7bfb      	ldrb	r3, [r7, #15]
 800f06a:	4618      	mov	r0, r3
 800f06c:	f000 f92a 	bl	800f2c4 <USBD_Get_USB_Status>
 800f070:	4603      	mov	r3, r0
 800f072:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f074:	7bbb      	ldrb	r3, [r7, #14]
}
 800f076:	4618      	mov	r0, r3
 800f078:	3710      	adds	r7, #16
 800f07a:	46bd      	mov	sp, r7
 800f07c:	bd80      	pop	{r7, pc}

0800f07e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f07e:	b580      	push	{r7, lr}
 800f080:	b084      	sub	sp, #16
 800f082:	af00      	add	r7, sp, #0
 800f084:	6078      	str	r0, [r7, #4]
 800f086:	4608      	mov	r0, r1
 800f088:	4611      	mov	r1, r2
 800f08a:	461a      	mov	r2, r3
 800f08c:	4603      	mov	r3, r0
 800f08e:	70fb      	strb	r3, [r7, #3]
 800f090:	460b      	mov	r3, r1
 800f092:	70bb      	strb	r3, [r7, #2]
 800f094:	4613      	mov	r3, r2
 800f096:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f098:	2300      	movs	r3, #0
 800f09a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f09c:	2300      	movs	r3, #0
 800f09e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f0a6:	78bb      	ldrb	r3, [r7, #2]
 800f0a8:	883a      	ldrh	r2, [r7, #0]
 800f0aa:	78f9      	ldrb	r1, [r7, #3]
 800f0ac:	f7f9 ff09 	bl	8008ec2 <HAL_PCD_EP_Open>
 800f0b0:	4603      	mov	r3, r0
 800f0b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f0b4:	7bfb      	ldrb	r3, [r7, #15]
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	f000 f904 	bl	800f2c4 <USBD_Get_USB_Status>
 800f0bc:	4603      	mov	r3, r0
 800f0be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f0c0:	7bbb      	ldrb	r3, [r7, #14]
}
 800f0c2:	4618      	mov	r0, r3
 800f0c4:	3710      	adds	r7, #16
 800f0c6:	46bd      	mov	sp, r7
 800f0c8:	bd80      	pop	{r7, pc}

0800f0ca <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f0ca:	b580      	push	{r7, lr}
 800f0cc:	b084      	sub	sp, #16
 800f0ce:	af00      	add	r7, sp, #0
 800f0d0:	6078      	str	r0, [r7, #4]
 800f0d2:	460b      	mov	r3, r1
 800f0d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f0d6:	2300      	movs	r3, #0
 800f0d8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f0da:	2300      	movs	r3, #0
 800f0dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f0e4:	78fa      	ldrb	r2, [r7, #3]
 800f0e6:	4611      	mov	r1, r2
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	f7f9 ff52 	bl	8008f92 <HAL_PCD_EP_Close>
 800f0ee:	4603      	mov	r3, r0
 800f0f0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f0f2:	7bfb      	ldrb	r3, [r7, #15]
 800f0f4:	4618      	mov	r0, r3
 800f0f6:	f000 f8e5 	bl	800f2c4 <USBD_Get_USB_Status>
 800f0fa:	4603      	mov	r3, r0
 800f0fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f0fe:	7bbb      	ldrb	r3, [r7, #14]
}
 800f100:	4618      	mov	r0, r3
 800f102:	3710      	adds	r7, #16
 800f104:	46bd      	mov	sp, r7
 800f106:	bd80      	pop	{r7, pc}

0800f108 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f108:	b580      	push	{r7, lr}
 800f10a:	b084      	sub	sp, #16
 800f10c:	af00      	add	r7, sp, #0
 800f10e:	6078      	str	r0, [r7, #4]
 800f110:	460b      	mov	r3, r1
 800f112:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f114:	2300      	movs	r3, #0
 800f116:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f118:	2300      	movs	r3, #0
 800f11a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f122:	78fa      	ldrb	r2, [r7, #3]
 800f124:	4611      	mov	r1, r2
 800f126:	4618      	mov	r0, r3
 800f128:	f7fa f82a 	bl	8009180 <HAL_PCD_EP_SetStall>
 800f12c:	4603      	mov	r3, r0
 800f12e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f130:	7bfb      	ldrb	r3, [r7, #15]
 800f132:	4618      	mov	r0, r3
 800f134:	f000 f8c6 	bl	800f2c4 <USBD_Get_USB_Status>
 800f138:	4603      	mov	r3, r0
 800f13a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f13c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f13e:	4618      	mov	r0, r3
 800f140:	3710      	adds	r7, #16
 800f142:	46bd      	mov	sp, r7
 800f144:	bd80      	pop	{r7, pc}

0800f146 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f146:	b580      	push	{r7, lr}
 800f148:	b084      	sub	sp, #16
 800f14a:	af00      	add	r7, sp, #0
 800f14c:	6078      	str	r0, [r7, #4]
 800f14e:	460b      	mov	r3, r1
 800f150:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f152:	2300      	movs	r3, #0
 800f154:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f156:	2300      	movs	r3, #0
 800f158:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f160:	78fa      	ldrb	r2, [r7, #3]
 800f162:	4611      	mov	r1, r2
 800f164:	4618      	mov	r0, r3
 800f166:	f7fa f86f 	bl	8009248 <HAL_PCD_EP_ClrStall>
 800f16a:	4603      	mov	r3, r0
 800f16c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f16e:	7bfb      	ldrb	r3, [r7, #15]
 800f170:	4618      	mov	r0, r3
 800f172:	f000 f8a7 	bl	800f2c4 <USBD_Get_USB_Status>
 800f176:	4603      	mov	r3, r0
 800f178:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f17a:	7bbb      	ldrb	r3, [r7, #14]
}
 800f17c:	4618      	mov	r0, r3
 800f17e:	3710      	adds	r7, #16
 800f180:	46bd      	mov	sp, r7
 800f182:	bd80      	pop	{r7, pc}

0800f184 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f184:	b480      	push	{r7}
 800f186:	b085      	sub	sp, #20
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
 800f18c:	460b      	mov	r3, r1
 800f18e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f196:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f198:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	da0b      	bge.n	800f1b8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f1a0:	78fb      	ldrb	r3, [r7, #3]
 800f1a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f1a6:	68f9      	ldr	r1, [r7, #12]
 800f1a8:	4613      	mov	r3, r2
 800f1aa:	00db      	lsls	r3, r3, #3
 800f1ac:	1a9b      	subs	r3, r3, r2
 800f1ae:	009b      	lsls	r3, r3, #2
 800f1b0:	440b      	add	r3, r1
 800f1b2:	333e      	adds	r3, #62	; 0x3e
 800f1b4:	781b      	ldrb	r3, [r3, #0]
 800f1b6:	e00b      	b.n	800f1d0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f1b8:	78fb      	ldrb	r3, [r7, #3]
 800f1ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f1be:	68f9      	ldr	r1, [r7, #12]
 800f1c0:	4613      	mov	r3, r2
 800f1c2:	00db      	lsls	r3, r3, #3
 800f1c4:	1a9b      	subs	r3, r3, r2
 800f1c6:	009b      	lsls	r3, r3, #2
 800f1c8:	440b      	add	r3, r1
 800f1ca:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f1ce:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f1d0:	4618      	mov	r0, r3
 800f1d2:	3714      	adds	r7, #20
 800f1d4:	46bd      	mov	sp, r7
 800f1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1da:	4770      	bx	lr

0800f1dc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f1dc:	b580      	push	{r7, lr}
 800f1de:	b084      	sub	sp, #16
 800f1e0:	af00      	add	r7, sp, #0
 800f1e2:	6078      	str	r0, [r7, #4]
 800f1e4:	460b      	mov	r3, r1
 800f1e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f1ec:	2300      	movs	r3, #0
 800f1ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f1f6:	78fa      	ldrb	r2, [r7, #3]
 800f1f8:	4611      	mov	r1, r2
 800f1fa:	4618      	mov	r0, r3
 800f1fc:	f7f9 fe3c 	bl	8008e78 <HAL_PCD_SetAddress>
 800f200:	4603      	mov	r3, r0
 800f202:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f204:	7bfb      	ldrb	r3, [r7, #15]
 800f206:	4618      	mov	r0, r3
 800f208:	f000 f85c 	bl	800f2c4 <USBD_Get_USB_Status>
 800f20c:	4603      	mov	r3, r0
 800f20e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f210:	7bbb      	ldrb	r3, [r7, #14]
}
 800f212:	4618      	mov	r0, r3
 800f214:	3710      	adds	r7, #16
 800f216:	46bd      	mov	sp, r7
 800f218:	bd80      	pop	{r7, pc}

0800f21a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f21a:	b580      	push	{r7, lr}
 800f21c:	b086      	sub	sp, #24
 800f21e:	af00      	add	r7, sp, #0
 800f220:	60f8      	str	r0, [r7, #12]
 800f222:	607a      	str	r2, [r7, #4]
 800f224:	603b      	str	r3, [r7, #0]
 800f226:	460b      	mov	r3, r1
 800f228:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f22a:	2300      	movs	r3, #0
 800f22c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f22e:	2300      	movs	r3, #0
 800f230:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f238:	7af9      	ldrb	r1, [r7, #11]
 800f23a:	683b      	ldr	r3, [r7, #0]
 800f23c:	687a      	ldr	r2, [r7, #4]
 800f23e:	f7f9 ff55 	bl	80090ec <HAL_PCD_EP_Transmit>
 800f242:	4603      	mov	r3, r0
 800f244:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f246:	7dfb      	ldrb	r3, [r7, #23]
 800f248:	4618      	mov	r0, r3
 800f24a:	f000 f83b 	bl	800f2c4 <USBD_Get_USB_Status>
 800f24e:	4603      	mov	r3, r0
 800f250:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f252:	7dbb      	ldrb	r3, [r7, #22]
}
 800f254:	4618      	mov	r0, r3
 800f256:	3718      	adds	r7, #24
 800f258:	46bd      	mov	sp, r7
 800f25a:	bd80      	pop	{r7, pc}

0800f25c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f25c:	b580      	push	{r7, lr}
 800f25e:	b086      	sub	sp, #24
 800f260:	af00      	add	r7, sp, #0
 800f262:	60f8      	str	r0, [r7, #12]
 800f264:	607a      	str	r2, [r7, #4]
 800f266:	603b      	str	r3, [r7, #0]
 800f268:	460b      	mov	r3, r1
 800f26a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f26c:	2300      	movs	r3, #0
 800f26e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f270:	2300      	movs	r3, #0
 800f272:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f27a:	7af9      	ldrb	r1, [r7, #11]
 800f27c:	683b      	ldr	r3, [r7, #0]
 800f27e:	687a      	ldr	r2, [r7, #4]
 800f280:	f7f9 fed1 	bl	8009026 <HAL_PCD_EP_Receive>
 800f284:	4603      	mov	r3, r0
 800f286:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f288:	7dfb      	ldrb	r3, [r7, #23]
 800f28a:	4618      	mov	r0, r3
 800f28c:	f000 f81a 	bl	800f2c4 <USBD_Get_USB_Status>
 800f290:	4603      	mov	r3, r0
 800f292:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f294:	7dbb      	ldrb	r3, [r7, #22]
}
 800f296:	4618      	mov	r0, r3
 800f298:	3718      	adds	r7, #24
 800f29a:	46bd      	mov	sp, r7
 800f29c:	bd80      	pop	{r7, pc}

0800f29e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f29e:	b580      	push	{r7, lr}
 800f2a0:	b082      	sub	sp, #8
 800f2a2:	af00      	add	r7, sp, #0
 800f2a4:	6078      	str	r0, [r7, #4]
 800f2a6:	460b      	mov	r3, r1
 800f2a8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f2b0:	78fa      	ldrb	r2, [r7, #3]
 800f2b2:	4611      	mov	r1, r2
 800f2b4:	4618      	mov	r0, r3
 800f2b6:	f7f9 ff01 	bl	80090bc <HAL_PCD_EP_GetRxCount>
 800f2ba:	4603      	mov	r3, r0
}
 800f2bc:	4618      	mov	r0, r3
 800f2be:	3708      	adds	r7, #8
 800f2c0:	46bd      	mov	sp, r7
 800f2c2:	bd80      	pop	{r7, pc}

0800f2c4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f2c4:	b480      	push	{r7}
 800f2c6:	b085      	sub	sp, #20
 800f2c8:	af00      	add	r7, sp, #0
 800f2ca:	4603      	mov	r3, r0
 800f2cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f2d2:	79fb      	ldrb	r3, [r7, #7]
 800f2d4:	2b03      	cmp	r3, #3
 800f2d6:	d817      	bhi.n	800f308 <USBD_Get_USB_Status+0x44>
 800f2d8:	a201      	add	r2, pc, #4	; (adr r2, 800f2e0 <USBD_Get_USB_Status+0x1c>)
 800f2da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2de:	bf00      	nop
 800f2e0:	0800f2f1 	.word	0x0800f2f1
 800f2e4:	0800f2f7 	.word	0x0800f2f7
 800f2e8:	0800f2fd 	.word	0x0800f2fd
 800f2ec:	0800f303 	.word	0x0800f303
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f2f0:	2300      	movs	r3, #0
 800f2f2:	73fb      	strb	r3, [r7, #15]
    break;
 800f2f4:	e00b      	b.n	800f30e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f2f6:	2303      	movs	r3, #3
 800f2f8:	73fb      	strb	r3, [r7, #15]
    break;
 800f2fa:	e008      	b.n	800f30e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f2fc:	2301      	movs	r3, #1
 800f2fe:	73fb      	strb	r3, [r7, #15]
    break;
 800f300:	e005      	b.n	800f30e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f302:	2303      	movs	r3, #3
 800f304:	73fb      	strb	r3, [r7, #15]
    break;
 800f306:	e002      	b.n	800f30e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f308:	2303      	movs	r3, #3
 800f30a:	73fb      	strb	r3, [r7, #15]
    break;
 800f30c:	bf00      	nop
  }
  return usb_status;
 800f30e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f310:	4618      	mov	r0, r3
 800f312:	3714      	adds	r7, #20
 800f314:	46bd      	mov	sp, r7
 800f316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f31a:	4770      	bx	lr

0800f31c <__cxa_pure_virtual>:
 800f31c:	b508      	push	{r3, lr}
 800f31e:	f000 f80d 	bl	800f33c <_ZSt9terminatev>

0800f322 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800f322:	b508      	push	{r3, lr}
 800f324:	4780      	blx	r0
 800f326:	f000 f80e 	bl	800f346 <abort>
	...

0800f32c <_ZSt13get_terminatev>:
 800f32c:	4b02      	ldr	r3, [pc, #8]	; (800f338 <_ZSt13get_terminatev+0xc>)
 800f32e:	6818      	ldr	r0, [r3, #0]
 800f330:	f3bf 8f5b 	dmb	ish
 800f334:	4770      	bx	lr
 800f336:	bf00      	nop
 800f338:	2000018c 	.word	0x2000018c

0800f33c <_ZSt9terminatev>:
 800f33c:	b508      	push	{r3, lr}
 800f33e:	f7ff fff5 	bl	800f32c <_ZSt13get_terminatev>
 800f342:	f7ff ffee 	bl	800f322 <_ZN10__cxxabiv111__terminateEPFvvE>

0800f346 <abort>:
 800f346:	b508      	push	{r3, lr}
 800f348:	2006      	movs	r0, #6
 800f34a:	f000 f939 	bl	800f5c0 <raise>
 800f34e:	2001      	movs	r0, #1
 800f350:	f7f2 fb86 	bl	8001a60 <_exit>

0800f354 <__errno>:
 800f354:	4b01      	ldr	r3, [pc, #4]	; (800f35c <__errno+0x8>)
 800f356:	6818      	ldr	r0, [r3, #0]
 800f358:	4770      	bx	lr
 800f35a:	bf00      	nop
 800f35c:	20000190 	.word	0x20000190

0800f360 <__libc_init_array>:
 800f360:	b570      	push	{r4, r5, r6, lr}
 800f362:	4e0d      	ldr	r6, [pc, #52]	; (800f398 <__libc_init_array+0x38>)
 800f364:	4c0d      	ldr	r4, [pc, #52]	; (800f39c <__libc_init_array+0x3c>)
 800f366:	1ba4      	subs	r4, r4, r6
 800f368:	10a4      	asrs	r4, r4, #2
 800f36a:	2500      	movs	r5, #0
 800f36c:	42a5      	cmp	r5, r4
 800f36e:	d109      	bne.n	800f384 <__libc_init_array+0x24>
 800f370:	4e0b      	ldr	r6, [pc, #44]	; (800f3a0 <__libc_init_array+0x40>)
 800f372:	4c0c      	ldr	r4, [pc, #48]	; (800f3a4 <__libc_init_array+0x44>)
 800f374:	f000 f970 	bl	800f658 <_init>
 800f378:	1ba4      	subs	r4, r4, r6
 800f37a:	10a4      	asrs	r4, r4, #2
 800f37c:	2500      	movs	r5, #0
 800f37e:	42a5      	cmp	r5, r4
 800f380:	d105      	bne.n	800f38e <__libc_init_array+0x2e>
 800f382:	bd70      	pop	{r4, r5, r6, pc}
 800f384:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f388:	4798      	blx	r3
 800f38a:	3501      	adds	r5, #1
 800f38c:	e7ee      	b.n	800f36c <__libc_init_array+0xc>
 800f38e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f392:	4798      	blx	r3
 800f394:	3501      	adds	r5, #1
 800f396:	e7f2      	b.n	800f37e <__libc_init_array+0x1e>
 800f398:	0800fc4c 	.word	0x0800fc4c
 800f39c:	0800fc4c 	.word	0x0800fc4c
 800f3a0:	0800fc4c 	.word	0x0800fc4c
 800f3a4:	0800fc54 	.word	0x0800fc54

0800f3a8 <malloc>:
 800f3a8:	4b02      	ldr	r3, [pc, #8]	; (800f3b4 <malloc+0xc>)
 800f3aa:	4601      	mov	r1, r0
 800f3ac:	6818      	ldr	r0, [r3, #0]
 800f3ae:	f000 b86d 	b.w	800f48c <_malloc_r>
 800f3b2:	bf00      	nop
 800f3b4:	20000190 	.word	0x20000190

0800f3b8 <free>:
 800f3b8:	4b02      	ldr	r3, [pc, #8]	; (800f3c4 <free+0xc>)
 800f3ba:	4601      	mov	r1, r0
 800f3bc:	6818      	ldr	r0, [r3, #0]
 800f3be:	f000 b817 	b.w	800f3f0 <_free_r>
 800f3c2:	bf00      	nop
 800f3c4:	20000190 	.word	0x20000190

0800f3c8 <memcpy>:
 800f3c8:	b510      	push	{r4, lr}
 800f3ca:	1e43      	subs	r3, r0, #1
 800f3cc:	440a      	add	r2, r1
 800f3ce:	4291      	cmp	r1, r2
 800f3d0:	d100      	bne.n	800f3d4 <memcpy+0xc>
 800f3d2:	bd10      	pop	{r4, pc}
 800f3d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f3d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f3dc:	e7f7      	b.n	800f3ce <memcpy+0x6>

0800f3de <memset>:
 800f3de:	4402      	add	r2, r0
 800f3e0:	4603      	mov	r3, r0
 800f3e2:	4293      	cmp	r3, r2
 800f3e4:	d100      	bne.n	800f3e8 <memset+0xa>
 800f3e6:	4770      	bx	lr
 800f3e8:	f803 1b01 	strb.w	r1, [r3], #1
 800f3ec:	e7f9      	b.n	800f3e2 <memset+0x4>
	...

0800f3f0 <_free_r>:
 800f3f0:	b538      	push	{r3, r4, r5, lr}
 800f3f2:	4605      	mov	r5, r0
 800f3f4:	2900      	cmp	r1, #0
 800f3f6:	d045      	beq.n	800f484 <_free_r+0x94>
 800f3f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f3fc:	1f0c      	subs	r4, r1, #4
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	bfb8      	it	lt
 800f402:	18e4      	addlt	r4, r4, r3
 800f404:	f000 f8f8 	bl	800f5f8 <__malloc_lock>
 800f408:	4a1f      	ldr	r2, [pc, #124]	; (800f488 <_free_r+0x98>)
 800f40a:	6813      	ldr	r3, [r2, #0]
 800f40c:	4610      	mov	r0, r2
 800f40e:	b933      	cbnz	r3, 800f41e <_free_r+0x2e>
 800f410:	6063      	str	r3, [r4, #4]
 800f412:	6014      	str	r4, [r2, #0]
 800f414:	4628      	mov	r0, r5
 800f416:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f41a:	f000 b8ee 	b.w	800f5fa <__malloc_unlock>
 800f41e:	42a3      	cmp	r3, r4
 800f420:	d90c      	bls.n	800f43c <_free_r+0x4c>
 800f422:	6821      	ldr	r1, [r4, #0]
 800f424:	1862      	adds	r2, r4, r1
 800f426:	4293      	cmp	r3, r2
 800f428:	bf04      	itt	eq
 800f42a:	681a      	ldreq	r2, [r3, #0]
 800f42c:	685b      	ldreq	r3, [r3, #4]
 800f42e:	6063      	str	r3, [r4, #4]
 800f430:	bf04      	itt	eq
 800f432:	1852      	addeq	r2, r2, r1
 800f434:	6022      	streq	r2, [r4, #0]
 800f436:	6004      	str	r4, [r0, #0]
 800f438:	e7ec      	b.n	800f414 <_free_r+0x24>
 800f43a:	4613      	mov	r3, r2
 800f43c:	685a      	ldr	r2, [r3, #4]
 800f43e:	b10a      	cbz	r2, 800f444 <_free_r+0x54>
 800f440:	42a2      	cmp	r2, r4
 800f442:	d9fa      	bls.n	800f43a <_free_r+0x4a>
 800f444:	6819      	ldr	r1, [r3, #0]
 800f446:	1858      	adds	r0, r3, r1
 800f448:	42a0      	cmp	r0, r4
 800f44a:	d10b      	bne.n	800f464 <_free_r+0x74>
 800f44c:	6820      	ldr	r0, [r4, #0]
 800f44e:	4401      	add	r1, r0
 800f450:	1858      	adds	r0, r3, r1
 800f452:	4282      	cmp	r2, r0
 800f454:	6019      	str	r1, [r3, #0]
 800f456:	d1dd      	bne.n	800f414 <_free_r+0x24>
 800f458:	6810      	ldr	r0, [r2, #0]
 800f45a:	6852      	ldr	r2, [r2, #4]
 800f45c:	605a      	str	r2, [r3, #4]
 800f45e:	4401      	add	r1, r0
 800f460:	6019      	str	r1, [r3, #0]
 800f462:	e7d7      	b.n	800f414 <_free_r+0x24>
 800f464:	d902      	bls.n	800f46c <_free_r+0x7c>
 800f466:	230c      	movs	r3, #12
 800f468:	602b      	str	r3, [r5, #0]
 800f46a:	e7d3      	b.n	800f414 <_free_r+0x24>
 800f46c:	6820      	ldr	r0, [r4, #0]
 800f46e:	1821      	adds	r1, r4, r0
 800f470:	428a      	cmp	r2, r1
 800f472:	bf04      	itt	eq
 800f474:	6811      	ldreq	r1, [r2, #0]
 800f476:	6852      	ldreq	r2, [r2, #4]
 800f478:	6062      	str	r2, [r4, #4]
 800f47a:	bf04      	itt	eq
 800f47c:	1809      	addeq	r1, r1, r0
 800f47e:	6021      	streq	r1, [r4, #0]
 800f480:	605c      	str	r4, [r3, #4]
 800f482:	e7c7      	b.n	800f414 <_free_r+0x24>
 800f484:	bd38      	pop	{r3, r4, r5, pc}
 800f486:	bf00      	nop
 800f488:	200049e4 	.word	0x200049e4

0800f48c <_malloc_r>:
 800f48c:	b570      	push	{r4, r5, r6, lr}
 800f48e:	1ccd      	adds	r5, r1, #3
 800f490:	f025 0503 	bic.w	r5, r5, #3
 800f494:	3508      	adds	r5, #8
 800f496:	2d0c      	cmp	r5, #12
 800f498:	bf38      	it	cc
 800f49a:	250c      	movcc	r5, #12
 800f49c:	2d00      	cmp	r5, #0
 800f49e:	4606      	mov	r6, r0
 800f4a0:	db01      	blt.n	800f4a6 <_malloc_r+0x1a>
 800f4a2:	42a9      	cmp	r1, r5
 800f4a4:	d903      	bls.n	800f4ae <_malloc_r+0x22>
 800f4a6:	230c      	movs	r3, #12
 800f4a8:	6033      	str	r3, [r6, #0]
 800f4aa:	2000      	movs	r0, #0
 800f4ac:	bd70      	pop	{r4, r5, r6, pc}
 800f4ae:	f000 f8a3 	bl	800f5f8 <__malloc_lock>
 800f4b2:	4a21      	ldr	r2, [pc, #132]	; (800f538 <_malloc_r+0xac>)
 800f4b4:	6814      	ldr	r4, [r2, #0]
 800f4b6:	4621      	mov	r1, r4
 800f4b8:	b991      	cbnz	r1, 800f4e0 <_malloc_r+0x54>
 800f4ba:	4c20      	ldr	r4, [pc, #128]	; (800f53c <_malloc_r+0xb0>)
 800f4bc:	6823      	ldr	r3, [r4, #0]
 800f4be:	b91b      	cbnz	r3, 800f4c8 <_malloc_r+0x3c>
 800f4c0:	4630      	mov	r0, r6
 800f4c2:	f000 f845 	bl	800f550 <_sbrk_r>
 800f4c6:	6020      	str	r0, [r4, #0]
 800f4c8:	4629      	mov	r1, r5
 800f4ca:	4630      	mov	r0, r6
 800f4cc:	f000 f840 	bl	800f550 <_sbrk_r>
 800f4d0:	1c43      	adds	r3, r0, #1
 800f4d2:	d124      	bne.n	800f51e <_malloc_r+0x92>
 800f4d4:	230c      	movs	r3, #12
 800f4d6:	6033      	str	r3, [r6, #0]
 800f4d8:	4630      	mov	r0, r6
 800f4da:	f000 f88e 	bl	800f5fa <__malloc_unlock>
 800f4de:	e7e4      	b.n	800f4aa <_malloc_r+0x1e>
 800f4e0:	680b      	ldr	r3, [r1, #0]
 800f4e2:	1b5b      	subs	r3, r3, r5
 800f4e4:	d418      	bmi.n	800f518 <_malloc_r+0x8c>
 800f4e6:	2b0b      	cmp	r3, #11
 800f4e8:	d90f      	bls.n	800f50a <_malloc_r+0x7e>
 800f4ea:	600b      	str	r3, [r1, #0]
 800f4ec:	50cd      	str	r5, [r1, r3]
 800f4ee:	18cc      	adds	r4, r1, r3
 800f4f0:	4630      	mov	r0, r6
 800f4f2:	f000 f882 	bl	800f5fa <__malloc_unlock>
 800f4f6:	f104 000b 	add.w	r0, r4, #11
 800f4fa:	1d23      	adds	r3, r4, #4
 800f4fc:	f020 0007 	bic.w	r0, r0, #7
 800f500:	1ac3      	subs	r3, r0, r3
 800f502:	d0d3      	beq.n	800f4ac <_malloc_r+0x20>
 800f504:	425a      	negs	r2, r3
 800f506:	50e2      	str	r2, [r4, r3]
 800f508:	e7d0      	b.n	800f4ac <_malloc_r+0x20>
 800f50a:	428c      	cmp	r4, r1
 800f50c:	684b      	ldr	r3, [r1, #4]
 800f50e:	bf16      	itet	ne
 800f510:	6063      	strne	r3, [r4, #4]
 800f512:	6013      	streq	r3, [r2, #0]
 800f514:	460c      	movne	r4, r1
 800f516:	e7eb      	b.n	800f4f0 <_malloc_r+0x64>
 800f518:	460c      	mov	r4, r1
 800f51a:	6849      	ldr	r1, [r1, #4]
 800f51c:	e7cc      	b.n	800f4b8 <_malloc_r+0x2c>
 800f51e:	1cc4      	adds	r4, r0, #3
 800f520:	f024 0403 	bic.w	r4, r4, #3
 800f524:	42a0      	cmp	r0, r4
 800f526:	d005      	beq.n	800f534 <_malloc_r+0xa8>
 800f528:	1a21      	subs	r1, r4, r0
 800f52a:	4630      	mov	r0, r6
 800f52c:	f000 f810 	bl	800f550 <_sbrk_r>
 800f530:	3001      	adds	r0, #1
 800f532:	d0cf      	beq.n	800f4d4 <_malloc_r+0x48>
 800f534:	6025      	str	r5, [r4, #0]
 800f536:	e7db      	b.n	800f4f0 <_malloc_r+0x64>
 800f538:	200049e4 	.word	0x200049e4
 800f53c:	200049e8 	.word	0x200049e8

0800f540 <realloc>:
 800f540:	4b02      	ldr	r3, [pc, #8]	; (800f54c <realloc+0xc>)
 800f542:	460a      	mov	r2, r1
 800f544:	4601      	mov	r1, r0
 800f546:	6818      	ldr	r0, [r3, #0]
 800f548:	f000 b858 	b.w	800f5fc <_realloc_r>
 800f54c:	20000190 	.word	0x20000190

0800f550 <_sbrk_r>:
 800f550:	b538      	push	{r3, r4, r5, lr}
 800f552:	4c06      	ldr	r4, [pc, #24]	; (800f56c <_sbrk_r+0x1c>)
 800f554:	2300      	movs	r3, #0
 800f556:	4605      	mov	r5, r0
 800f558:	4608      	mov	r0, r1
 800f55a:	6023      	str	r3, [r4, #0]
 800f55c:	f7f2 fa8a 	bl	8001a74 <_sbrk>
 800f560:	1c43      	adds	r3, r0, #1
 800f562:	d102      	bne.n	800f56a <_sbrk_r+0x1a>
 800f564:	6823      	ldr	r3, [r4, #0]
 800f566:	b103      	cbz	r3, 800f56a <_sbrk_r+0x1a>
 800f568:	602b      	str	r3, [r5, #0]
 800f56a:	bd38      	pop	{r3, r4, r5, pc}
 800f56c:	200064b0 	.word	0x200064b0

0800f570 <_raise_r>:
 800f570:	291f      	cmp	r1, #31
 800f572:	b538      	push	{r3, r4, r5, lr}
 800f574:	4604      	mov	r4, r0
 800f576:	460d      	mov	r5, r1
 800f578:	d904      	bls.n	800f584 <_raise_r+0x14>
 800f57a:	2316      	movs	r3, #22
 800f57c:	6003      	str	r3, [r0, #0]
 800f57e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f582:	bd38      	pop	{r3, r4, r5, pc}
 800f584:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f586:	b112      	cbz	r2, 800f58e <_raise_r+0x1e>
 800f588:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f58c:	b94b      	cbnz	r3, 800f5a2 <_raise_r+0x32>
 800f58e:	4620      	mov	r0, r4
 800f590:	f000 f830 	bl	800f5f4 <_getpid_r>
 800f594:	462a      	mov	r2, r5
 800f596:	4601      	mov	r1, r0
 800f598:	4620      	mov	r0, r4
 800f59a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f59e:	f000 b817 	b.w	800f5d0 <_kill_r>
 800f5a2:	2b01      	cmp	r3, #1
 800f5a4:	d00a      	beq.n	800f5bc <_raise_r+0x4c>
 800f5a6:	1c59      	adds	r1, r3, #1
 800f5a8:	d103      	bne.n	800f5b2 <_raise_r+0x42>
 800f5aa:	2316      	movs	r3, #22
 800f5ac:	6003      	str	r3, [r0, #0]
 800f5ae:	2001      	movs	r0, #1
 800f5b0:	e7e7      	b.n	800f582 <_raise_r+0x12>
 800f5b2:	2400      	movs	r4, #0
 800f5b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f5b8:	4628      	mov	r0, r5
 800f5ba:	4798      	blx	r3
 800f5bc:	2000      	movs	r0, #0
 800f5be:	e7e0      	b.n	800f582 <_raise_r+0x12>

0800f5c0 <raise>:
 800f5c0:	4b02      	ldr	r3, [pc, #8]	; (800f5cc <raise+0xc>)
 800f5c2:	4601      	mov	r1, r0
 800f5c4:	6818      	ldr	r0, [r3, #0]
 800f5c6:	f7ff bfd3 	b.w	800f570 <_raise_r>
 800f5ca:	bf00      	nop
 800f5cc:	20000190 	.word	0x20000190

0800f5d0 <_kill_r>:
 800f5d0:	b538      	push	{r3, r4, r5, lr}
 800f5d2:	4c07      	ldr	r4, [pc, #28]	; (800f5f0 <_kill_r+0x20>)
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	4605      	mov	r5, r0
 800f5d8:	4608      	mov	r0, r1
 800f5da:	4611      	mov	r1, r2
 800f5dc:	6023      	str	r3, [r4, #0]
 800f5de:	f7f2 fa2f 	bl	8001a40 <_kill>
 800f5e2:	1c43      	adds	r3, r0, #1
 800f5e4:	d102      	bne.n	800f5ec <_kill_r+0x1c>
 800f5e6:	6823      	ldr	r3, [r4, #0]
 800f5e8:	b103      	cbz	r3, 800f5ec <_kill_r+0x1c>
 800f5ea:	602b      	str	r3, [r5, #0]
 800f5ec:	bd38      	pop	{r3, r4, r5, pc}
 800f5ee:	bf00      	nop
 800f5f0:	200064b0 	.word	0x200064b0

0800f5f4 <_getpid_r>:
 800f5f4:	f7f2 ba1c 	b.w	8001a30 <_getpid>

0800f5f8 <__malloc_lock>:
 800f5f8:	4770      	bx	lr

0800f5fa <__malloc_unlock>:
 800f5fa:	4770      	bx	lr

0800f5fc <_realloc_r>:
 800f5fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5fe:	4607      	mov	r7, r0
 800f600:	4614      	mov	r4, r2
 800f602:	460e      	mov	r6, r1
 800f604:	b921      	cbnz	r1, 800f610 <_realloc_r+0x14>
 800f606:	4611      	mov	r1, r2
 800f608:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f60c:	f7ff bf3e 	b.w	800f48c <_malloc_r>
 800f610:	b922      	cbnz	r2, 800f61c <_realloc_r+0x20>
 800f612:	f7ff feed 	bl	800f3f0 <_free_r>
 800f616:	4625      	mov	r5, r4
 800f618:	4628      	mov	r0, r5
 800f61a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f61c:	f000 f814 	bl	800f648 <_malloc_usable_size_r>
 800f620:	42a0      	cmp	r0, r4
 800f622:	d20f      	bcs.n	800f644 <_realloc_r+0x48>
 800f624:	4621      	mov	r1, r4
 800f626:	4638      	mov	r0, r7
 800f628:	f7ff ff30 	bl	800f48c <_malloc_r>
 800f62c:	4605      	mov	r5, r0
 800f62e:	2800      	cmp	r0, #0
 800f630:	d0f2      	beq.n	800f618 <_realloc_r+0x1c>
 800f632:	4631      	mov	r1, r6
 800f634:	4622      	mov	r2, r4
 800f636:	f7ff fec7 	bl	800f3c8 <memcpy>
 800f63a:	4631      	mov	r1, r6
 800f63c:	4638      	mov	r0, r7
 800f63e:	f7ff fed7 	bl	800f3f0 <_free_r>
 800f642:	e7e9      	b.n	800f618 <_realloc_r+0x1c>
 800f644:	4635      	mov	r5, r6
 800f646:	e7e7      	b.n	800f618 <_realloc_r+0x1c>

0800f648 <_malloc_usable_size_r>:
 800f648:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f64c:	1f18      	subs	r0, r3, #4
 800f64e:	2b00      	cmp	r3, #0
 800f650:	bfbc      	itt	lt
 800f652:	580b      	ldrlt	r3, [r1, r0]
 800f654:	18c0      	addlt	r0, r0, r3
 800f656:	4770      	bx	lr

0800f658 <_init>:
 800f658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f65a:	bf00      	nop
 800f65c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f65e:	bc08      	pop	{r3}
 800f660:	469e      	mov	lr, r3
 800f662:	4770      	bx	lr

0800f664 <_fini>:
 800f664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f666:	bf00      	nop
 800f668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f66a:	bc08      	pop	{r3}
 800f66c:	469e      	mov	lr, r3
 800f66e:	4770      	bx	lr
