#ifndef OPCODE_H
#define OPCODE_H

// Resources used:
// 	https://pastraiser.com/cpu/i8080/i8080_opcodes.html
//	http://www.emulator101.com/disassembler-pt-2.html

struct opcode {
	int size;
	char* name;
};

struct opcode opcodes[256] = {
	{1,"NOP"},
	{3,"LXI,"},
	{1,"STAX B"},
	{1,"INX B"},
	{1,"INR B"},
	{1,"DCR B"},
	{2,"MVI B,"},
	{1,"RLC"},
	{1, "*NOP"},
	{1,"DAD B"},
	{1,"LDAX B"},
	{1,"DCX B"},
	{1,"INR C"},
	{1,"DCR C"},
	{2,"MVI C,"},
	{1,"RRC"},

	{1,"*NOP"},
	{3,"LXI D,"},
	{1,"STAX D,"},
	{1,"INX D"},
	{1,"INR D"},
	{1,"DCR D"},
	{2,"MVI D,"},
	{1,"RAL"},
	{1,"*NOP"},
	{1,"DAD D"},
	{1,"LDAX D"},
	{1,"DCX D"},
	{1,"INR E"},
	{1,"DCR E"},
	{2,"MVI E,"},
	{1,"RAR"},

	{1,"*NOP"},
	{3,"LXI H,"},
	{3,"SHLD "},
	{1,"INX H"},
	{1,"INR H"},
	{1,"DCR H"},
	{2,"MVI H,"},
	{1,"DAA"},
	{1,"*NOP"},
	{1,"DAD H"},
	{3,"LHLD "},
	{1,"DCX H"},
	{1,"INR L"},
	{1,"DCR L"},
	{2,"MVI L,"},
	{1,"CMA"},

	{1,"*NOP"},
	{3,"LXI SP,"},
	{3,"STA "},
	{1,"INX SP"},
	{1,"INR M"},
	{1,"DCR M"},
	{2,"MVI M,"},
	{1,"STC"},
	{1,"*NOP"},
	{1,"DAD SP"},
	{3,"LDA "},
	{1,"DCX SP"},
	{1,"INR A"},
	{1,"DCR A"},
	{2,"MVI A,"},
	{1,"CMC"},
	
	// Moves
	
	{1,"MOV B,B"},
	{1,"MOV B,C"},
	{1,"MOV B,D"},
	{1,"MOV B,E"},
	{1,"MOV B,H"},
	{1,"MOV B,L"},
	{1,"MOV B,M"},
	{1,"MOV B,A"},
	
	{1,"MOV C,B"},
	{1,"MOV C,C"},
	{1,"MOV C,D"},
	{1,"MOV C,E"},
	{1,"MOV C,H"},
	{1,"MOV C,L"},
	{1,"MOV C,M"},
	{1,"MOV C,A"},
	
	{1,"MOV D,B"},
	{1,"MOV D,C"},
	{1,"MOV D,D"},
	{1,"MOV D,E"},
	{1,"MOV D,H"},
	{1,"MOV D,L"},
	{1,"MOV D,M"},
	{1,"MOV D,A"},

	{1,"MOV E,B"},
	{1,"MOV E,C"},
	{1,"MOV E,D"},
	{1,"MOV E,E"},
	{1,"MOV E,H"},
	{1,"MOV E,L"},
	{1,"MOV E,M"},
	{1,"MOV E,A"},
	
	{1,"MOV H,B"},
	{1,"MOV H,C"},
	{1,"MOV H,D"},
	{1,"MOV H,E"},
	{1,"MOV H,H"},
	{1,"MOV H,L"},
	{1,"MOV H,M"},
	{1,"MOV H,A"},

	{1,"MOV L,B"},
	{1,"MOV L,C"},
	{1,"MOV L,D"},
	{1,"MOV L,E"},
	{1,"MOV L,H"},
	{1,"MOV L,L"},
	{1,"MOV L,M"},
	{1,"MOV L,A"},

	{1,"MOV M,B"},
	{1,"MOV M,C"},
	{1,"MOV M,D"},
	{1,"MOV M,E"},
	{1,"MOV M,H"},
	{1,"MOV M,L"},
	{1,"HLT"},
	{1,"MOV M,A"},
	
	{1,"MOV A,B"},
	{1,"MOV A,C"},
	{1,"MOV A,D"},
	{1,"MOV A,E"},
	{1,"MOV A,H"},
	{1,"MOV A,L"},
	{1,"MOV A,M"},
	{1,"MOV A,A"},

	{1,"ADD B"},
	{1,"ADD C"},
	{1,"ADD D"},
	{1,"ADD E"},
	{1,"ADD H"},
	{1,"ADD L"},
	{1,"ADD M"},
	{1,"ADD A"},
	
	{1,"ADC B"},
	{1,"ADC C"},
	{1,"ADC D"},
	{1,"ADC E"},
	{1,"ADC H"},
	{1,"ADC L"},
	{1,"ADC M"},
	{1,"ADC A"},
	
	{1,"SUB B"},
	{1,"SUB C"},
	{1,"SUB D"},
	{1,"SUB E"},
	{1,"SUB H"},
	{1,"SUB L"},
	{1,"SUB M"},
	{1,"SUB A"},
	
	{1,"SBB B"},
	{1,"SBB C"},
	{1,"SBB D"},
	{1,"SBB E"},
	{1,"SBB H"},
	{1,"SBB L"},
	{1,"SBB M"},
	{1,"SBB A"},
	
	{1,"ANA B"},
	{1,"ANA C"},
	{1,"ANA D"},
	{1,"ANA E"},
	{1,"ANA H"},
	{1,"ANA L"},
	{1,"ANA M"},
	{1,"ANA A"},
	
	{1,"XRA B"},
	{1,"XRA C"},
	{1,"XRA D"},
	{1,"XRA E"},
	{1,"XRA H"},
	{1,"XRA L"},
	{1,"XRA M"},
	{1,"XRA A"},
	
	{1,"ORA B"},
	{1,"ORA C"},
	{1,"ORA D"},
	{1,"ORA E"},
	{1,"ORA H"},
	{1,"ORA L"},
	{1,"ORA M"},
	{1,"ORA A"},
	
	{1,"CMP B"},
	{1,"CMP C"},
	{1,"CMP D"},
	{1,"CMP E"},
	{1,"CMP H"},
	{1,"CMP L"},
	{1,"CMP M"},
	{1,"CMP A"},

	{1,"RNZ"},
	{1,"POP B"},
	{3,"JNZ "},
	{3,"JMP "},
	{3,"CNZ "},
	{1,"PUSH B"},
	{2,"ADI "},
	{1,"RST 0"},
	{1,"RZ"},
	{1,"RET"},
	{3,"JZ "},
	{3,"*JMP"},
	{3,"CZ "},
	{3,"CALL "},
	{2,"ACI "},
	{1,"RST 1"},

	{1,"RNZ"},
	{1,"POP B"},
	{3,"JNC "},
	{2,"OUT "},
	{3,"CNC "},
	{1,"PUSH D"},
	{2,"SUI "},
	{1,"RST 2"},
	{1,"RC"},
	{1,"*RET"},
	{3,"JC "},
	{2,"IN "},
	{3,"CC "},
	{3,"*CALL "},
	{2,"SBI "},
	{1,"RST 3"},

	{1,"RNZ"},
	{1,"POP B"},
	{3,"JPO "},
	{1,"XTHL"},
	{3,"CPO "},
	{1,"PUSH H"},
	{2,"ANI "},
	{1,"RST 4"},
	{1,"RPE"},
	{1,"PCHL"},
	{3,"JPE "},
	{1,"XCHG"},
	{3,"CPE "},
	{3,"*CALL "},
	{2,"XRI "},
	{1,"RST 5"},

	{1,"RNZ"},
	{1,"POP B"},
	{3,"JP "},
	{1,"DI"},
	{3,"CP "},
	{1,"PUSH PSW"},
	{2,"ORI "},
	{1,"RST 6"},
	{1,"RM"},
	{1,"SPHL"},
	{3,"JM "},
	{1,"EI"},
	{3,"CM "},
	{3,"*CALL "},
	{2,"CBI "},
	{1,"RST 7"}
};

#endif
