# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Low_part_or_adder 4.srcs/sources_1/new/Full_Adder.v" \
"../../../../Low_part_or_adder 4.srcs/sources_1/new/Low_part_or_adder.v" \
"../../../../Low_part_or_adder 4.srcs/sim_1/new/Low_part_or_Adder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
