INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver160x120
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
