C:\Program Files\diamond\3.10_x64\synpbase\bin64\c_hdl.exe  -osyn  "C:\Users\Valery Garibay\Documents\alu00\alu\synwork\alu00_alu_comp.srs"  -top  topalu00  -hdllog  "C:\Users\Valery Garibay\Documents\alu00\alu\synlog\alu00_alu_compiler.srr"  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  "C:\Users\Valery Garibay\Documents\alu00\alu\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work "C:\Program Files\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd" -lib work "C:\Users\Valery Garibay\Documents\alu00\anda00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\ora00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\xora00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\nanda00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\nora00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\xnora00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\nota00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\adder8bita00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\substract8bita00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\mult8bita00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\ac800.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\packagealu00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\div00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\osc00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\packagediv00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\topdv00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\topalu00.vhdl"  -jobname  "compiler" 
relcom:..\..\..\..\..\..\Program Files\diamond\3.10_x64\synpbase\bin64\c_hdl.exe -osyn "C:\Users\Valery Garibay\Documents\alu00\alu\synwork\alu00_alu_comp.srs" -top topalu00 -hdllog "C:\Users\Valery Garibay\Documents\alu00\alu\synlog\alu00_alu_compiler.srr" -encrypt -mp 4 -verification_mode 0 -vhdl -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen "C:\Users\Valery Garibay\Documents\alu00\alu\dm" -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work "C:\Program Files\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd" -lib work "C:\Users\Valery Garibay\Documents\alu00\anda00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\ora00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\xora00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\nanda00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\nora00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\xnora00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\nota00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\adder8bita00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\substract8bita00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\mult8bita00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\ac800.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\packagealu00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\div00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\osc00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\packagediv00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\6_semestre\arqui\topdivVHDL\topdv00.vhdl" -lib work "C:\Users\Valery Garibay\Documents\alu00\topalu00.vhdl" -jobname "compiler"
rc:0 success:1 runtime:4
file:..\synwork\alu00_alu_comp.srs|io:o|time:1556639170|size:13109|exec:0|csum:
file:..\synlog\alu00_alu_compiler.srr|io:o|time:1556639171|size:6933|exec:0|csum:
file:..\..\..\..\..\..\Program Files\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1493331104|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\..\anda00.vhdl|io:i|time:1528942142|size:983|exec:0|csum:BF4259039320D53FD6780708246A825C
file:..\..\ora00.vhdl|io:i|time:1528942442|size:973|exec:0|csum:3402DF1CA49D2CA244D3E2EA7054F866
file:..\..\xora00.vhdl|io:i|time:1528942482|size:1001|exec:0|csum:D07132FE1535F0481752B4F1968478A3
file:..\..\nanda00.vhdl|io:i|time:1528942490|size:965|exec:0|csum:CF79495893602950441AE6CE3C2077C7
file:..\..\nora00.vhdl|io:i|time:1528942498|size:1001|exec:0|csum:1DBB8DC686DBE2740E12F15E50D1ADBE
file:..\..\xnora00.vhdl|io:i|time:1528942506|size:1029|exec:0|csum:C6DD3F424EA399AD14652D062B14963D
file:..\..\nota00.vhdl|io:i|time:1528942520|size:1009|exec:0|csum:9DB108B3A0C642C36C929A267F79F8F4
file:..\..\adder8bita00.vhdl|io:i|time:1528942462|size:1133|exec:0|csum:65E077D7B7FCC9A98893DA2B42053BF1
file:..\..\substract8bita00.vhdl|io:i|time:1528943058|size:1130|exec:0|csum:984AAB58C9C8108255D28958D0A48C5B
file:..\..\mult8bita00.vhdl|io:i|time:1556639152|size:1107|exec:0|csum:EB0654E5C6268751CFFD8A12FBE1821D
file:..\..\ac800.vhdl|io:i|time:1528939880|size:719|exec:0|csum:D038679EED4F58F8B5C4E7571BB58DD4
file:..\..\packagealu00.vhdl|io:i|time:1555089388|size:1112|exec:0|csum:B1978D0BD979E995FE81E5CAF332F6C7
file:..\..\..\6_semestre\arqui\topdivVHDL\div00.vhdl|io:i|time:1550597798|size:2190|exec:0|csum:5184E42365A64087C23A47425F3672EB
file:..\..\..\6_semestre\arqui\topdivVHDL\osc00.vhdl|io:i|time:1550596355|size:565|exec:0|csum:331C1DC2896AC09014242FDD6BEDCFF9
file:..\..\..\6_semestre\arqui\topdivVHDL\packagediv00.vhdl|io:i|time:1550598308|size:345|exec:0|csum:C69A172680E152BD6E1E519FA54B13A7
file:..\..\..\6_semestre\arqui\topdivVHDL\topdv00.vhdl|io:i|time:1550681739|size:448|exec:0|csum:1F2653ACBD1D35DFF46BEF5F0A3AFE1A
file:..\..\topalu00.vhdl|io:i|time:1555089354|size:1369|exec:0|csum:DF6E48628F3F2BF70F45793BEA945F6C
file:..\..\..\..\..\..\Program Files\diamond\3.10_x64\synpbase\bin64\c_hdl.exe|io:i|time:1501913558|size:5526016|exec:1|csum:B0FC75282263C9BC65A760D01C67ECBA
