#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 15 13:35:34 2020
# Process ID: 10292
# Current directory: C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.runs/synth_1
# Command line: vivado.exe -log dsp_blr_bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dsp_blr_bd_wrapper.tcl
# Log file: C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.runs/synth_1/dsp_blr_bd_wrapper.vds
# Journal file: C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dsp_blr_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top dsp_blr_bd_wrapper -part xczu29dr-ffvf1760-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13800 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1457.910 ; gain = 177.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dsp_blr_bd_wrapper' [C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.srcs/sources_1/imports/hdl/dsp_blr_bd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'dsp_blr_bd' [C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.srcs/sources_1/bd/dsp_blr_bd/synth/dsp_blr_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'dsp_blr_bd_dsp_blr_1_0' [C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.runs/synth_1/.Xil/Vivado-10292-LAPTOP-4N9JS6FC/realtime/dsp_blr_bd_dsp_blr_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dsp_blr_bd_dsp_blr_1_0' (1#1) [C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.runs/synth_1/.Xil/Vivado-10292-LAPTOP-4N9JS6FC/realtime/dsp_blr_bd_dsp_blr_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dsp_blr_bd' (2#1) [C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.srcs/sources_1/bd/dsp_blr_bd/synth/dsp_blr_bd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'dsp_blr_bd_wrapper' (3#1) [C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.srcs/sources_1/imports/hdl/dsp_blr_bd_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.746 ; gain = 242.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.746 ; gain = 242.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.746 ; gain = 242.480
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.srcs/sources_1/bd/dsp_blr_bd/ip/dsp_blr_bd_dsp_blr_1_0/dsp_blr_bd_dsp_blr_1_0/dsp_blr_0_in_context.xdc] for cell 'dsp_blr_bd_i/dsp_blr_1'
Finished Parsing XDC File [c:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.srcs/sources_1/bd/dsp_blr_bd/ip/dsp_blr_bd_dsp_blr_1_0/dsp_blr_bd_dsp_blr_1_0/dsp_blr_0_in_context.xdc] for cell 'dsp_blr_bd_i/dsp_blr_1'
Parsing XDC File [C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.srcs/constrs_1/imports/sysgen/dsp_blr_clock.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1581.617 ; gain = 29.949
Finished Parsing XDC File [C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.srcs/constrs_1/imports/sysgen/dsp_blr_clock.xdc]
Parsing XDC File [C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.srcs/constrs_1/imports/sysgen/dsp_blr.xdc]
Finished Parsing XDC File [C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.srcs/constrs_1/imports/sysgen/dsp_blr.xdc]
Parsing XDC File [C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1581.641 ; gain = 0.023
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1581.641 ; gain = 301.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu29dr-ffvf1760-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1581.641 ; gain = 301.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dsp_blr_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dsp_blr_bd_i/dsp_blr_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1581.641 ; gain = 301.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1581.641 ; gain = 301.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1581.641 ; gain = 301.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2036.945 ; gain = 756.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2036.945 ; gain = 756.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2046.887 ; gain = 766.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2062.691 ; gain = 782.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2062.691 ; gain = 782.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2062.691 ; gain = 782.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2062.691 ; gain = 782.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2062.691 ; gain = 782.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2062.691 ; gain = 782.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |dsp_blr_bd_dsp_blr_1_0 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |dsp_blr_bd_dsp_blr_1_0 |     1|
+------+-----------------------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |   323|
|2     |  dsp_blr_bd_i |dsp_blr_bd |   323|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2062.691 ; gain = 782.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2062.691 ; gain = 723.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2062.691 ; gain = 782.426
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2117.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2117.336 ; gain = 1720.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2117.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/1905p/git_repos/KRD/SysGen_project/dsp_blr/ip_catalog/dsp_blr.runs/synth_1/dsp_blr_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dsp_blr_bd_wrapper_utilization_synth.rpt -pb dsp_blr_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 15 13:36:29 2020...
