# BUAA_CO

## Final Goal

The final goal (P7) is a five-stage pipeline CPU with micro system based on MIPS ISA which allows interuptions and exceptions and has a *Bridge* to connect *DM* and *Timer*. 

The final document is **[MIPS微系统设计文档（P7）.pdf](./P7/MIPS微系统设计文档（P7）.pdf)**

The final design is **[P7.drawio](./P7/P7.drawio)**

![P7.drawio_dark](./P7/P7.drawio.png)

## Repo structure

All the documents are in branch **main**

Each project are in branch **P0** - **P7**