zynq_design_processing_system7_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/zynq_design/ip/zynq_design_processing_system7_0_0/zynq_design_processing_system7_0_0_sim_netlist.v,incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0"
bram.sv,systemverilog,xil_defaultlib,../../../bd/zynq_design/ipshared/4b60/src/bram.sv,incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0"
hi_speed_sampler_v21_37_S00_AXI.v,systemverilog,xil_defaultlib,../../../bd/zynq_design/ipshared/4b60/hdl/hi_speed_sampler_v21_37_S00_AXI.v,incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0"
logic_analyzer.sv,systemverilog,xil_defaultlib,../../../bd/zynq_design/ipshared/4b60/src/logic_analyzer.sv,incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0"
prescaler.sv,systemverilog,xil_defaultlib,../../../bd/zynq_design/ipshared/4b60/src/prescaler.sv,incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0"
sampler.sv,systemverilog,xil_defaultlib,../../../bd/zynq_design/ipshared/4b60/src/sampler.sv,incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0"
hi_speed_sampler_v21_37.v,verilog,xil_defaultlib,../../../bd/zynq_design/ipshared/4b60/hdl/hi_speed_sampler_v21_37.v,incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0"
zynq_design_hi_speed_sampler_0_0.v,verilog,xil_defaultlib,../../../bd/zynq_design/ip/zynq_design_hi_speed_sampler_0_0/sim/zynq_design_hi_speed_sampler_0_0.v,incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0"
zynq_design_xbar_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/zynq_design/ip/zynq_design_xbar_0/zynq_design_xbar_0_sim_netlist.v,incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0"
zynq_design_rst_ps7_0_100M_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/zynq_design/ip/zynq_design_rst_ps7_0_100M_0/zynq_design_rst_ps7_0_100M_0_sim_netlist.v,incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0"
zynq_design_auto_pc_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/zynq_design/ip/zynq_design_auto_pc_0/zynq_design_auto_pc_0_sim_netlist.v,incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0"
zynq_design.v,verilog,xil_defaultlib,../../../bd/zynq_design/sim/zynq_design.v,incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl"incdir="../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
