{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 29 17:34:51 2018 " "Info: Processing started: Mon Jan 29 17:34:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 3counter -c 3counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 3counter -c 3counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 64 16 184 80 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst6 " "Info: Detected ripple clock \"inst6\" as buffer" {  } { { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 272 336 112 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst5 inst5 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"inst5\" and destination register \"inst5\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst5 1 REG LCFF_X3_Y19_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y19_N23; Fanout = 3; REG Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 456 520 112 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns inst5~9 2 COMB LCCOMB_X3_Y19_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X3_Y19_N22; Fanout = 1; COMB Node = 'inst5~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { inst5 inst5~9 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 456 520 112 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns inst5 3 REG LCFF_X3_Y19_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X3_Y19_N23; Fanout = 3; REG Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst5~9 inst5 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 456 520 112 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst5 inst5~9 inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst5 {} inst5~9 {} inst5 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.400 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns CLK 1 CLK PIN_G16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G16; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 64 16 184 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.712 ns) 2.555 ns inst6 2 REG LCFF_X3_Y19_N17 4 " "Info: 2: + IC(1.026 ns) + CELL(0.712 ns) = 2.555 ns; Loc. = LCFF_X3_Y19_N17; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { CLK inst6 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 272 336 112 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.618 ns) 3.400 ns inst5 3 REG LCFF_X3_Y19_N23 3 " "Info: 3: + IC(0.227 ns) + CELL(0.618 ns) = 3.400 ns; Loc. = LCFF_X3_Y19_N23; Fanout = 3; REG Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { inst6 inst5 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 456 520 112 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.147 ns ( 63.15 % ) " "Info: Total cell delay = 2.147 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.253 ns ( 36.85 % ) " "Info: Total interconnect delay = 1.253 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK inst6 inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK {} CLK~combout {} inst6 {} inst5 {} } { 0.000ns 0.000ns 1.026ns 0.227ns } { 0.000ns 0.817ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.400 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns CLK 1 CLK PIN_G16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G16; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 64 16 184 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.712 ns) 2.555 ns inst6 2 REG LCFF_X3_Y19_N17 4 " "Info: 2: + IC(1.026 ns) + CELL(0.712 ns) = 2.555 ns; Loc. = LCFF_X3_Y19_N17; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { CLK inst6 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 272 336 112 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.618 ns) 3.400 ns inst5 3 REG LCFF_X3_Y19_N23 3 " "Info: 3: + IC(0.227 ns) + CELL(0.618 ns) = 3.400 ns; Loc. = LCFF_X3_Y19_N23; Fanout = 3; REG Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { inst6 inst5 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 456 520 112 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.147 ns ( 63.15 % ) " "Info: Total cell delay = 2.147 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.253 ns ( 36.85 % ) " "Info: Total interconnect delay = 1.253 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK inst6 inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK {} CLK~combout {} inst6 {} inst5 {} } { 0.000ns 0.000ns 1.026ns 0.227ns } { 0.000ns 0.817ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK inst6 inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK {} CLK~combout {} inst6 {} inst5 {} } { 0.000ns 0.000ns 1.026ns 0.227ns } { 0.000ns 0.817ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 456 520 112 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 456 520 112 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst5 inst5~9 inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst5 {} inst5~9 {} inst5 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK inst6 inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK {} CLK~combout {} inst6 {} inst5 {} } { 0.000ns 0.000ns 1.026ns 0.227ns } { 0.000ns 0.817ns 0.712ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst5 {} } {  } {  } "" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 456 520 112 "inst5" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst6 VCC CLK 3.447 ns register " "Info: tsu for register \"inst6\" (data pin = \"VCC\", clock pin = \"CLK\") is 3.447 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.818 ns + Longest pin register " "Info: + Longest pin to register delay is 5.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns VCC 1 PIN PIN_U16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 2; PIN Node = 'VCC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { VCC } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 48 16 184 64 "VCC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.255 ns) + CELL(0.746 ns) 5.818 ns inst6 2 REG LCFF_X3_Y19_N17 4 " "Info: 2: + IC(4.255 ns) + CELL(0.746 ns) = 5.818 ns; Loc. = LCFF_X3_Y19_N17; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.001 ns" { VCC inst6 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 272 336 112 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.563 ns ( 26.86 % ) " "Info: Total cell delay = 1.563 ns ( 26.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.255 ns ( 73.14 % ) " "Info: Total interconnect delay = 4.255 ns ( 73.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { VCC inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.818 ns" { VCC {} VCC~combout {} inst6 {} } { 0.000ns 0.000ns 4.255ns } { 0.000ns 0.817ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 272 336 112 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.461 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns CLK 1 CLK PIN_G16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G16; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 64 16 184 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.618 ns) 2.461 ns inst6 2 REG LCFF_X3_Y19_N17 4 " "Info: 2: + IC(1.026 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X3_Y19_N17; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { CLK inst6 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 272 336 112 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 58.31 % ) " "Info: Total cell delay = 1.435 ns ( 58.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.69 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { CLK inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { CLK {} CLK~combout {} inst6 {} } { 0.000ns 0.000ns 1.026ns } { 0.000ns 0.817ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { VCC inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.818 ns" { VCC {} VCC~combout {} inst6 {} } { 0.000ns 0.000ns 4.255ns } { 0.000ns 0.817ns 0.746ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { CLK inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { CLK {} CLK~combout {} inst6 {} } { 0.000ns 0.000ns 1.026ns } { 0.000ns 0.817ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q1 inst5 6.571 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q1\" through register \"inst5\" is 6.571 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.400 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns CLK 1 CLK PIN_G16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G16; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 64 16 184 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.712 ns) 2.555 ns inst6 2 REG LCFF_X3_Y19_N17 4 " "Info: 2: + IC(1.026 ns) + CELL(0.712 ns) = 2.555 ns; Loc. = LCFF_X3_Y19_N17; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { CLK inst6 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 272 336 112 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.618 ns) 3.400 ns inst5 3 REG LCFF_X3_Y19_N23 3 " "Info: 3: + IC(0.227 ns) + CELL(0.618 ns) = 3.400 ns; Loc. = LCFF_X3_Y19_N23; Fanout = 3; REG Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { inst6 inst5 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 456 520 112 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.147 ns ( 63.15 % ) " "Info: Total cell delay = 2.147 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.253 ns ( 36.85 % ) " "Info: Total interconnect delay = 1.253 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK inst6 inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK {} CLK~combout {} inst6 {} inst5 {} } { 0.000ns 0.000ns 1.026ns 0.227ns } { 0.000ns 0.817ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 456 520 112 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.077 ns + Longest register pin " "Info: + Longest register to pin delay is 3.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst5 1 REG LCFF_X3_Y19_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y19_N23; Fanout = 3; REG Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 456 520 112 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(1.962 ns) 3.077 ns Q1 2 PIN PIN_E17 0 " "Info: 2: + IC(1.115 ns) + CELL(1.962 ns) = 3.077 ns; Loc. = PIN_E17; Fanout = 0; PIN Node = 'Q1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.077 ns" { inst5 Q1 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { -16 368 544 0 "Q1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 63.76 % ) " "Info: Total cell delay = 1.962 ns ( 63.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 36.24 % ) " "Info: Total interconnect delay = 1.115 ns ( 36.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.077 ns" { inst5 Q1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.077 ns" { inst5 {} Q1 {} } { 0.000ns 1.115ns } { 0.000ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK inst6 inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK {} CLK~combout {} inst6 {} inst5 {} } { 0.000ns 0.000ns 1.026ns 0.227ns } { 0.000ns 0.817ns 0.712ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.077 ns" { inst5 Q1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.077 ns" { inst5 {} Q1 {} } { 0.000ns 1.115ns } { 0.000ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst5 VCC CLK -2.447 ns register " "Info: th for register \"inst5\" (data pin = \"VCC\", clock pin = \"CLK\") is -2.447 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.400 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns CLK 1 CLK PIN_G16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G16; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 64 16 184 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.712 ns) 2.555 ns inst6 2 REG LCFF_X3_Y19_N17 4 " "Info: 2: + IC(1.026 ns) + CELL(0.712 ns) = 2.555 ns; Loc. = LCFF_X3_Y19_N17; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { CLK inst6 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 272 336 112 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.618 ns) 3.400 ns inst5 3 REG LCFF_X3_Y19_N23 3 " "Info: 3: + IC(0.227 ns) + CELL(0.618 ns) = 3.400 ns; Loc. = LCFF_X3_Y19_N23; Fanout = 3; REG Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { inst6 inst5 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 456 520 112 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.147 ns ( 63.15 % ) " "Info: Total cell delay = 2.147 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.253 ns ( 36.85 % ) " "Info: Total interconnect delay = 1.253 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK inst6 inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK {} CLK~combout {} inst6 {} inst5 {} } { 0.000ns 0.000ns 1.026ns 0.227ns } { 0.000ns 0.817ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 456 520 112 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.996 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns VCC 1 PIN PIN_U16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 2; PIN Node = 'VCC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { VCC } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 48 16 184 64 "VCC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.433 ns) + CELL(0.746 ns) 5.996 ns inst5 2 REG LCFF_X3_Y19_N23 3 " "Info: 2: + IC(4.433 ns) + CELL(0.746 ns) = 5.996 ns; Loc. = LCFF_X3_Y19_N23; Fanout = 3; REG Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.179 ns" { VCC inst5 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No0109_2/3counter.bdf" { { 32 456 520 112 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.563 ns ( 26.07 % ) " "Info: Total cell delay = 1.563 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.433 ns ( 73.93 % ) " "Info: Total interconnect delay = 4.433 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.996 ns" { VCC inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.996 ns" { VCC {} VCC~combout {} inst5 {} } { 0.000ns 0.000ns 4.433ns } { 0.000ns 0.817ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK inst6 inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK {} CLK~combout {} inst6 {} inst5 {} } { 0.000ns 0.000ns 1.026ns 0.227ns } { 0.000ns 0.817ns 0.712ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.996 ns" { VCC inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.996 ns" { VCC {} VCC~combout {} inst5 {} } { 0.000ns 0.000ns 4.433ns } { 0.000ns 0.817ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 29 17:34:54 2018 " "Info: Processing ended: Mon Jan 29 17:34:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
