<stg><name>shift_register</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1 %linebuf_2_1_addr = getelementptr i80 %linebuf_2_1, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="linebuf_2_1_addr"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %linebuf_2_0_addr = getelementptr i80 %linebuf_2_0, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="linebuf_2_0_addr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %linebuf_1_1_addr = getelementptr i80 %linebuf_1_1, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="linebuf_1_1_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %linebuf_1_0_addr = getelementptr i80 %linebuf_1_0, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="linebuf_1_0_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %linebuf_0_1_addr = getelementptr i80 %linebuf_0_1, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="linebuf_0_1_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %linebuf_0_0_addr = getelementptr i80 %linebuf_0_0, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="linebuf_0_0_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="80" op_0_bw="7">
<![CDATA[
entry:7 %linebuf_0_0_load = load i7 %linebuf_0_0_addr

]]></Node>
<StgValue><ssdm name="linebuf_0_0_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="80" op_0_bw="7">
<![CDATA[
entry:8 %linebuf_0_1_load = load i7 %linebuf_0_1_addr

]]></Node>
<StgValue><ssdm name="linebuf_0_1_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="80" op_0_bw="7">
<![CDATA[
entry:18 %linebuf_1_0_load = load i7 %linebuf_1_0_addr

]]></Node>
<StgValue><ssdm name="linebuf_1_0_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="80" op_0_bw="7">
<![CDATA[
entry:19 %linebuf_1_1_load = load i7 %linebuf_1_1_addr

]]></Node>
<StgValue><ssdm name="linebuf_1_1_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="80" op_0_bw="7">
<![CDATA[
entry:29 %linebuf_2_0_load = load i7 %linebuf_2_0_addr

]]></Node>
<StgValue><ssdm name="linebuf_2_0_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="80" op_0_bw="7">
<![CDATA[
entry:30 %linebuf_2_1_load = load i7 %linebuf_2_1_addr

]]></Node>
<StgValue><ssdm name="linebuf_2_1_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:0 %row_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %row

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="80" op_0_bw="7">
<![CDATA[
entry:7 %linebuf_0_0_load = load i7 %linebuf_0_0_addr

]]></Node>
<StgValue><ssdm name="linebuf_0_0_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="80" op_0_bw="7">
<![CDATA[
entry:8 %linebuf_0_1_load = load i7 %linebuf_0_1_addr

]]></Node>
<StgValue><ssdm name="linebuf_0_1_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="80">
<![CDATA[
entry:9 %trunc_ln101 = trunc i80 %linebuf_0_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %tmp_1_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_0_1_load, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %tmp_2_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_0_1_load, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %tmp_3_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_0_1_load, i32 50, i32 59

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %tmp_4_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_0_1_load, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %tmp_5_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_0_1_load, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %tmp_6_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_0_1_load, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %tmp_7_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_0_1_load, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="80">
<![CDATA[
entry:17 %trunc_ln105 = trunc i80 %linebuf_0_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="80" op_0_bw="7">
<![CDATA[
entry:18 %linebuf_1_0_load = load i7 %linebuf_1_0_addr

]]></Node>
<StgValue><ssdm name="linebuf_1_0_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="80" op_0_bw="7">
<![CDATA[
entry:19 %linebuf_1_1_load = load i7 %linebuf_1_1_addr

]]></Node>
<StgValue><ssdm name="linebuf_1_1_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="80">
<![CDATA[
entry:20 %trunc_ln101_1 = trunc i80 %linebuf_1_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln101_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:21 %tmp_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_1_1_load, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22 %tmp_10_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_1_1_load, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %tmp_11_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_1_1_load, i32 50, i32 59

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %tmp_12_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_1_1_load, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %tmp_13_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_1_1_load, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:26 %tmp_14_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_1_1_load, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %tmp_15_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_1_1_load, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="80">
<![CDATA[
entry:28 %trunc_ln105_1 = trunc i80 %linebuf_1_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln105_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="80" op_0_bw="7">
<![CDATA[
entry:29 %linebuf_2_0_load = load i7 %linebuf_2_0_addr

]]></Node>
<StgValue><ssdm name="linebuf_2_0_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="80" op_0_bw="7">
<![CDATA[
entry:30 %linebuf_2_1_load = load i7 %linebuf_2_1_addr

]]></Node>
<StgValue><ssdm name="linebuf_2_1_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="80">
<![CDATA[
entry:31 %trunc_ln101_2 = trunc i80 %linebuf_2_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln101_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %tmp_18_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_2_1_load, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %tmp_19_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_2_1_load, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %tmp_20_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_2_1_load, i32 50, i32 59

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %tmp_21_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_2_1_load, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:36 %tmp_22_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_2_1_load, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:37 %tmp_23_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_2_1_load, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %tmp_24_i = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %linebuf_2_1_load, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="80">
<![CDATA[
entry:39 %trunc_ln105_2 = trunc i80 %linebuf_2_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln105_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:40 %cmp97_i = icmp_eq  i11 %row_read, i11 1

]]></Node>
<StgValue><ssdm name="cmp97_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:41 %cmp122_i = icmp_eq  i11 %row_read, i11 1080

]]></Node>
<StgValue><ssdm name="cmp122_i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:42 %select_ln117 = select i1 %cmp97_i, i10 %trunc_ln101_1, i10 %trunc_ln101

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:43 %select_ln117_1 = select i1 %cmp97_i, i10 %tmp_i, i10 %tmp_1_i

]]></Node>
<StgValue><ssdm name="select_ln117_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:44 %select_ln117_2 = select i1 %cmp97_i, i10 %tmp_10_i, i10 %tmp_2_i

]]></Node>
<StgValue><ssdm name="select_ln117_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:45 %select_ln117_3 = select i1 %cmp97_i, i10 %tmp_11_i, i10 %tmp_3_i

]]></Node>
<StgValue><ssdm name="select_ln117_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:46 %select_ln117_4 = select i1 %cmp97_i, i10 %tmp_12_i, i10 %tmp_4_i

]]></Node>
<StgValue><ssdm name="select_ln117_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:47 %select_ln117_5 = select i1 %cmp97_i, i10 %tmp_13_i, i10 %tmp_5_i

]]></Node>
<StgValue><ssdm name="select_ln117_5"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:48 %select_ln117_6 = select i1 %cmp97_i, i10 %tmp_14_i, i10 %tmp_6_i

]]></Node>
<StgValue><ssdm name="select_ln117_6"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:49 %select_ln117_7 = select i1 %cmp97_i, i10 %tmp_15_i, i10 %tmp_7_i

]]></Node>
<StgValue><ssdm name="select_ln117_7"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:50 %select_ln117_8 = select i1 %cmp97_i, i10 %trunc_ln105_1, i10 %trunc_ln105

]]></Node>
<StgValue><ssdm name="select_ln117_8"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:51 %select_ln119 = select i1 %cmp122_i, i10 %trunc_ln101_1, i10 %trunc_ln101_2

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:52 %select_ln119_1 = select i1 %cmp122_i, i10 %tmp_i, i10 %tmp_18_i

]]></Node>
<StgValue><ssdm name="select_ln119_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:53 %select_ln119_2 = select i1 %cmp122_i, i10 %tmp_10_i, i10 %tmp_19_i

]]></Node>
<StgValue><ssdm name="select_ln119_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:54 %select_ln119_3 = select i1 %cmp122_i, i10 %tmp_11_i, i10 %tmp_20_i

]]></Node>
<StgValue><ssdm name="select_ln119_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:55 %select_ln119_4 = select i1 %cmp122_i, i10 %tmp_12_i, i10 %tmp_21_i

]]></Node>
<StgValue><ssdm name="select_ln119_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:56 %select_ln119_5 = select i1 %cmp122_i, i10 %tmp_13_i, i10 %tmp_22_i

]]></Node>
<StgValue><ssdm name="select_ln119_5"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:57 %select_ln119_6 = select i1 %cmp122_i, i10 %tmp_14_i, i10 %tmp_23_i

]]></Node>
<StgValue><ssdm name="select_ln119_6"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:58 %select_ln119_7 = select i1 %cmp122_i, i10 %tmp_15_i, i10 %tmp_24_i

]]></Node>
<StgValue><ssdm name="select_ln119_7"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:59 %select_ln119_8 = select i1 %cmp122_i, i10 %trunc_ln105_1, i10 %trunc_ln105_2

]]></Node>
<StgValue><ssdm name="select_ln119_8"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:60 %store_ln117 = store i10 %select_ln117, i10 %window_adjust_0_0_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:61 %store_ln118 = store i10 %trunc_ln101_1, i10 %window_adjust_1_0_0

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:62 %store_ln119 = store i10 %select_ln119, i10 %window_adjust_2_0_0

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:63 %store_ln117 = store i10 %select_ln117_1, i10 %window_adjust_0_0_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:64 %store_ln118 = store i10 %tmp_i, i10 %window_adjust_1_0_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:65 %store_ln119 = store i10 %select_ln119_1, i10 %window_adjust_2_0_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:66 %store_ln117 = store i10 %select_ln117_2, i10 %window_adjust_0_0_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:67 %store_ln118 = store i10 %tmp_10_i, i10 %window_adjust_1_0_2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:68 %store_ln119 = store i10 %select_ln119_2, i10 %window_adjust_2_0_2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:69 %store_ln117 = store i10 %select_ln117_3, i10 %window_adjust_0_0_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:70 %store_ln118 = store i10 %tmp_11_i, i10 %window_adjust_1_0_3

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:71 %store_ln119 = store i10 %select_ln119_3, i10 %window_adjust_2_0_3

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:72 %store_ln117 = store i10 %select_ln117_4, i10 %window_adjust_0_0_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:73 %store_ln118 = store i10 %tmp_12_i, i10 %window_adjust_1_0_4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:74 %store_ln119 = store i10 %select_ln119_4, i10 %window_adjust_2_0_4

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:75 %store_ln117 = store i10 %select_ln117_5, i10 %window_adjust_0_0_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:76 %store_ln118 = store i10 %tmp_13_i, i10 %window_adjust_1_0_5

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:77 %store_ln119 = store i10 %select_ln119_5, i10 %window_adjust_2_0_5

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:78 %store_ln117 = store i10 %select_ln117_6, i10 %window_adjust_0_0_6

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:79 %store_ln118 = store i10 %tmp_14_i, i10 %window_adjust_1_0_6

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:80 %store_ln119 = store i10 %select_ln119_6, i10 %window_adjust_2_0_6

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:81 %store_ln117 = store i10 %select_ln117_7, i10 %window_adjust_0_0_7

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:82 %store_ln118 = store i10 %tmp_15_i, i10 %window_adjust_1_0_7

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:83 %store_ln119 = store i10 %select_ln119_7, i10 %window_adjust_2_0_7

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:84 %store_ln117 = store i10 %select_ln117_2, i10 %window_adjust_0_2_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:85 %store_ln118 = store i10 %tmp_10_i, i10 %window_adjust_1_2_0

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:86 %store_ln119 = store i10 %select_ln119_2, i10 %window_adjust_2_2_0

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:87 %store_ln117 = store i10 %select_ln117_3, i10 %window_adjust_0_2_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:88 %store_ln118 = store i10 %tmp_11_i, i10 %window_adjust_1_2_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:89 %store_ln119 = store i10 %select_ln119_3, i10 %window_adjust_2_2_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:90 %store_ln117 = store i10 %select_ln117_4, i10 %window_adjust_0_2_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:91 %store_ln118 = store i10 %tmp_12_i, i10 %window_adjust_1_2_2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:92 %store_ln119 = store i10 %select_ln119_4, i10 %window_adjust_2_2_2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:93 %store_ln117 = store i10 %select_ln117_5, i10 %window_adjust_0_2_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:94 %store_ln118 = store i10 %tmp_13_i, i10 %window_adjust_1_2_3

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:95 %store_ln119 = store i10 %select_ln119_5, i10 %window_adjust_2_2_3

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:96 %store_ln117 = store i10 %select_ln117_6, i10 %window_adjust_0_2_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:97 %store_ln118 = store i10 %tmp_14_i, i10 %window_adjust_1_2_4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:98 %store_ln119 = store i10 %select_ln119_6, i10 %window_adjust_2_2_4

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:99 %store_ln117 = store i10 %select_ln117_7, i10 %window_adjust_0_2_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:100 %store_ln118 = store i10 %tmp_15_i, i10 %window_adjust_1_2_5

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:101 %store_ln119 = store i10 %select_ln119_7, i10 %window_adjust_2_2_5

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:102 %store_ln117 = store i10 %select_ln117_8, i10 %window_adjust_0_2_6

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:103 %store_ln118 = store i10 %trunc_ln105_1, i10 %window_adjust_1_2_6

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:104 %store_ln119 = store i10 %select_ln119_8, i10 %window_adjust_2_2_6

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:105 %store_ln117 = store i10 %select_ln117_1, i10 %window_adjust_0_2_7

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:106 %store_ln118 = store i10 %tmp_i, i10 %window_adjust_1_2_7

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:107 %store_ln119 = store i10 %select_ln119_1, i10 %window_adjust_2_2_7

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="118" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="80" op_0_bw="80" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="10" op_17_bw="10" op_18_bw="10" op_19_bw="10" op_20_bw="10" op_21_bw="10" op_22_bw="10" op_23_bw="10" op_24_bw="10" op_25_bw="10" op_26_bw="10" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="10" op_31_bw="10" op_32_bw="10" op_33_bw="10" op_34_bw="10" op_35_bw="10" op_36_bw="10" op_37_bw="10" op_38_bw="10" op_39_bw="10" op_40_bw="10" op_41_bw="10" op_42_bw="10" op_43_bw="10" op_44_bw="10" op_45_bw="10" op_46_bw="10" op_47_bw="10" op_48_bw="10" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0">
<![CDATA[
entry:108 %tmp = call i80 @sobelConvolve, i10 %window_adjust_0_0_0, i10 %window_adjust_0_2_0, i10 %window_adjust_1_0_0, i10 %window_adjust_1_2_0, i10 %window_adjust_2_0_0, i10 %window_adjust_2_2_0, i10 %window_adjust_0_0_1, i10 %window_adjust_0_2_1, i10 %window_adjust_1_0_1, i10 %window_adjust_1_2_1, i10 %window_adjust_2_0_1, i10 %window_adjust_2_2_1, i10 %window_adjust_0_0_2, i10 %window_adjust_0_2_2, i10 %window_adjust_1_0_2, i10 %window_adjust_1_2_2, i10 %window_adjust_2_0_2, i10 %window_adjust_2_2_2, i10 %window_adjust_0_0_3, i10 %window_adjust_0_2_3, i10 %window_adjust_1_0_3, i10 %window_adjust_1_2_3, i10 %window_adjust_2_0_3, i10 %window_adjust_2_2_3, i10 %window_adjust_0_0_4, i10 %window_adjust_0_2_4, i10 %window_adjust_1_0_4, i10 %window_adjust_1_2_4, i10 %window_adjust_2_0_4, i10 %window_adjust_2_2_4, i10 %window_adjust_0_0_5, i10 %window_adjust_0_2_5, i10 %window_adjust_1_0_5, i10 %window_adjust_1_2_5, i10 %window_adjust_2_0_5, i10 %window_adjust_2_2_5, i10 %window_adjust_0_0_6, i10 %window_adjust_0_2_6, i10 %window_adjust_1_0_6, i10 %window_adjust_1_2_6, i10 %window_adjust_2_0_6, i10 %window_adjust_2_2_6, i10 %window_adjust_0_0_7, i10 %window_adjust_0_2_7, i10 %window_adjust_1_0_7, i10 %window_adjust_1_2_7, i10 %window_adjust_2_0_7, i10 %window_adjust_2_2_7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="80">
<![CDATA[
entry:109 %ret_ln91 = ret i80 %tmp

]]></Node>
<StgValue><ssdm name="ret_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
