$date
	Sun Oct 23 09:51:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#451213
b11100 !
1"
#451214
b11100 &
b11100 %
1$
#451215
0"
#451218
b1110 &
b1110 %
#451222
b111 &
b111 %
#451226
b10110 &
b10110 %
#451230
b1011 &
b1011 %
#451234
b100010 &
b100010 %
#451238
b10001 &
b10001 %
#451242
b110100 &
b110100 %
#451246
b11010 &
b11010 %
#451250
b1101 &
b1101 %
#451254
b101000 &
b101000 %
#451258
b10100 &
b10100 %
#451262
b1010 &
b1010 %
#451266
b101 &
b101 %
#451270
b10000 &
b10000 %
#451274
b1000 &
b1000 %
#451278
b100 &
b100 %
#451282
b10 &
b10 %
#451286
b1 &
1#
b1 %
#451290
b0 &
b0 %
0#
0$
#1431769
b101 !
1"
#1431770
b101 &
b101 %
1$
#1431771
0"
#1431774
b10000 &
b10000 %
#1431778
b1000 &
b1000 %
#1431782
b100 &
b100 %
#1431786
b10 &
b10 %
#1431790
b1 &
1#
b1 %
#1431794
b0 &
b0 %
0#
0$
#2400640
b110 !
1"
#2400642
b110 &
b110 %
1$
#2400643
0"
#2400646
b11 &
b11 %
#2400650
b1010 &
b1010 %
#2400654
b101 &
b101 %
#2400658
b10000 &
b10000 %
#2400662
b1000 &
b1000 %
#2400666
b100 &
b100 %
#2400670
b10 &
b10 %
#2400674
b1 &
b1 %
1#
#2400678
b0 &
0#
b0 %
0$
#4500012
