{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570479535817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570479535821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  7 17:18:55 2019 " "Processing started: Mon Oct  7 17:18:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570479535821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570479535821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570479535823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1570479536449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_timer_de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_timer_de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_timer_de2_115-top_a3_2019_2 " "Found design unit 1: top_timer_de2_115-top_a3_2019_2" {  } { { "top_timer_de2_115.vhd" "" { Text "/home/aluno/DLPII-Projeto-1/Projeto1/A2_2019_2_restored/top_timer_de2_115.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570479537943 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_timer_de2_115 " "Found entity 1: top_timer_de2_115" {  } { { "top_timer_de2_115.vhd" "" { Text "/home/aluno/DLPII-Projeto-1/Projeto1/A2_2019_2_restored/top_timer_de2_115.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570479537943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570479537943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ssd-arch " "Found design unit 1: bcd2ssd-arch" {  } { { "bcd2ssd.vhd" "" { Text "/home/aluno/DLPII-Projeto-1/Projeto1/A2_2019_2_restored/bcd2ssd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570479537947 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ssd " "Found entity 1: bcd2ssd" {  } { { "bcd2ssd.vhd" "" { Text "/home/aluno/DLPII-Projeto-1/Projeto1/A2_2019_2_restored/bcd2ssd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570479537947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570479537947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-bcd_two_digits " "Found design unit 1: timer-bcd_two_digits" {  } { { "timer.vhd" "" { Text "/home/aluno/DLPII-Projeto-1/Projeto1/A2_2019_2_restored/timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570479537949 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "/home/aluno/DLPII-Projeto-1/Projeto1/A2_2019_2_restored/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570479537949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570479537949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "/home/aluno/DLPII-Projeto-1/Projeto1/A2_2019_2_restored/PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570479537954 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "/home/aluno/DLPII-Projeto-1/Projeto1/A2_2019_2_restored/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570479537954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570479537954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_timer_de2_115 " "Elaborating entity \"top_timer_de2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570479538157 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLOCK_10khz top_timer_de2_115.vhd(88) " "VHDL Process Statement warning at top_timer_de2_115.vhd(88): signal \"CLOCK_10khz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_timer_de2_115.vhd" "" { Text "/home/aluno/DLPII-Projeto-1/Projeto1/A2_2019_2_restored/top_timer_de2_115.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570479538167 "|top_timer_de2_115"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"000\" 3 14 top_timer_de2_115.vhd(113) " "VHDL Expression error at top_timer_de2_115.vhd(113): expression \"\"000\"\" has 3 elements ; expected 14 elements." {  } { { "top_timer_de2_115.vhd" "" { Text "/home/aluno/DLPII-Projeto-1/Projeto1/A2_2019_2_restored/top_timer_de2_115.vhd" 113 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1570479538170 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"001\" 3 14 top_timer_de2_115.vhd(114) " "VHDL Expression error at top_timer_de2_115.vhd(114): expression \"\"001\"\" has 3 elements ; expected 14 elements." {  } { { "top_timer_de2_115.vhd" "" { Text "/home/aluno/DLPII-Projeto-1/Projeto1/A2_2019_2_restored/top_timer_de2_115.vhd" 114 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1570479538170 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"010\" 3 14 top_timer_de2_115.vhd(115) " "VHDL Expression error at top_timer_de2_115.vhd(115): expression \"\"010\"\" has 3 elements ; expected 14 elements." {  } { { "top_timer_de2_115.vhd" "" { Text "/home/aluno/DLPII-Projeto-1/Projeto1/A2_2019_2_restored/top_timer_de2_115.vhd" 115 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1570479538170 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"011\" 3 14 top_timer_de2_115.vhd(116) " "VHDL Expression error at top_timer_de2_115.vhd(116): expression \"\"011\"\" has 3 elements ; expected 14 elements." {  } { { "top_timer_de2_115.vhd" "" { Text "/home/aluno/DLPII-Projeto-1/Projeto1/A2_2019_2_restored/top_timer_de2_115.vhd" 116 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1570479538171 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"101\" 3 14 top_timer_de2_115.vhd(117) " "VHDL Expression error at top_timer_de2_115.vhd(117): expression \"\"101\"\" has 3 elements ; expected 14 elements." {  } { { "top_timer_de2_115.vhd" "" { Text "/home/aluno/DLPII-Projeto-1/Projeto1/A2_2019_2_restored/top_timer_de2_115.vhd" 117 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1570479538171 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1570479538172 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570479538448 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct  7 17:18:58 2019 " "Processing ended: Mon Oct  7 17:18:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570479538448 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570479538448 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570479538448 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570479538448 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus II Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570479538628 ""}
