---
title: "Binary Sudoku"
date: 2026-02-07
summary: "8x8 Binary Sudoku implemented on a Mojo FPGA with constraint logic in hardware and WS2812b LED output."
tags: ["fpga", "hardware", "digital-design", "hdl", "draft"]
---

## Write-up in progress

Binary Sudoku was implemented on a Mojo FPGA with programmable LED output and
game-state logic in hardware.

A complete post will cover constraint encoding, control flow in HDL, and
observability during board-level debugging.
