/**
  **************************************************************************
  * @file     readme.txt
  * @brief    readme
  **************************************************************************
  */

  this demo is based on the at-start board, in this demo, pa0-3 toggle each
  compare time.
  c1dt overflow rate = tmr2 counter clock / c1dt_val = 146.48 hz
  c2dt overflow rate = tmr2 counter clock / c2dt_val = 219.7 hz
  c3dt overflow rate = tmr2 counter clock / c3dt_val = 439.4 hz
  c4dt overflow rate = tmr2 counter clock / c4dt_val = 878.9 hz 

  for more detailed information. please refer to the application note document AN0085.
