# CPU 6502 æŒ‡ä»¤å•å…ƒæµ‹è¯•

## å¿«é€Ÿå¼€å§‹

```bash
cd src/test
make test
```

## æµ‹è¯•æ¡†æ¶ç‰¹ç‚¹

### âœ… ä¼˜åŠ¿
- **ç®€æ´**: æ¯ä¸ªæµ‹è¯• 5-10 è¡Œä»£ç 
- **å¿«é€Ÿ**: ç§’çº§å®Œæˆæ‰€æœ‰æµ‹è¯•
- **ç›´è§‚**: æ¸…æ™°çš„ PASS/FAIL è¾“å‡º
- **å®Œæ•´**: è¦†ç›–æ‰€æœ‰æŒ‡ä»¤ç±»å‹

### ğŸ“‹ æµ‹è¯•è¦†ç›–

**å·²å®ç°æµ‹è¯•**:
1. LDA #imm - ç«‹å³æ•°åŠ è½½
2. LDA zp - é›¶é¡µåŠ è½½
3. STA zp - é›¶é¡µå­˜å‚¨
4. ADC #imm - åŠ æ³•
5. SBC #imm - å‡æ³•
6. AND #imm - é€»è¾‘ä¸
7. ORA #imm - é€»è¾‘æˆ–
8. TAX - å¯„å­˜å™¨ä¼ è¾“
9. INX - é€’å¢
10. BEQ - æ¡ä»¶åˆ†æ”¯

**å¾…æ·»åŠ æµ‹è¯•**:
- [ ] LDA abs, abs,X, abs,Y
- [ ] STA abs, abs,X
- [ ] é—´æ¥å¯»å€ (ind,X), (ind),Y
- [ ] ç§»ä½æŒ‡ä»¤ ASL, LSR, ROL, ROR
- [ ] æ¯”è¾ƒæŒ‡ä»¤ CMP, CPX, CPY
- [ ] æ ˆæ“ä½œ PHA, PLA, PHP, PLP
- [ ] è·³è½¬ JMP, JSR, RTS
- [ ] ä¸­æ–­ BRK, RTI

## æ·»åŠ æ–°æµ‹è¯•

### æ¨¡æ¿

```systemverilog
// Test N: æŒ‡ä»¤åç§°
begin
    logic [7:0] prog[] = '{
        8'hXX, 8'hYY,  // æŒ‡ä»¤å’Œæ“ä½œæ•°
        8'hEA          // NOP
    };
    $display("Test N: æŒ‡ä»¤æè¿°");
    load_program(prog, size, 16'hC000);
    reset_cpu();
    run_cycles(30);
    check_register("å¯„å­˜å™¨", æœŸæœ›å€¼, å®é™…å€¼);
    $display("  PASS\n");
end
```

### ç¤ºä¾‹ï¼šæµ‹è¯• EOR

```systemverilog
begin
    logic [7:0] prog[] = '{
        8'hA9, 8'hAA,  // LDA #$AA
        8'h49, 8'h55,  // EOR #$55
        8'hEA          // NOP
    };
    $display("Test: EOR #$55");
    load_program(prog, 5, 16'hC000);
    reset_cpu();
    run_cycles(30);
    check_register("A", 8'hFF, cpu.A);  // AA ^ 55 = FF
    $display("  PASS\n");
end
```

## å·¥å…·å‡½æ•°

### reset_cpu()
å¤ä½ CPUï¼Œç­‰å¾…ç¨³å®š

### load_program(prog[], size, addr)
åŠ è½½ç¨‹åºåˆ°æŒ‡å®šåœ°å€ï¼Œè®¾ç½® Reset Vector

### run_cycles(n)
è¿è¡Œ n ä¸ªæ—¶é’Ÿå‘¨æœŸ

### check_register(name, expected, actual)
æ£€æŸ¥å¯„å­˜å™¨å€¼ï¼Œå¤±è´¥åˆ™ç»ˆæ­¢

## è°ƒè¯•

### ç”Ÿæˆæ³¢å½¢
```bash
make wave
gtkwave cpu_test.vcd
```

### æ·»åŠ è°ƒè¯•è¾“å‡º
```systemverilog
$display("DEBUG: PC=$%04x A=$%02x", cpu.PC, cpu.A);
```

## é«˜çº§ç”¨æ³•

### æµ‹è¯•æ ‡å¿—ä½
```systemverilog
check_register("Z flag", 1'b1, cpu.Z);
check_register("N flag", 1'b0, cpu.N);
```

### æµ‹è¯•å†…å­˜
```systemverilog
check_register("MEM[$20]", 8'h42, mem[16'h0020]);
```

### æµ‹è¯•å¤šå‘¨æœŸæŒ‡ä»¤
```systemverilog
run_cycles(50);  // ç»™è¶³å¤Ÿçš„æ—¶é—´
```

## æ€§èƒ½

- å•ä¸ªæµ‹è¯•: ~1Î¼s
- 10 ä¸ªæµ‹è¯•: ~10Î¼s
- å®Œæ•´å¥—ä»¶ (100+ æµ‹è¯•): ~100Î¼s

## ä¸ Chisel æµ‹è¯•å¯¹æ¯”

| ç‰¹æ€§ | SystemVerilog | Chisel |
|------|---------------|--------|
| ç¼–è¯‘æ—¶é—´ | 2-3ç§’ | 10-20ç§’ |
| è¿è¡Œæ—¶é—´ | å¾®ç§’çº§ | æ¯«ç§’çº§ |
| ä»£ç é‡ | 5-10è¡Œ/æµ‹è¯• | 10-20è¡Œ/æµ‹è¯• |
| è°ƒè¯• | ç›´æ¥æ³¢å½¢ | éœ€è¦è½¬æ¢ |

## æœ€ä½³å®è·µ

1. **ä¸€ä¸ªæµ‹è¯•ä¸€ä¸ªåŠŸèƒ½** - ä¿æŒç®€å•
2. **ä½¿ç”¨æè¿°æ€§åç§°** - æ¸…æ™°çš„æµ‹è¯•ç›®çš„
3. **æ£€æŸ¥æ‰€æœ‰å‰¯ä½œç”¨** - å¯„å­˜å™¨ã€æ ‡å¿—ã€å†…å­˜
4. **è¶³å¤Ÿçš„å‘¨æœŸæ•°** - ç¡®ä¿æŒ‡ä»¤å®Œæˆ
5. **ç‹¬ç«‹æµ‹è¯•** - æ¯ä¸ªæµ‹è¯•é‡æ–°åŠ è½½ç¨‹åº

## ç¤ºä¾‹è¾“å‡º

```
=== CPU 6502 Instruction Tests ===

Test 1: LDA #$42
  PASS

Test 2: LDA $10
  PASS

Test 3: STA $20
  PASS

...

=== All Tests Passed! ===
```
