$date
	Tue Sep 26 17:38:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Up_Down_Counter_tb $end
$var wire 8 ! count [7:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 8 $ d_in [7:0] $end
$var reg 1 % ld $end
$var reg 1 & mode $end
$scope module uut $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 8 ' d_in [7:0] $end
$var wire 1 % ld $end
$var wire 1 & mode $end
$var reg 8 ( count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
0&
0%
b0 $
0#
0"
bx !
$end
#50
1#
#100
0#
1&
#150
1#
#200
0#
#250
1#
#300
0#
1%
#350
b0 !
b0 (
1#
#400
0#
#450
1#
#500
0#
b1 $
b1 '
#550
b1 !
b1 (
1#
#600
0#
#650
1#
#700
0#
b10 $
b10 '
#750
b10 !
b10 (
1#
#800
0#
#850
1#
#900
0#
b100 $
b100 '
#950
b100 !
b100 (
1#
#1000
0#
#1050
1#
#1100
0#
#1150
1#
#1200
0#
0%
#1250
b101 !
b101 (
1#
#1300
0#
#1350
b110 !
b110 (
1#
#1400
0#
0&
#1450
b101 !
b101 (
1#
#1500
0#
1"
#1550
b0 !
b0 (
1#
#1600
0#
#1650
1#
#1700
0#
0"
#1750
b11111111 !
b11111111 (
1#
#1800
0#
#1850
b11111110 !
b11111110 (
1#
#1900
0#
#1950
b11111101 !
b11111101 (
1#
#2000
0#
#2050
b11111100 !
b11111100 (
1#
#2100
0#
#2150
b11111011 !
b11111011 (
1#
#2200
0#
#2250
b11111010 !
b11111010 (
1#
#2300
0#
#2350
b11111001 !
b11111001 (
1#
#2400
0#
#2450
b11111000 !
b11111000 (
1#
#2500
0#
