Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep 14 00:48:11 2022
| Host         : DESKTOP-JAMES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.296        0.000                      0                  240        0.148        0.000                      0                  240        3.000        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.296        0.000                      0                  240        0.148        0.000                      0                  240       19.146        0.000                       0                   190  
  clk_out2_clk_wiz_0                                                                                                                                                    6.408        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.296ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.097ns (24.801%)  route 3.326ns (75.199%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 39.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.465    -0.356    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X40Y24         FDRE                                         r  vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.348    -0.008 r  vga_to_hdmi/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.889     0.881    vga_to_hdmi/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X41Y26         LUT6 (Prop_lut6_I3_O)        0.242     1.123 r  vga_to_hdmi/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.322     1.445    vga_to_hdmi/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I0_O)        0.105     1.550 f  vga_to_hdmi/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.875     2.425    vga_to_hdmi/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I2_O)        0.125     2.550 r  vga_to_hdmi/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           0.986     3.536    vga_to_hdmi/inst/encb/dout_reg[4]_2
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.277     3.813 r  vga_to_hdmi/inst/encb/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.254     4.067    vga_to_hdmi/inst/encr/D[0]
    SLICE_X42Y23         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.311    39.162    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[4]/C
                         clock pessimism              0.459    39.621    
                         clock uncertainty           -0.095    39.527    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)       -0.163    39.364    vga_to_hdmi/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         39.364    
                         arrival time                          -4.067    
  -------------------------------------------------------------------
                         slack                                 35.296    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encb/n0q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.025ns (24.875%)  route 3.096ns (75.125%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.481    -0.340    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X38Y9          FDRE                                         r  vga_to_hdmi/inst/encb/n0q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.433     0.093 f  vga_to_hdmi/inst/encb/n0q_m_reg[2]/Q
                         net (fo=12, routed)          0.886     0.979    vga_to_hdmi/inst/encb/n0q_m[2]
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.115     1.094 r  vga_to_hdmi/inst/encb/cnt[4]_i_13/O
                         net (fo=1, routed)           0.824     1.918    vga_to_hdmi/inst/encb/cnt[4]_i_13_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.267     2.185 r  vga_to_hdmi/inst/encb/cnt[4]_i_3/O
                         net (fo=6, routed)           0.695     2.880    vga_to_hdmi/inst/encb/cnt[4]_i_3_n_0
    SLICE_X41Y9          LUT3 (Prop_lut3_I2_O)        0.105     2.985 r  vga_to_hdmi/inst/encb/dout[9]_i_2/O
                         net (fo=8, routed)           0.690     3.676    vga_to_hdmi/inst/encb/dout[9]_i_2_n_0
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.105     3.781 r  vga_to_hdmi/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000     3.781    vga_to_hdmi/inst/encb/dout[5]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    39.175    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y9          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[5]/C
                         clock pessimism              0.424    39.599    
                         clock uncertainty           -0.095    39.505    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)        0.076    39.581    vga_to_hdmi/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         39.581    
                         arrival time                          -3.781    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.813ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encb/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.123ns (27.655%)  route 2.938ns (72.345%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 39.174 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.481    -0.340    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X38Y9          FDRE                                         r  vga_to_hdmi/inst/encb/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.398     0.058 r  vga_to_hdmi/inst/encb/n1q_m_reg[2]/Q
                         net (fo=12, routed)          0.893     0.951    vga_to_hdmi/inst/encb/n1q_m[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I2_O)        0.234     1.185 r  vga_to_hdmi/inst/encb/cnt[3]_i_6__0/O
                         net (fo=6, routed)           0.680     1.865    vga_to_hdmi/inst/encb/cnt[3]_i_6__0_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.119     1.984 r  vga_to_hdmi/inst/encb/cnt[4]_i_18/O
                         net (fo=2, routed)           0.697     2.681    vga_to_hdmi/inst/encb/cnt[4]_i_18_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.267     2.948 f  vga_to_hdmi/inst/encb/cnt[4]_i_6/O
                         net (fo=1, routed)           0.668     3.616    vga_to_hdmi/inst/encb/cnt[4]_i_6_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.105     3.721 r  vga_to_hdmi/inst/encb/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.721    vga_to_hdmi/inst/encb/cnt[4]_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.323    39.174    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X40Y10         FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.424    39.598    
                         clock uncertainty           -0.095    39.504    
    SLICE_X40Y10         FDCE (Setup_fdce_C_D)        0.030    39.534    vga_to_hdmi/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         39.534    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                 35.813    

Slack (MET) :             35.863ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encb/n0q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.025ns (25.293%)  route 3.028ns (74.707%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 39.174 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.481    -0.340    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X38Y9          FDRE                                         r  vga_to_hdmi/inst/encb/n0q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.433     0.093 f  vga_to_hdmi/inst/encb/n0q_m_reg[2]/Q
                         net (fo=12, routed)          0.886     0.979    vga_to_hdmi/inst/encb/n0q_m[2]
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.115     1.094 r  vga_to_hdmi/inst/encb/cnt[4]_i_13/O
                         net (fo=1, routed)           0.824     1.918    vga_to_hdmi/inst/encb/cnt[4]_i_13_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.267     2.185 r  vga_to_hdmi/inst/encb/cnt[4]_i_3/O
                         net (fo=6, routed)           0.695     2.880    vga_to_hdmi/inst/encb/cnt[4]_i_3_n_0
    SLICE_X41Y9          LUT3 (Prop_lut3_I2_O)        0.105     2.985 r  vga_to_hdmi/inst/encb/dout[9]_i_2/O
                         net (fo=8, routed)           0.622     3.608    vga_to_hdmi/inst/encb/dout[9]_i_2_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.105     3.713 r  vga_to_hdmi/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     3.713    vga_to_hdmi/inst/encb/dout[2]_i_1_n_0
    SLICE_X42Y10         FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.323    39.174    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[2]/C
                         clock pessimism              0.424    39.598    
                         clock uncertainty           -0.095    39.504    
    SLICE_X42Y10         FDCE (Setup_fdce_C_D)        0.072    39.576    vga_to_hdmi/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         39.576    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                 35.863    

Slack (MET) :             35.870ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encb/n0q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.025ns (25.321%)  route 3.023ns (74.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.481    -0.340    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X38Y9          FDRE                                         r  vga_to_hdmi/inst/encb/n0q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.433     0.093 f  vga_to_hdmi/inst/encb/n0q_m_reg[2]/Q
                         net (fo=12, routed)          0.886     0.979    vga_to_hdmi/inst/encb/n0q_m[2]
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.115     1.094 r  vga_to_hdmi/inst/encb/cnt[4]_i_13/O
                         net (fo=1, routed)           0.824     1.918    vga_to_hdmi/inst/encb/cnt[4]_i_13_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.267     2.185 r  vga_to_hdmi/inst/encb/cnt[4]_i_3/O
                         net (fo=6, routed)           0.695     2.880    vga_to_hdmi/inst/encb/cnt[4]_i_3_n_0
    SLICE_X41Y9          LUT3 (Prop_lut3_I2_O)        0.105     2.985 r  vga_to_hdmi/inst/encb/dout[9]_i_2/O
                         net (fo=8, routed)           0.618     3.603    vga_to_hdmi/inst/encb/dout[9]_i_2_n_0
    SLICE_X42Y9          LUT5 (Prop_lut5_I2_O)        0.105     3.708 r  vga_to_hdmi/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000     3.708    vga_to_hdmi/inst/encb/dout[1]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    39.175    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y9          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/C
                         clock pessimism              0.424    39.599    
                         clock uncertainty           -0.095    39.505    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)        0.074    39.579    vga_to_hdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         39.579    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 35.870    

Slack (MET) :             35.934ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.084ns (26.946%)  route 2.939ns (73.054%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 39.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.465    -0.356    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X40Y24         FDRE                                         r  vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.348    -0.008 f  vga_to_hdmi/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.889     0.881    vga_to_hdmi/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X41Y26         LUT6 (Prop_lut6_I3_O)        0.242     1.123 f  vga_to_hdmi/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.322     1.445    vga_to_hdmi/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I0_O)        0.105     1.550 r  vga_to_hdmi/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.875     2.425    vga_to_hdmi/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I2_O)        0.125     2.550 f  vga_to_hdmi/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           0.853     3.403    vga_to_hdmi/inst/encr/q_m_reg_reg[8]_0
    SLICE_X42Y23         LUT2 (Prop_lut2_I0_O)        0.264     3.667 r  vga_to_hdmi/inst/encr/dout[9]_i_1__1/O
                         net (fo=1, routed)           0.000     3.667    vga_to_hdmi/inst/encr/dout[9]_i_1__1_n_0
    SLICE_X42Y23         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.311    39.162    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[9]/C
                         clock pessimism              0.459    39.621    
                         clock uncertainty           -0.095    39.527    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)        0.074    39.601    vga_to_hdmi/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.601    
                         arrival time                          -3.667    
  -------------------------------------------------------------------
                         slack                                 35.934    

Slack (MET) :             35.958ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encb/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.123ns (28.675%)  route 2.793ns (71.325%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.481    -0.340    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X38Y9          FDRE                                         r  vga_to_hdmi/inst/encb/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.398     0.058 r  vga_to_hdmi/inst/encb/n1q_m_reg[2]/Q
                         net (fo=12, routed)          0.893     0.951    vga_to_hdmi/inst/encb/n1q_m[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I2_O)        0.234     1.185 r  vga_to_hdmi/inst/encb/cnt[3]_i_6__0/O
                         net (fo=6, routed)           0.680     1.865    vga_to_hdmi/inst/encb/cnt[3]_i_6__0_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.119     1.984 r  vga_to_hdmi/inst/encb/cnt[4]_i_18/O
                         net (fo=2, routed)           0.693     2.677    vga_to_hdmi/inst/encb/cnt[4]_i_18_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.267     2.944 f  vga_to_hdmi/inst/encb/cnt[3]_i_4/O
                         net (fo=1, routed)           0.527     3.471    vga_to_hdmi/inst/encb/cnt[3]_i_4_n_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I5_O)        0.105     3.576 r  vga_to_hdmi/inst/encb/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.576    vga_to_hdmi/inst/encb/cnt[3]_i_1_n_0
    SLICE_X40Y9          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    39.175    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X40Y9          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.424    39.599    
                         clock uncertainty           -0.095    39.505    
    SLICE_X40Y9          FDCE (Setup_fdce_C_D)        0.030    39.535    vga_to_hdmi/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         39.535    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                 35.958    

Slack (MET) :             35.972ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encb/n0q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.025ns (25.973%)  route 2.921ns (74.027%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.481    -0.340    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X38Y9          FDRE                                         r  vga_to_hdmi/inst/encb/n0q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.433     0.093 f  vga_to_hdmi/inst/encb/n0q_m_reg[2]/Q
                         net (fo=12, routed)          0.886     0.979    vga_to_hdmi/inst/encb/n0q_m[2]
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.115     1.094 r  vga_to_hdmi/inst/encb/cnt[4]_i_13/O
                         net (fo=1, routed)           0.824     1.918    vga_to_hdmi/inst/encb/cnt[4]_i_13_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.267     2.185 r  vga_to_hdmi/inst/encb/cnt[4]_i_3/O
                         net (fo=6, routed)           0.695     2.880    vga_to_hdmi/inst/encb/cnt[4]_i_3_n_0
    SLICE_X41Y9          LUT3 (Prop_lut3_I2_O)        0.105     2.985 r  vga_to_hdmi/inst/encb/dout[9]_i_2/O
                         net (fo=8, routed)           0.516     3.502    vga_to_hdmi/inst/encb/dout[9]_i_2_n_0
    SLICE_X42Y8          LUT4 (Prop_lut4_I0_O)        0.105     3.607 r  vga_to_hdmi/inst/encb/dout[9]_i_1/O
                         net (fo=1, routed)           0.000     3.607    vga_to_hdmi/inst/encb/dout[9]_i_1_n_0
    SLICE_X42Y8          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    39.175    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y8          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[9]/C
                         clock pessimism              0.424    39.599    
                         clock uncertainty           -0.095    39.505    
    SLICE_X42Y8          FDCE (Setup_fdce_C_D)        0.074    39.579    vga_to_hdmi/inst/encb/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.579    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                 35.972    

Slack (MET) :             35.975ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encb/n0q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 1.025ns (26.005%)  route 2.917ns (73.995%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.481    -0.340    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X38Y9          FDRE                                         r  vga_to_hdmi/inst/encb/n0q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.433     0.093 f  vga_to_hdmi/inst/encb/n0q_m_reg[2]/Q
                         net (fo=12, routed)          0.886     0.979    vga_to_hdmi/inst/encb/n0q_m[2]
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.115     1.094 r  vga_to_hdmi/inst/encb/cnt[4]_i_13/O
                         net (fo=1, routed)           0.824     1.918    vga_to_hdmi/inst/encb/cnt[4]_i_13_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.267     2.185 r  vga_to_hdmi/inst/encb/cnt[4]_i_3/O
                         net (fo=6, routed)           0.695     2.880    vga_to_hdmi/inst/encb/cnt[4]_i_3_n_0
    SLICE_X41Y9          LUT3 (Prop_lut3_I2_O)        0.105     2.985 r  vga_to_hdmi/inst/encb/dout[9]_i_2/O
                         net (fo=8, routed)           0.511     3.497    vga_to_hdmi/inst/encb/dout[9]_i_2_n_0
    SLICE_X42Y9          LUT4 (Prop_lut4_I1_O)        0.105     3.602 r  vga_to_hdmi/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000     3.602    vga_to_hdmi/inst/encb/dout[0]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    39.175    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y9          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[0]/C
                         clock pessimism              0.424    39.599    
                         clock uncertainty           -0.095    39.505    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)        0.072    39.577    vga_to_hdmi/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         39.577    
                         arrival time                          -3.602    
  -------------------------------------------------------------------
                         slack                                 35.975    

Slack (MET) :             36.125ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encr/n0q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.975ns (25.990%)  route 2.776ns (74.010%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 39.161 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.465    -0.356    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X41Y24         FDRE                                         r  vga_to_hdmi/inst/encr/n0q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.379     0.023 r  vga_to_hdmi/inst/encr/n0q_m_reg[2]/Q
                         net (fo=11, routed)          0.886     0.909    vga_to_hdmi/inst/encr/n0q_m_reg_n_0_[2]
    SLICE_X40Y26         LUT3 (Prop_lut3_I1_O)        0.105     1.014 r  vga_to_hdmi/inst/encr/cnt[3]_i_8/O
                         net (fo=6, routed)           0.819     1.834    vga_to_hdmi/inst/encr/cnt[3]_i_8_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I0_O)        0.119     1.953 r  vga_to_hdmi/inst/encr/cnt[4]_i_7__1/O
                         net (fo=2, routed)           0.677     2.630    vga_to_hdmi/inst/encr/cnt[4]_i_7__1_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.267     2.897 r  vga_to_hdmi/inst/encr/cnt[3]_i_2__1/O
                         net (fo=1, routed)           0.394     3.291    vga_to_hdmi/inst/encr/cnt[3]_i_2__1_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     3.396 r  vga_to_hdmi/inst/encr/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.396    vga_to_hdmi/inst/encr/cnt[3]_i_1__1_n_0
    SLICE_X41Y25         FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.310    39.161    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X41Y25         FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.424    39.585    
                         clock uncertainty           -0.095    39.491    
    SLICE_X41Y25         FDCE (Setup_fdce_C_D)        0.030    39.521    vga_to_hdmi/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         39.521    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                 36.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.362%)  route 0.099ns (34.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.594    -0.501    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X41Y4          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_to_hdmi/inst/encg/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.261    vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[4]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.045    -0.216 r  vga_to_hdmi/inst/encg/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.216    vga_to_hdmi/inst/encg/dout[4]_i_1__0_n_0
    SLICE_X42Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863    -0.734    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[4]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y4          FDCE (Hold_fdce_C_D)         0.121    -0.364    vga_to_hdmi/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/vdin_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.145%)  route 0.095ns (33.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.582    -0.513    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X40Y23         FDRE                                         r  vga_to_hdmi/inst/encr/vdin_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  vga_to_hdmi/inst/encr/vdin_q_reg[4]/Q
                         net (fo=6, routed)           0.095    -0.276    vga_to_hdmi/inst/encr/p_0_in2_in
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.045    -0.231 r  vga_to_hdmi/inst/encr/q_m_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.231    vga_to_hdmi/inst/encr/q_m_6
    SLICE_X41Y23         FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.848    -0.749    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X41Y23         FDRE (Hold_fdre_C_D)         0.092    -0.408    vga_to_hdmi/inst/encr/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/vdin_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.911%)  route 0.096ns (34.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.582    -0.513    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X40Y23         FDRE                                         r  vga_to_hdmi/inst/encr/vdin_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  vga_to_hdmi/inst/encr/vdin_q_reg[4]/Q
                         net (fo=6, routed)           0.096    -0.275    vga_to_hdmi/inst/encr/p_0_in2_in
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.045    -0.230 r  vga_to_hdmi/inst/encr/q_m_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.230    vga_to_hdmi/inst/encr/q_m_reg[5]_i_1__1_n_0
    SLICE_X41Y23         FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.848    -0.749    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[5]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X41Y23         FDRE (Hold_fdre_C_D)         0.091    -0.409    vga_to_hdmi/inst/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.681%)  route 0.102ns (35.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.594    -0.501    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X43Y4          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_to_hdmi/inst/encg/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.258    vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[2]
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.213 r  vga_to_hdmi/inst/encg/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    vga_to_hdmi/inst/encg/dout[2]_i_1__0_n_0
    SLICE_X43Y3          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863    -0.734    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[2]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X43Y3          FDCE (Hold_fdce_C_D)         0.092    -0.393    vga_to_hdmi/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.382%)  route 0.156ns (45.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.590    -0.505    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X37Y10         FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  vga_to_hdmi/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.156    -0.208    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[5]
    SLICE_X42Y9          LUT5 (Prop_lut5_I3_O)        0.045    -0.163 r  vga_to_hdmi/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    vga_to_hdmi/inst/encb/dout[5]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.735    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y9          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[5]/C
                         clock pessimism              0.269    -0.466    
    SLICE_X42Y9          FDCE (Hold_fdce_C_D)         0.121    -0.345    vga_to_hdmi/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.431%)  route 0.132ns (41.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.594    -0.501    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X40Y4          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_to_hdmi/inst/encg/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.132    -0.227    vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[1]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.045    -0.182 r  vga_to_hdmi/inst/encg/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    vga_to_hdmi/inst/encg/dout[1]_i_1__0_n_0
    SLICE_X42Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863    -0.734    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[1]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y4          FDCE (Hold_fdce_C_D)         0.120    -0.365    vga_to_hdmi/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.434%)  route 0.132ns (41.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.595    -0.500    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X40Y2          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_to_hdmi/inst/encg/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.132    -0.226    vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[3]
    SLICE_X42Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.181 r  vga_to_hdmi/inst/encg/dout[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.181    vga_to_hdmi/inst/encg/dout[3]_i_1__0_n_0
    SLICE_X42Y3          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863    -0.734    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X42Y3          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[3]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y3          FDCE (Hold_fdce_C_D)         0.120    -0.365    vga_to_hdmi/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.542%)  route 0.111ns (40.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.594    -0.501    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y6          FDRE                                         r  vga_to_hdmi/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  vga_to_hdmi/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.111    -0.225    vga_to_hdmi/inst/encb/c0_q
    SLICE_X43Y6          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863    -0.734    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X43Y6          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/C
                         clock pessimism              0.246    -0.488    
    SLICE_X43Y6          FDRE (Hold_fdre_C_D)         0.070    -0.418    vga_to_hdmi/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 VGA/Vertical/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Vertical/val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.657%)  route 0.128ns (40.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.591    -0.504    VGA/Vertical/CLK
    SLICE_X36Y7          FDRE                                         r  VGA/Vertical/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  VGA/Vertical/val_reg[0]/Q
                         net (fo=12, routed)          0.128    -0.235    VGA/Vertical/PY[0]
    SLICE_X37Y7          LUT4 (Prop_lut4_I2_O)        0.048    -0.187 r  VGA/Vertical/val[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.187    VGA/Vertical/p_0_in__0[3]
    SLICE_X37Y7          FDRE                                         r  VGA/Vertical/val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.860    -0.737    VGA/Vertical/CLK
    SLICE_X37Y7          FDRE                                         r  VGA/Vertical/val_reg[3]/C
                         clock pessimism              0.246    -0.491    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.107    -0.384    VGA/Vertical/val_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.952%)  route 0.172ns (48.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.590    -0.505    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X39Y11         FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  vga_to_hdmi/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.172    -0.192    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[1]
    SLICE_X42Y9          LUT5 (Prop_lut5_I3_O)        0.045    -0.147 r  vga_to_hdmi/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    vga_to_hdmi/inst/encb/dout[1]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.735    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y9          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/C
                         clock pessimism              0.269    -0.466    
    SLICE_X42Y9          FDCE (Hold_fdce_C_D)         0.121    -0.345    vga_to_hdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y8      vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y7      vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y26     vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y25     vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y4      vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y3      vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y22     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   inst/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y8      vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y7      vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y26     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y25     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y4      vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y3      vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.080ns  (logic 2.079ns (99.952%)  route 0.001ns (0.048%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    1.661     1.760 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.760    HDMI_CLK_N
    U19                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.079ns  (logic 2.078ns (99.952%)  route 0.001ns (0.048%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     1.660     1.759 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.759    HDMI_CLK_P
    U18                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.045ns  (logic 2.044ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    -0.304    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.114 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.115    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    1.626     1.741 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.741    HDMI_D_N[1]
    P18                                                               r  HDMI_D_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.044ns  (logic 2.043ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    -0.304    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.114 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.115    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     1.625     1.740 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.740    HDMI_D_P[1]
    N17                                                               r  HDMI_D_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.041ns  (logic 2.040ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    1.622     1.722 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.722    HDMI_D_N[2]
    P19                                                               r  HDMI_D_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.040ns  (logic 2.039ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     1.621     1.721 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.721    HDMI_D_P[2]
    N18                                                               r  HDMI_D_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.025ns  (logic 2.024ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.515    -0.306    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.112 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.113    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    1.606     1.719 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.719    HDMI_D_N[0]
    V18                                                               r  HDMI_D_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.024ns  (logic 2.023ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.515    -0.306    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.112 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.113    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     1.605     1.718 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.718    HDMI_D_P[0]
    V17                                                               r  HDMI_D_P[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.511    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.334 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.333    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     0.807     0.475 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.475    HDMI_D_P[0]
    V17                                                               r  HDMI_D_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.511    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.334 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.333    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    0.808     0.476 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.476    HDMI_D_N[0]
    V18                                                               r  HDMI_D_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     0.824     0.484 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.484    HDMI_D_P[2]
    N18                                                               r  HDMI_D_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 1.002ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    0.825     0.485 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.485    HDMI_D_N[2]
    P19                                                               r  HDMI_D_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 1.004ns (99.900%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.585    -0.510    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.333 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.332    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     0.827     0.496 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.496    HDMI_D_P[1]
    N17                                                               r  HDMI_D_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.006ns  (logic 1.005ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.585    -0.510    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.333 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.332    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    0.828     0.497 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.497    HDMI_D_N[1]
    P18                                                               r  HDMI_D_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 1.038ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     0.861     0.522 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.522    HDMI_CLK_P
    U18                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    0.862     0.523 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.523    HDMI_CLK_N
    U19                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.993ns  (logic 0.085ns (2.840%)  route 2.908ns (97.160%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     6.388 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     7.498    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.887     1.611 f  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.483     3.094    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.179 f  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.425     4.604    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.683ns  (logic 0.077ns (2.870%)  route 2.606ns (97.130%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.261    -0.888    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.106ns  (logic 1.483ns (29.040%)  route 3.623ns (70.960%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 r  rst_IBUF_inst/O
                         net (fo=6, routed)           1.354     2.732    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.105     2.837 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.269     5.106    vga_to_hdmi/inst/serial_b/AR[0]
    OLOGIC_X0Y7          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.309    -0.840    vga_to_hdmi/inst/serial_b/pix_clk
    OLOGIC_X0Y7          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.053ns  (logic 1.483ns (29.346%)  route 3.570ns (70.654%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 r  rst_IBUF_inst/O
                         net (fo=6, routed)           1.354     2.732    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.105     2.837 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.216     5.053    vga_to_hdmi/inst/serial_g/AR[0]
    OLOGIC_X0Y3          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.310    -0.839    vga_to_hdmi/inst/serial_g/pix_clk
    OLOGIC_X0Y3          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 sw_b
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.985ns  (logic 1.510ns (30.295%)  route 3.475ns (69.705%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw_b (IN)
                         net (fo=0)                   0.000     0.000    sw_b
    N16                  IBUF (Prop_ibuf_I_O)         1.405     1.405 r  sw_b_IBUF_inst/O
                         net (fo=1, routed)           2.538     3.943    VGA/Vertical/sw_b_IBUF
    SLICE_X42Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.048 r  VGA/Vertical/vga_to_hdmi_i_3/O
                         net (fo=8, routed)           0.937     4.985    vga_to_hdmi/inst/srldly_0/data_i[31]
    SLICE_X38Y11         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.321    -0.828    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y11         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.927ns  (logic 1.483ns (30.097%)  route 3.444ns (69.903%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 r  rst_IBUF_inst/O
                         net (fo=6, routed)           1.354     2.732    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.105     2.837 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.090     4.927    vga_to_hdmi/inst/serial_g/AR[0]
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.310    -0.839    vga_to_hdmi/inst/serial_g/pix_clk
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.885ns  (logic 1.483ns (30.357%)  route 3.402ns (69.643%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 f  rst_IBUF_inst/O
                         net (fo=6, routed)           1.354     2.732    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.105     2.837 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.048     4.885    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X37Y1          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    -0.825    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X37Y1          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.885ns  (logic 1.483ns (30.357%)  route 3.402ns (69.643%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 f  rst_IBUF_inst/O
                         net (fo=6, routed)           1.354     2.732    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.105     2.837 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.048     4.885    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X37Y1          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    -0.825    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X37Y1          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.483ns (30.412%)  route 3.393ns (69.588%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 r  rst_IBUF_inst/O
                         net (fo=6, routed)           1.354     2.732    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.105     2.837 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.039     4.876    vga_to_hdmi/inst/serial_b/AR[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.309    -0.840    vga_to_hdmi/inst/serial_b/pix_clk
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 sw_b
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.510ns (31.188%)  route 3.332ns (68.812%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw_b (IN)
                         net (fo=0)                   0.000     0.000    sw_b
    N16                  IBUF (Prop_ibuf_I_O)         1.405     1.405 r  sw_b_IBUF_inst/O
                         net (fo=1, routed)           2.538     3.943    VGA/Vertical/sw_b_IBUF
    SLICE_X42Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.048 r  VGA/Vertical/vga_to_hdmi_i_3/O
                         net (fo=8, routed)           0.794     4.842    vga_to_hdmi/inst/srldly_0/data_i[30]
    SLICE_X38Y11         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.321    -0.828    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y11         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/CLK

Slack:                    inf
  Source:                 sw_b
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.510ns (31.188%)  route 3.332ns (68.812%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw_b (IN)
                         net (fo=0)                   0.000     0.000    sw_b
    N16                  IBUF (Prop_ibuf_I_O)         1.405     1.405 r  sw_b_IBUF_inst/O
                         net (fo=1, routed)           2.538     3.943    VGA/Vertical/sw_b_IBUF
    SLICE_X42Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.048 r  VGA/Vertical/vga_to_hdmi_i_3/O
                         net (fo=8, routed)           0.794     4.842    vga_to_hdmi/inst/srldly_0/data_i[35]
    SLICE_X38Y11         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.321    -0.828    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y11         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 1.483ns (31.007%)  route 3.300ns (68.993%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 f  rst_IBUF_inst/O
                         net (fo=6, routed)           1.354     2.732    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.105     2.837 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.945     4.782    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X38Y0          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    -0.825    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X38Y0          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/H_Sync/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.215ns (30.963%)  route 0.479ns (69.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  rst_IBUF_inst/O
                         net (fo=6, routed)           0.479     0.695    VGA/H_Sync/rst_IBUF
    SLICE_X38Y7          FDCE                                         f  VGA/H_Sync/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.860    -0.737    VGA/H_Sync/CLK
    SLICE_X38Y7          FDCE                                         r  VGA/H_Sync/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/V_Sync/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.215ns (30.015%)  route 0.501ns (69.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  rst_IBUF_inst/O
                         net (fo=6, routed)           0.501     0.716    VGA/V_Sync/rst_IBUF
    SLICE_X38Y6          FDCE                                         f  VGA/V_Sync/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.861    -0.736    VGA/V_Sync/CLK
    SLICE_X38Y6          FDCE                                         r  VGA/V_Sync/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/Vertical/val_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.260ns (29.908%)  route 0.609ns (70.092%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.486     0.701    VGA/Vertical/rst_IBUF
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.746 r  VGA/Vertical/val[9]_i_1__0/O
                         net (fo=10, routed)          0.124     0.869    VGA/Vertical/val[9]_i_1__0_n_0
    SLICE_X37Y6          FDRE                                         r  VGA/Vertical/val_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.861    -0.736    VGA/Vertical/CLK
    SLICE_X37Y6          FDRE                                         r  VGA/Vertical/val_reg[4]/C

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.045ns (5.175%)  route 0.825ns (94.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.605     0.605    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.650 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.219     0.870    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X43Y24         FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.750    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X43Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[0]/C

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.045ns (5.175%)  route 0.825ns (94.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.605     0.605    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.650 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.219     0.870    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X43Y24         FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.750    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X43Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[2]/C

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.045ns (5.175%)  route 0.825ns (94.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.605     0.605    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.650 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.219     0.870    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X43Y24         FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.750    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X43Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[3]/C

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.045ns (5.175%)  route 0.825ns (94.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.605     0.605    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.650 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.219     0.870    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X43Y24         FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.750    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X43Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[5]/C

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.045ns (5.175%)  route 0.825ns (94.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.605     0.605    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.650 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.219     0.870    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X42Y24         FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.750    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X42Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[6]/C

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.045ns (5.175%)  route 0.825ns (94.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.605     0.605    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.650 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.219     0.870    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X42Y24         FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.750    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X42Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/Vertical/val_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.260ns (29.780%)  route 0.613ns (70.220%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.486     0.701    VGA/Vertical/rst_IBUF
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.746 r  VGA/Vertical/val[9]_i_1__0/O
                         net (fo=10, routed)          0.128     0.873    VGA/Vertical/val[9]_i_1__0_n_0
    SLICE_X36Y6          FDRE                                         r  VGA/Vertical/val_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.861    -0.736    VGA/Vertical/CLK
    SLICE_X36Y6          FDRE                                         r  VGA/Vertical/val_reg[7]/C





