INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jassh/vivado_proj/project_1/project_1.srcs/sources_1/new/simple_boolean.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_boolean
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jassh/vivado_proj/project_1/project_1.srcs/sim_1/new/test_simple_boolean.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_simple_boolean
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jassh/vivado_proj/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
