
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zhoujw' on host 'cilantro.eecs.umich.edu' (Linux_x86_64 version 5.11.0-22-generic) on Sun Dec 12 20:58:06 EST 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.3 LTS
INFO: [HLS 200-10] In directory '/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/maxPool/maxPool'
WARNING: [HLS 200-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to :/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/include:/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/include.
Sourcing Tcl script 'maxPool.tcl'
INFO: [HLS 200-1510] Running: open_project maxPool 
INFO: [HLS 200-10] Creating and opening project '/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/maxPool/maxPool/maxPool'.
INFO: [HLS 200-1510] Running: set_top maxPool 
INFO: [HLS 200-1510] Running: add_files /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp -cflags  -g -D VGG16 -I /home/zhoujw/FPGA/PipeCNN/project_xilinx/device  
INFO: [HLS 200-10] Adding design file '/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/maxPool/maxPool/maxPool/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-2-i 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname maxPool 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 190.046 MB.
INFO: [HLS 200-10] Analyzing design file '/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.56 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.17 seconds; current allocated memory: 191.805 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'pool_max(char, char)' into 'maxPool' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:176:23)
INFO: [HLS 214-131] Inlining function 'pool_max(char, char)' into 'maxPool' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:195:44)
INFO: [HLS 214-131] Inlining function 'pool_max(char, char)' into 'maxPool' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:190:23)
INFO: [HLS 214-131] Inlining function 'pool_max(char, char)' into 'maxPool' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185:44)
INFO: [HLS 214-131] Inlining function 'pool_max(char, char)' into 'maxPool' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:182:36)
INFO: [HLS 214-131] Inlining function 'pool_max(char, char)' into 'maxPool' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:177:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_155_3' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:155:23) in function 'maxPool' completely with a factor of 2 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:155:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_201_4' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:201:25) in function 'maxPool' completely with a factor of 2 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:201:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_201_4' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:201:25) in function 'maxPool' completely with a factor of 2 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:201:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.2 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.58 seconds; current allocated memory: 193.510 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.511 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.337 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 194.555 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:110) in function 'maxPool' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'maxPool' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:64)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 215.896 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_125_1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:110:9) in function 'maxPool' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'row_reg0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:179:34)
INFO: [HLS 200-472] Inferring partial write operation for 'row_reg1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:182:34)
INFO: [HLS 200-472] Inferring partial write operation for 'pool_final' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_reg0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:192:34)
INFO: [HLS 200-472] Inferring partial write operation for 'pool_final' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:195:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 210.760 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'maxPool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=tmp2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 150, loop 'VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 212.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 215.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/conv_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/conv_xy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/pool_dim1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/pool_dim3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/pool_dim1x2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/pool_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/pool_stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/padd_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/pool_times' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/pool_group' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/pool_y_bound' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/item_loop_bound' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/load_data_bound' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/write_back_bound' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/pool_win_num_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/win_size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/bottom' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxPool/top' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'maxPool' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'conv_x', 'conv_xy', 'pool_dim1', 'pool_dim3', 'pool_dim1x2', 'pool_size', 'pool_stride', 'padd_offset', 'pool_times', 'pool_group', 'pool_y_bound', 'item_loop_bound', 'load_data_bound', 'write_back_bound', 'pool_win_num_x', 'win_size_x', 'bottom', 'top' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_8ns_26ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 220.703 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'maxPool_mul_8ns_8ns_16_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'maxPool_row_reg0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'maxPool_row_reg1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'maxPool_pool_final_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.69 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.76 seconds; current allocated memory: 237.066 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for maxPool.
INFO: [VLOG 209-307] Generating Verilog RTL for maxPool.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.38 seconds. CPU system time: 0.95 seconds. Elapsed time: 13.51 seconds; current allocated memory: 237.993 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/storage/gefeizuo/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Dec 12 20:58:33 2021...
INFO: [HLS 200-802] Generated output file maxPool/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.29 seconds. CPU system time: 1.35 seconds. Elapsed time: 22.33 seconds; current allocated memory: 243.083 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 28.36 seconds. Total CPU system time: 3.06 seconds. Total elapsed time: 37.38 seconds; peak allocated memory: 237.066 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Dec 12 20:58:43 2021...
