// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module process_lanes (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        lane_data_0_TREADY,
        lane_data_1_TREADY,
        lane_data_2_TREADY,
        lane_data_3_TREADY,
        lane_data_4_TREADY,
        lane_data_5_TREADY,
        lane_data_6_TREADY,
        lane_data_7_TREADY,
        lane_data_8_TREADY,
        lane_data_9_TREADY,
        lane_data_10_TREADY,
        lane_data_11_TREADY,
        lane_data_12_TREADY,
        lane_data_13_TREADY,
        lane_data_14_TREADY,
        lane_data_15_TREADY,
        lane_data_0_TDATA,
        lane_data_0_TVALID,
        lane_data_1_TDATA,
        lane_data_1_TVALID,
        lane_data_2_TDATA,
        lane_data_2_TVALID,
        lane_data_3_TDATA,
        lane_data_3_TVALID,
        lane_data_4_TDATA,
        lane_data_4_TVALID,
        lane_data_5_TDATA,
        lane_data_5_TVALID,
        lane_data_6_TDATA,
        lane_data_6_TVALID,
        lane_data_7_TDATA,
        lane_data_7_TVALID,
        lane_data_8_TDATA,
        lane_data_8_TVALID,
        lane_data_9_TDATA,
        lane_data_9_TVALID,
        lane_data_10_TDATA,
        lane_data_10_TVALID,
        lane_data_11_TDATA,
        lane_data_11_TVALID,
        lane_data_12_TDATA,
        lane_data_12_TVALID,
        lane_data_13_TDATA,
        lane_data_13_TVALID,
        lane_data_14_TDATA,
        lane_data_14_TVALID,
        lane_data_15_TDATA,
        lane_data_15_TVALID,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   lane_data_0_TREADY;
input   lane_data_1_TREADY;
input   lane_data_2_TREADY;
input   lane_data_3_TREADY;
input   lane_data_4_TREADY;
input   lane_data_5_TREADY;
input   lane_data_6_TREADY;
input   lane_data_7_TREADY;
input   lane_data_8_TREADY;
input   lane_data_9_TREADY;
input   lane_data_10_TREADY;
input   lane_data_11_TREADY;
input   lane_data_12_TREADY;
input   lane_data_13_TREADY;
input   lane_data_14_TREADY;
input   lane_data_15_TREADY;
output  [31:0] lane_data_0_TDATA;
output   lane_data_0_TVALID;
output  [31:0] lane_data_1_TDATA;
output   lane_data_1_TVALID;
output  [31:0] lane_data_2_TDATA;
output   lane_data_2_TVALID;
output  [31:0] lane_data_3_TDATA;
output   lane_data_3_TVALID;
output  [31:0] lane_data_4_TDATA;
output   lane_data_4_TVALID;
output  [31:0] lane_data_5_TDATA;
output   lane_data_5_TVALID;
output  [31:0] lane_data_6_TDATA;
output   lane_data_6_TVALID;
output  [31:0] lane_data_7_TDATA;
output   lane_data_7_TVALID;
output  [31:0] lane_data_8_TDATA;
output   lane_data_8_TVALID;
output  [31:0] lane_data_9_TDATA;
output   lane_data_9_TVALID;
output  [31:0] lane_data_10_TDATA;
output   lane_data_10_TVALID;
output  [31:0] lane_data_11_TDATA;
output   lane_data_11_TVALID;
output  [31:0] lane_data_12_TDATA;
output   lane_data_12_TVALID;
output  [31:0] lane_data_13_TDATA;
output   lane_data_13_TVALID;
output  [31:0] lane_data_14_TDATA;
output   lane_data_14_TVALID;
output  [31:0] lane_data_15_TDATA;
output   lane_data_15_TVALID;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [15:0] p_read11;
input  [15:0] p_read12;
input  [15:0] p_read13;
input  [15:0] p_read14;
input  [15:0] p_read15;

reg ap_done;
reg ap_idle;
reg ap_ready;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state1_io;
wire    regslice_forward_lane_data_0_U_apdone_blk;
wire    regslice_forward_lane_data_1_U_apdone_blk;
wire    regslice_forward_lane_data_2_U_apdone_blk;
wire    regslice_forward_lane_data_3_U_apdone_blk;
wire    regslice_forward_lane_data_4_U_apdone_blk;
wire    regslice_forward_lane_data_5_U_apdone_blk;
wire    regslice_forward_lane_data_6_U_apdone_blk;
wire    regslice_forward_lane_data_7_U_apdone_blk;
wire    regslice_forward_lane_data_8_U_apdone_blk;
wire    regslice_forward_lane_data_9_U_apdone_blk;
wire    regslice_forward_lane_data_10_U_apdone_blk;
wire    regslice_forward_lane_data_11_U_apdone_blk;
wire    regslice_forward_lane_data_12_U_apdone_blk;
wire    regslice_forward_lane_data_13_U_apdone_blk;
wire    regslice_forward_lane_data_14_U_apdone_blk;
wire    regslice_forward_lane_data_15_U_apdone_blk;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] cycle_V;
reg   [15:0] even_lane_z1_M_real;
reg   [15:0] even_lane_z1_M_imag;
reg   [15:0] even_lane_z1_M_real_1;
reg   [15:0] even_lane_z1_M_imag_1;
reg   [15:0] even_lane_z1_M_real_2;
reg   [15:0] even_lane_z1_M_imag_2;
reg   [15:0] even_lane_z1_M_real_3;
reg   [15:0] even_lane_z1_M_imag_3;
reg   [15:0] even_lane_z1_M_real_4;
reg   [15:0] even_lane_z1_M_imag_4;
reg   [15:0] even_lane_z1_M_real_5;
reg   [15:0] even_lane_z1_M_imag_5;
reg   [15:0] even_lane_z1_M_real_6;
reg   [15:0] even_lane_z1_M_imag_6;
reg   [15:0] even_lane_z1_M_real_7;
reg   [15:0] even_lane_z1_M_imag_7;
reg    delays_Array_M_real_ce0;
reg    delays_Array_M_real_we0;
wire   [15:0] delays_Array_M_real_q0;
reg    delays_Array_M_imag_ce0;
reg    delays_Array_M_imag_we0;
wire   [15:0] delays_Array_M_imag_q0;
reg    delays_Array_M_real_1_ce0;
reg    delays_Array_M_real_1_we0;
wire   [15:0] delays_Array_M_real_1_q0;
reg    delays_Array_M_imag_1_ce0;
reg    delays_Array_M_imag_1_we0;
wire   [15:0] delays_Array_M_imag_1_q0;
reg    delays_Array_M_real_2_ce0;
reg    delays_Array_M_real_2_we0;
wire   [15:0] delays_Array_M_real_2_q0;
reg    delays_Array_M_imag_2_ce0;
reg    delays_Array_M_imag_2_we0;
wire   [15:0] delays_Array_M_imag_2_q0;
reg    delays_Array_M_real_3_ce0;
reg    delays_Array_M_real_3_we0;
wire   [15:0] delays_Array_M_real_3_q0;
reg    delays_Array_M_imag_3_ce0;
reg    delays_Array_M_imag_3_we0;
wire   [15:0] delays_Array_M_imag_3_q0;
reg    delays_Array_M_real_4_ce0;
reg    delays_Array_M_real_4_we0;
wire   [15:0] delays_Array_M_real_4_q0;
reg    delays_Array_M_imag_4_ce0;
reg    delays_Array_M_imag_4_we0;
wire   [15:0] delays_Array_M_imag_4_q0;
reg    delays_Array_M_real_5_ce0;
reg    delays_Array_M_real_5_we0;
wire   [15:0] delays_Array_M_real_5_q0;
reg    delays_Array_M_imag_5_ce0;
reg    delays_Array_M_imag_5_we0;
wire   [15:0] delays_Array_M_imag_5_q0;
reg    delays_Array_M_real_6_ce0;
reg    delays_Array_M_real_6_we0;
wire   [15:0] delays_Array_M_real_6_q0;
reg    delays_Array_M_imag_6_ce0;
reg    delays_Array_M_imag_6_we0;
wire   [15:0] delays_Array_M_imag_6_q0;
reg    delays_Array_M_real_7_ce0;
reg    delays_Array_M_real_7_we0;
wire   [15:0] delays_Array_M_real_7_q0;
reg    delays_Array_M_imag_7_ce0;
reg    delays_Array_M_imag_7_we0;
wire   [15:0] delays_Array_M_imag_7_q0;
reg    delays_Array_M_real_8_ce0;
reg    delays_Array_M_real_8_we0;
wire   [15:0] delays_Array_M_real_8_q0;
reg    delays_Array_M_imag_8_ce0;
reg    delays_Array_M_imag_8_we0;
wire   [15:0] delays_Array_M_imag_8_q0;
reg    delays_Array_M_real_9_ce0;
reg    delays_Array_M_real_9_we0;
wire   [15:0] delays_Array_M_real_9_q0;
reg    delays_Array_M_imag_9_ce0;
reg    delays_Array_M_imag_9_we0;
wire   [15:0] delays_Array_M_imag_9_q0;
reg    delays_Array_M_real_10_ce0;
reg    delays_Array_M_real_10_we0;
wire   [15:0] delays_Array_M_real_10_q0;
reg    delays_Array_M_imag_10_ce0;
reg    delays_Array_M_imag_10_we0;
wire   [15:0] delays_Array_M_imag_10_q0;
reg    delays_Array_M_real_11_ce0;
reg    delays_Array_M_real_11_we0;
wire   [15:0] delays_Array_M_real_11_q0;
reg    delays_Array_M_imag_11_ce0;
reg    delays_Array_M_imag_11_we0;
wire   [15:0] delays_Array_M_imag_11_q0;
reg    delays_Array_M_real_12_ce0;
reg    delays_Array_M_real_12_we0;
wire   [15:0] delays_Array_M_real_12_q0;
reg    delays_Array_M_imag_12_ce0;
reg    delays_Array_M_imag_12_we0;
wire   [15:0] delays_Array_M_imag_12_q0;
reg    delays_Array_M_real_13_ce0;
reg    delays_Array_M_real_13_we0;
wire   [15:0] delays_Array_M_real_13_q0;
reg    delays_Array_M_imag_13_ce0;
reg    delays_Array_M_imag_13_we0;
wire   [15:0] delays_Array_M_imag_13_q0;
reg    delays_Array_M_real_14_ce0;
reg    delays_Array_M_real_14_we0;
wire   [15:0] delays_Array_M_real_14_q0;
reg    delays_Array_M_imag_14_ce0;
reg    delays_Array_M_imag_14_we0;
wire   [15:0] delays_Array_M_imag_14_q0;
reg    delays_Array_M_real_15_ce0;
reg    delays_Array_M_real_15_we0;
wire   [15:0] delays_Array_M_real_15_q0;
reg    delays_Array_M_imag_15_ce0;
reg    delays_Array_M_imag_15_we0;
wire   [15:0] delays_Array_M_imag_15_q0;
reg    lane_data_0_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    lane_data_1_TDATA_blk_n;
reg    lane_data_2_TDATA_blk_n;
reg    lane_data_3_TDATA_blk_n;
reg    lane_data_4_TDATA_blk_n;
reg    lane_data_5_TDATA_blk_n;
reg    lane_data_6_TDATA_blk_n;
reg    lane_data_7_TDATA_blk_n;
reg    lane_data_8_TDATA_blk_n;
reg    lane_data_9_TDATA_blk_n;
reg    lane_data_10_TDATA_blk_n;
reg    lane_data_11_TDATA_blk_n;
reg    lane_data_12_TDATA_blk_n;
reg    lane_data_13_TDATA_blk_n;
reg    lane_data_14_TDATA_blk_n;
reg    lane_data_15_TDATA_blk_n;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] xor_ln114_fu_464_p2;
wire   [15:0] select_ln18_fu_490_p3;
wire   [15:0] select_ln18_1_fu_498_p3;
wire   [15:0] select_ln18_4_fu_600_p3;
wire   [15:0] select_ln18_5_fu_608_p3;
wire   [15:0] select_ln18_8_fu_710_p3;
wire   [15:0] select_ln18_9_fu_718_p3;
wire   [15:0] select_ln18_12_fu_820_p3;
wire   [15:0] select_ln18_13_fu_828_p3;
wire   [15:0] select_ln18_16_fu_930_p3;
wire   [15:0] select_ln18_17_fu_938_p3;
wire   [15:0] select_ln18_20_fu_1040_p3;
wire   [15:0] select_ln18_21_fu_1048_p3;
wire   [15:0] select_ln18_24_fu_1150_p3;
wire   [15:0] select_ln18_25_fu_1158_p3;
wire   [15:0] select_ln18_28_fu_1260_p3;
wire   [15:0] select_ln18_29_fu_1268_p3;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] select_ln18_3_fu_563_p3;
wire   [15:0] select_ln18_2_fu_555_p3;
wire   [15:0] select_ln18_7_fu_673_p3;
wire   [15:0] select_ln18_6_fu_665_p3;
wire   [15:0] select_ln18_11_fu_783_p3;
wire   [15:0] select_ln18_10_fu_775_p3;
wire   [15:0] select_ln18_15_fu_893_p3;
wire   [15:0] select_ln18_14_fu_885_p3;
wire   [15:0] select_ln18_19_fu_1003_p3;
wire   [15:0] select_ln18_18_fu_995_p3;
wire   [15:0] select_ln18_23_fu_1113_p3;
wire   [15:0] select_ln18_22_fu_1105_p3;
wire   [15:0] select_ln18_27_fu_1223_p3;
wire   [15:0] select_ln18_26_fu_1215_p3;
wire   [15:0] select_ln18_31_fu_1333_p3;
wire   [15:0] select_ln18_30_fu_1325_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] lane_data_0_TDATA_int;
reg    lane_data_0_TVALID_int;
wire    lane_data_0_TREADY_int;
wire    regslice_forward_lane_data_0_U_vld_out;
wire   [31:0] lane_data_1_TDATA_int;
reg    lane_data_1_TVALID_int;
wire    lane_data_1_TREADY_int;
wire    regslice_forward_lane_data_1_U_vld_out;
wire   [31:0] lane_data_2_TDATA_int;
reg    lane_data_2_TVALID_int;
wire    lane_data_2_TREADY_int;
wire    regslice_forward_lane_data_2_U_vld_out;
wire   [31:0] lane_data_3_TDATA_int;
reg    lane_data_3_TVALID_int;
wire    lane_data_3_TREADY_int;
wire    regslice_forward_lane_data_3_U_vld_out;
wire   [31:0] lane_data_4_TDATA_int;
reg    lane_data_4_TVALID_int;
wire    lane_data_4_TREADY_int;
wire    regslice_forward_lane_data_4_U_vld_out;
wire   [31:0] lane_data_5_TDATA_int;
reg    lane_data_5_TVALID_int;
wire    lane_data_5_TREADY_int;
wire    regslice_forward_lane_data_5_U_vld_out;
wire   [31:0] lane_data_6_TDATA_int;
reg    lane_data_6_TVALID_int;
wire    lane_data_6_TREADY_int;
wire    regslice_forward_lane_data_6_U_vld_out;
wire   [31:0] lane_data_7_TDATA_int;
reg    lane_data_7_TVALID_int;
wire    lane_data_7_TREADY_int;
wire    regslice_forward_lane_data_7_U_vld_out;
wire   [31:0] lane_data_8_TDATA_int;
reg    lane_data_8_TVALID_int;
wire    lane_data_8_TREADY_int;
wire    regslice_forward_lane_data_8_U_vld_out;
wire   [31:0] lane_data_9_TDATA_int;
reg    lane_data_9_TVALID_int;
wire    lane_data_9_TREADY_int;
wire    regslice_forward_lane_data_9_U_vld_out;
wire   [31:0] lane_data_10_TDATA_int;
reg    lane_data_10_TVALID_int;
wire    lane_data_10_TREADY_int;
wire    regslice_forward_lane_data_10_U_vld_out;
wire   [31:0] lane_data_11_TDATA_int;
reg    lane_data_11_TVALID_int;
wire    lane_data_11_TREADY_int;
wire    regslice_forward_lane_data_11_U_vld_out;
wire   [31:0] lane_data_12_TDATA_int;
reg    lane_data_12_TVALID_int;
wire    lane_data_12_TREADY_int;
wire    regslice_forward_lane_data_12_U_vld_out;
wire   [31:0] lane_data_13_TDATA_int;
reg    lane_data_13_TVALID_int;
wire    lane_data_13_TREADY_int;
wire    regslice_forward_lane_data_13_U_vld_out;
wire   [31:0] lane_data_14_TDATA_int;
reg    lane_data_14_TVALID_int;
wire    lane_data_14_TREADY_int;
wire    regslice_forward_lane_data_14_U_vld_out;
wire   [31:0] lane_data_15_TDATA_int;
reg    lane_data_15_TVALID_int;
wire    lane_data_15_TREADY_int;
wire    regslice_forward_lane_data_15_U_vld_out;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 cycle_V = 1'd0;
#0 even_lane_z1_M_real = 16'd0;
#0 even_lane_z1_M_imag = 16'd0;
#0 even_lane_z1_M_real_1 = 16'd0;
#0 even_lane_z1_M_imag_1 = 16'd0;
#0 even_lane_z1_M_real_2 = 16'd0;
#0 even_lane_z1_M_imag_2 = 16'd0;
#0 even_lane_z1_M_real_3 = 16'd0;
#0 even_lane_z1_M_imag_3 = 16'd0;
#0 even_lane_z1_M_real_4 = 16'd0;
#0 even_lane_z1_M_imag_4 = 16'd0;
#0 even_lane_z1_M_real_5 = 16'd0;
#0 even_lane_z1_M_imag_5 = 16'd0;
#0 even_lane_z1_M_real_6 = 16'd0;
#0 even_lane_z1_M_imag_6 = 16'd0;
#0 even_lane_z1_M_real_7 = 16'd0;
#0 even_lane_z1_M_imag_7 = 16'd0;
end

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_ce0),
    .we0(delays_Array_M_real_we0),
    .d0(p_read8),
    .q0(delays_Array_M_real_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_ce0),
    .we0(delays_Array_M_imag_we0),
    .d0(p_read),
    .q0(delays_Array_M_imag_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_1_ce0),
    .we0(delays_Array_M_real_1_we0),
    .d0(p_read8),
    .q0(delays_Array_M_real_1_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_1_ce0),
    .we0(delays_Array_M_imag_1_we0),
    .d0(p_read),
    .q0(delays_Array_M_imag_1_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_2_ce0),
    .we0(delays_Array_M_real_2_we0),
    .d0(p_read9),
    .q0(delays_Array_M_real_2_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_2_ce0),
    .we0(delays_Array_M_imag_2_we0),
    .d0(p_read1),
    .q0(delays_Array_M_imag_2_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_3_ce0),
    .we0(delays_Array_M_real_3_we0),
    .d0(p_read9),
    .q0(delays_Array_M_real_3_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_3_ce0),
    .we0(delays_Array_M_imag_3_we0),
    .d0(p_read1),
    .q0(delays_Array_M_imag_3_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_4_ce0),
    .we0(delays_Array_M_real_4_we0),
    .d0(p_read10),
    .q0(delays_Array_M_real_4_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_4_ce0),
    .we0(delays_Array_M_imag_4_we0),
    .d0(p_read2),
    .q0(delays_Array_M_imag_4_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_5_ce0),
    .we0(delays_Array_M_real_5_we0),
    .d0(p_read10),
    .q0(delays_Array_M_real_5_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_5_ce0),
    .we0(delays_Array_M_imag_5_we0),
    .d0(p_read2),
    .q0(delays_Array_M_imag_5_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_6_ce0),
    .we0(delays_Array_M_real_6_we0),
    .d0(p_read11),
    .q0(delays_Array_M_real_6_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_6_ce0),
    .we0(delays_Array_M_imag_6_we0),
    .d0(p_read3),
    .q0(delays_Array_M_imag_6_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_7_ce0),
    .we0(delays_Array_M_real_7_we0),
    .d0(p_read11),
    .q0(delays_Array_M_real_7_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_7_ce0),
    .we0(delays_Array_M_imag_7_we0),
    .d0(p_read3),
    .q0(delays_Array_M_imag_7_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_8_ce0),
    .we0(delays_Array_M_real_8_we0),
    .d0(p_read12),
    .q0(delays_Array_M_real_8_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_8_ce0),
    .we0(delays_Array_M_imag_8_we0),
    .d0(p_read4),
    .q0(delays_Array_M_imag_8_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_9_ce0),
    .we0(delays_Array_M_real_9_we0),
    .d0(p_read12),
    .q0(delays_Array_M_real_9_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_9_ce0),
    .we0(delays_Array_M_imag_9_we0),
    .d0(p_read4),
    .q0(delays_Array_M_imag_9_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_10_ce0),
    .we0(delays_Array_M_real_10_we0),
    .d0(p_read13),
    .q0(delays_Array_M_real_10_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_10_ce0),
    .we0(delays_Array_M_imag_10_we0),
    .d0(p_read5),
    .q0(delays_Array_M_imag_10_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_11_ce0),
    .we0(delays_Array_M_real_11_we0),
    .d0(p_read13),
    .q0(delays_Array_M_real_11_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_11_ce0),
    .we0(delays_Array_M_imag_11_we0),
    .d0(p_read5),
    .q0(delays_Array_M_imag_11_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_12_ce0),
    .we0(delays_Array_M_real_12_we0),
    .d0(p_read14),
    .q0(delays_Array_M_real_12_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_12_ce0),
    .we0(delays_Array_M_imag_12_we0),
    .d0(p_read6),
    .q0(delays_Array_M_imag_12_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_13_ce0),
    .we0(delays_Array_M_real_13_we0),
    .d0(p_read14),
    .q0(delays_Array_M_real_13_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_13_ce0),
    .we0(delays_Array_M_imag_13_we0),
    .d0(p_read6),
    .q0(delays_Array_M_imag_13_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_14_ce0),
    .we0(delays_Array_M_real_14_we0),
    .d0(p_read15),
    .q0(delays_Array_M_real_14_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_14_ce0),
    .we0(delays_Array_M_imag_14_we0),
    .d0(p_read7),
    .q0(delays_Array_M_imag_14_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_real_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_real_15_ce0),
    .we0(delays_Array_M_real_15_we0),
    .d0(p_read15),
    .q0(delays_Array_M_real_15_q0)
);

process_lanes_delbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
delays_Array_M_imag_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(7'd127),
    .ce0(delays_Array_M_imag_15_ce0),
    .we0(delays_Array_M_imag_15_we0),
    .d0(p_read7),
    .q0(delays_Array_M_imag_15_q0)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_0_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_0_TDATA_int),
    .vld_in(lane_data_0_TVALID_int),
    .ack_in(lane_data_0_TREADY_int),
    .data_out(lane_data_0_TDATA),
    .vld_out(regslice_forward_lane_data_0_U_vld_out),
    .ack_out(lane_data_0_TREADY),
    .apdone_blk(regslice_forward_lane_data_0_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_1_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_1_TDATA_int),
    .vld_in(lane_data_1_TVALID_int),
    .ack_in(lane_data_1_TREADY_int),
    .data_out(lane_data_1_TDATA),
    .vld_out(regslice_forward_lane_data_1_U_vld_out),
    .ack_out(lane_data_1_TREADY),
    .apdone_blk(regslice_forward_lane_data_1_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_2_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_2_TDATA_int),
    .vld_in(lane_data_2_TVALID_int),
    .ack_in(lane_data_2_TREADY_int),
    .data_out(lane_data_2_TDATA),
    .vld_out(regslice_forward_lane_data_2_U_vld_out),
    .ack_out(lane_data_2_TREADY),
    .apdone_blk(regslice_forward_lane_data_2_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_3_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_3_TDATA_int),
    .vld_in(lane_data_3_TVALID_int),
    .ack_in(lane_data_3_TREADY_int),
    .data_out(lane_data_3_TDATA),
    .vld_out(regslice_forward_lane_data_3_U_vld_out),
    .ack_out(lane_data_3_TREADY),
    .apdone_blk(regslice_forward_lane_data_3_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_4_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_4_TDATA_int),
    .vld_in(lane_data_4_TVALID_int),
    .ack_in(lane_data_4_TREADY_int),
    .data_out(lane_data_4_TDATA),
    .vld_out(regslice_forward_lane_data_4_U_vld_out),
    .ack_out(lane_data_4_TREADY),
    .apdone_blk(regslice_forward_lane_data_4_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_5_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_5_TDATA_int),
    .vld_in(lane_data_5_TVALID_int),
    .ack_in(lane_data_5_TREADY_int),
    .data_out(lane_data_5_TDATA),
    .vld_out(regslice_forward_lane_data_5_U_vld_out),
    .ack_out(lane_data_5_TREADY),
    .apdone_blk(regslice_forward_lane_data_5_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_6_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_6_TDATA_int),
    .vld_in(lane_data_6_TVALID_int),
    .ack_in(lane_data_6_TREADY_int),
    .data_out(lane_data_6_TDATA),
    .vld_out(regslice_forward_lane_data_6_U_vld_out),
    .ack_out(lane_data_6_TREADY),
    .apdone_blk(regslice_forward_lane_data_6_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_7_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_7_TDATA_int),
    .vld_in(lane_data_7_TVALID_int),
    .ack_in(lane_data_7_TREADY_int),
    .data_out(lane_data_7_TDATA),
    .vld_out(regslice_forward_lane_data_7_U_vld_out),
    .ack_out(lane_data_7_TREADY),
    .apdone_blk(regslice_forward_lane_data_7_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_8_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_8_TDATA_int),
    .vld_in(lane_data_8_TVALID_int),
    .ack_in(lane_data_8_TREADY_int),
    .data_out(lane_data_8_TDATA),
    .vld_out(regslice_forward_lane_data_8_U_vld_out),
    .ack_out(lane_data_8_TREADY),
    .apdone_blk(regslice_forward_lane_data_8_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_9_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_9_TDATA_int),
    .vld_in(lane_data_9_TVALID_int),
    .ack_in(lane_data_9_TREADY_int),
    .data_out(lane_data_9_TDATA),
    .vld_out(regslice_forward_lane_data_9_U_vld_out),
    .ack_out(lane_data_9_TREADY),
    .apdone_blk(regslice_forward_lane_data_9_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_10_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_10_TDATA_int),
    .vld_in(lane_data_10_TVALID_int),
    .ack_in(lane_data_10_TREADY_int),
    .data_out(lane_data_10_TDATA),
    .vld_out(regslice_forward_lane_data_10_U_vld_out),
    .ack_out(lane_data_10_TREADY),
    .apdone_blk(regslice_forward_lane_data_10_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_11_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_11_TDATA_int),
    .vld_in(lane_data_11_TVALID_int),
    .ack_in(lane_data_11_TREADY_int),
    .data_out(lane_data_11_TDATA),
    .vld_out(regslice_forward_lane_data_11_U_vld_out),
    .ack_out(lane_data_11_TREADY),
    .apdone_blk(regslice_forward_lane_data_11_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_12_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_12_TDATA_int),
    .vld_in(lane_data_12_TVALID_int),
    .ack_in(lane_data_12_TREADY_int),
    .data_out(lane_data_12_TDATA),
    .vld_out(regslice_forward_lane_data_12_U_vld_out),
    .ack_out(lane_data_12_TREADY),
    .apdone_blk(regslice_forward_lane_data_12_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_13_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_13_TDATA_int),
    .vld_in(lane_data_13_TVALID_int),
    .ack_in(lane_data_13_TREADY_int),
    .data_out(lane_data_13_TDATA),
    .vld_out(regslice_forward_lane_data_13_U_vld_out),
    .ack_out(lane_data_13_TREADY),
    .apdone_blk(regslice_forward_lane_data_13_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_14_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_14_TDATA_int),
    .vld_in(lane_data_14_TVALID_int),
    .ack_in(lane_data_14_TREADY_int),
    .data_out(lane_data_14_TDATA),
    .vld_out(regslice_forward_lane_data_14_U_vld_out),
    .ack_out(lane_data_14_TREADY),
    .apdone_blk(regslice_forward_lane_data_14_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_data_15_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(lane_data_15_TDATA_int),
    .vld_in(lane_data_15_TVALID_int),
    .ack_in(lane_data_15_TREADY_int),
    .data_out(lane_data_15_TDATA),
    .vld_out(regslice_forward_lane_data_15_U_vld_out),
    .ack_out(lane_data_15_TREADY),
    .apdone_blk(regslice_forward_lane_data_15_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cycle_V <= xor_ln114_fu_464_p2;
        even_lane_z1_M_imag <= select_ln18_1_fu_498_p3;
        even_lane_z1_M_imag_1 <= select_ln18_5_fu_608_p3;
        even_lane_z1_M_imag_2 <= select_ln18_9_fu_718_p3;
        even_lane_z1_M_imag_3 <= select_ln18_13_fu_828_p3;
        even_lane_z1_M_imag_4 <= select_ln18_17_fu_938_p3;
        even_lane_z1_M_imag_5 <= select_ln18_21_fu_1048_p3;
        even_lane_z1_M_imag_6 <= select_ln18_25_fu_1158_p3;
        even_lane_z1_M_imag_7 <= select_ln18_29_fu_1268_p3;
        even_lane_z1_M_real <= select_ln18_fu_490_p3;
        even_lane_z1_M_real_1 <= select_ln18_4_fu_600_p3;
        even_lane_z1_M_real_2 <= select_ln18_8_fu_710_p3;
        even_lane_z1_M_real_3 <= select_ln18_12_fu_820_p3;
        even_lane_z1_M_real_4 <= select_ln18_16_fu_930_p3;
        even_lane_z1_M_real_5 <= select_ln18_20_fu_1040_p3;
        even_lane_z1_M_real_6 <= select_ln18_24_fu_1150_p3;
        even_lane_z1_M_real_7 <= select_ln18_28_fu_1260_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_10_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_10_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_11_ce0 = cycle_V;
    end else begin
        delays_Array_M_imag_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_11_we0 = cycle_V;
    end else begin
        delays_Array_M_imag_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_12_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_12_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_13_ce0 = cycle_V;
    end else begin
        delays_Array_M_imag_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_13_we0 = cycle_V;
    end else begin
        delays_Array_M_imag_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_14_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_14_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_15_ce0 = cycle_V;
    end else begin
        delays_Array_M_imag_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_15_we0 = cycle_V;
    end else begin
        delays_Array_M_imag_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_1_ce0 = cycle_V;
    end else begin
        delays_Array_M_imag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_1_we0 = cycle_V;
    end else begin
        delays_Array_M_imag_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_2_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_2_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_3_ce0 = cycle_V;
    end else begin
        delays_Array_M_imag_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_3_we0 = cycle_V;
    end else begin
        delays_Array_M_imag_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_4_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_4_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_5_ce0 = cycle_V;
    end else begin
        delays_Array_M_imag_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_5_we0 = cycle_V;
    end else begin
        delays_Array_M_imag_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_6_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_6_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_7_ce0 = cycle_V;
    end else begin
        delays_Array_M_imag_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_7_we0 = cycle_V;
    end else begin
        delays_Array_M_imag_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_8_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_8_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_9_ce0 = cycle_V;
    end else begin
        delays_Array_M_imag_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_9_we0 = cycle_V;
    end else begin
        delays_Array_M_imag_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_imag_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_10_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_10_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_11_ce0 = cycle_V;
    end else begin
        delays_Array_M_real_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_11_we0 = cycle_V;
    end else begin
        delays_Array_M_real_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_12_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_12_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_13_ce0 = cycle_V;
    end else begin
        delays_Array_M_real_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_13_we0 = cycle_V;
    end else begin
        delays_Array_M_real_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_14_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_14_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_15_ce0 = cycle_V;
    end else begin
        delays_Array_M_real_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_15_we0 = cycle_V;
    end else begin
        delays_Array_M_real_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_1_ce0 = cycle_V;
    end else begin
        delays_Array_M_real_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_1_we0 = cycle_V;
    end else begin
        delays_Array_M_real_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_2_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_2_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_3_ce0 = cycle_V;
    end else begin
        delays_Array_M_real_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_3_we0 = cycle_V;
    end else begin
        delays_Array_M_real_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_4_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_4_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_5_ce0 = cycle_V;
    end else begin
        delays_Array_M_real_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_5_we0 = cycle_V;
    end else begin
        delays_Array_M_real_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_6_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_6_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_7_ce0 = cycle_V;
    end else begin
        delays_Array_M_real_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_7_we0 = cycle_V;
    end else begin
        delays_Array_M_real_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_8_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_8_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_9_ce0 = cycle_V;
    end else begin
        delays_Array_M_real_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_9_we0 = cycle_V;
    end else begin
        delays_Array_M_real_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_ce0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delays_Array_M_real_we0 = xor_ln114_fu_464_p2;
    end else begin
        delays_Array_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_0_TDATA_blk_n = lane_data_0_TREADY_int;
    end else begin
        lane_data_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_0_TVALID_int = 1'b1;
    end else begin
        lane_data_0_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_10_TDATA_blk_n = lane_data_10_TREADY_int;
    end else begin
        lane_data_10_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_10_TVALID_int = 1'b1;
    end else begin
        lane_data_10_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_11_TDATA_blk_n = lane_data_11_TREADY_int;
    end else begin
        lane_data_11_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_11_TVALID_int = 1'b1;
    end else begin
        lane_data_11_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_12_TDATA_blk_n = lane_data_12_TREADY_int;
    end else begin
        lane_data_12_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_12_TVALID_int = 1'b1;
    end else begin
        lane_data_12_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_13_TDATA_blk_n = lane_data_13_TREADY_int;
    end else begin
        lane_data_13_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_13_TVALID_int = 1'b1;
    end else begin
        lane_data_13_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_14_TDATA_blk_n = lane_data_14_TREADY_int;
    end else begin
        lane_data_14_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_14_TVALID_int = 1'b1;
    end else begin
        lane_data_14_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_15_TDATA_blk_n = lane_data_15_TREADY_int;
    end else begin
        lane_data_15_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_15_TVALID_int = 1'b1;
    end else begin
        lane_data_15_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_1_TDATA_blk_n = lane_data_1_TREADY_int;
    end else begin
        lane_data_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_1_TVALID_int = 1'b1;
    end else begin
        lane_data_1_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_2_TDATA_blk_n = lane_data_2_TREADY_int;
    end else begin
        lane_data_2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_2_TVALID_int = 1'b1;
    end else begin
        lane_data_2_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_3_TDATA_blk_n = lane_data_3_TREADY_int;
    end else begin
        lane_data_3_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_3_TVALID_int = 1'b1;
    end else begin
        lane_data_3_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_4_TDATA_blk_n = lane_data_4_TREADY_int;
    end else begin
        lane_data_4_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_4_TVALID_int = 1'b1;
    end else begin
        lane_data_4_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_5_TDATA_blk_n = lane_data_5_TREADY_int;
    end else begin
        lane_data_5_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_5_TVALID_int = 1'b1;
    end else begin
        lane_data_5_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_6_TDATA_blk_n = lane_data_6_TREADY_int;
    end else begin
        lane_data_6_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_6_TVALID_int = 1'b1;
    end else begin
        lane_data_6_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_7_TDATA_blk_n = lane_data_7_TREADY_int;
    end else begin
        lane_data_7_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_7_TVALID_int = 1'b1;
    end else begin
        lane_data_7_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_8_TDATA_blk_n = lane_data_8_TREADY_int;
    end else begin
        lane_data_8_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_8_TVALID_int = 1'b1;
    end else begin
        lane_data_8_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lane_data_9_TDATA_blk_n = lane_data_9_TREADY_int;
    end else begin
        lane_data_9_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lane_data_9_TVALID_int = 1'b1;
    end else begin
        lane_data_9_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((regslice_forward_lane_data_4_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_3_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_2_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_1_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_0_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_15_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_14_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_13_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_12_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_11_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_10_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_9_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_8_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_7_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_6_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_5_U_apdone_blk == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (1'b1 == ap_block_state1_io) | (ap_done_reg == 1'b1))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((regslice_forward_lane_data_4_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_3_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_2_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_1_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_0_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_15_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_14_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_13_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_12_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_11_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_10_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_9_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_8_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_7_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_6_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_5_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state2_io))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (1'b1 == ap_block_state1_io) | (ap_done_reg == 1'b1))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((regslice_forward_lane_data_4_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_3_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_2_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_1_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_0_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_15_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_14_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_13_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_12_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_11_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_10_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_9_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_8_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_7_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_6_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_5_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state2_io))));
end

always @ (*) begin
    ap_block_state1_io = ((lane_data_3_TREADY_int == 1'b0) | (lane_data_2_TREADY_int == 1'b0) | (lane_data_1_TREADY_int == 1'b0) | (lane_data_0_TREADY_int == 1'b0) | (lane_data_15_TREADY_int == 1'b0) | (lane_data_14_TREADY_int == 1'b0) | (lane_data_13_TREADY_int == 1'b0) | (lane_data_12_TREADY_int == 1'b0) | (lane_data_11_TREADY_int == 1'b0) | (lane_data_10_TREADY_int == 1'b0) | (lane_data_9_TREADY_int == 1'b0) | (lane_data_8_TREADY_int == 1'b0) | (lane_data_7_TREADY_int == 1'b0) | (lane_data_6_TREADY_int == 1'b0) | (lane_data_5_TREADY_int == 1'b0) | (lane_data_4_TREADY_int == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_io = ((lane_data_3_TREADY_int == 1'b0) | (lane_data_2_TREADY_int == 1'b0) | (lane_data_1_TREADY_int == 1'b0) | (lane_data_0_TREADY_int == 1'b0) | (lane_data_15_TREADY_int == 1'b0) | (lane_data_14_TREADY_int == 1'b0) | (lane_data_13_TREADY_int == 1'b0) | (lane_data_12_TREADY_int == 1'b0) | (lane_data_11_TREADY_int == 1'b0) | (lane_data_10_TREADY_int == 1'b0) | (lane_data_9_TREADY_int == 1'b0) | (lane_data_8_TREADY_int == 1'b0) | (lane_data_7_TREADY_int == 1'b0) | (lane_data_6_TREADY_int == 1'b0) | (lane_data_5_TREADY_int == 1'b0) | (lane_data_4_TREADY_int == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((regslice_forward_lane_data_4_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_3_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_2_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_1_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_0_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_15_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_14_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_13_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_12_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_11_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_10_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_9_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_8_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_7_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_6_U_apdone_blk == 1'b1) | (regslice_forward_lane_data_5_U_apdone_blk == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign lane_data_0_TDATA_int = {{even_lane_z1_M_imag}, {even_lane_z1_M_real}};

assign lane_data_0_TVALID = regslice_forward_lane_data_0_U_vld_out;

assign lane_data_10_TDATA_int = {{even_lane_z1_M_imag_5}, {even_lane_z1_M_real_5}};

assign lane_data_10_TVALID = regslice_forward_lane_data_10_U_vld_out;

assign lane_data_11_TDATA_int = {{select_ln18_23_fu_1113_p3}, {select_ln18_22_fu_1105_p3}};

assign lane_data_11_TVALID = regslice_forward_lane_data_11_U_vld_out;

assign lane_data_12_TDATA_int = {{even_lane_z1_M_imag_6}, {even_lane_z1_M_real_6}};

assign lane_data_12_TVALID = regslice_forward_lane_data_12_U_vld_out;

assign lane_data_13_TDATA_int = {{select_ln18_27_fu_1223_p3}, {select_ln18_26_fu_1215_p3}};

assign lane_data_13_TVALID = regslice_forward_lane_data_13_U_vld_out;

assign lane_data_14_TDATA_int = {{even_lane_z1_M_imag_7}, {even_lane_z1_M_real_7}};

assign lane_data_14_TVALID = regslice_forward_lane_data_14_U_vld_out;

assign lane_data_15_TDATA_int = {{select_ln18_31_fu_1333_p3}, {select_ln18_30_fu_1325_p3}};

assign lane_data_15_TVALID = regslice_forward_lane_data_15_U_vld_out;

assign lane_data_1_TDATA_int = {{select_ln18_3_fu_563_p3}, {select_ln18_2_fu_555_p3}};

assign lane_data_1_TVALID = regslice_forward_lane_data_1_U_vld_out;

assign lane_data_2_TDATA_int = {{even_lane_z1_M_imag_1}, {even_lane_z1_M_real_1}};

assign lane_data_2_TVALID = regslice_forward_lane_data_2_U_vld_out;

assign lane_data_3_TDATA_int = {{select_ln18_7_fu_673_p3}, {select_ln18_6_fu_665_p3}};

assign lane_data_3_TVALID = regslice_forward_lane_data_3_U_vld_out;

assign lane_data_4_TDATA_int = {{even_lane_z1_M_imag_2}, {even_lane_z1_M_real_2}};

assign lane_data_4_TVALID = regslice_forward_lane_data_4_U_vld_out;

assign lane_data_5_TDATA_int = {{select_ln18_11_fu_783_p3}, {select_ln18_10_fu_775_p3}};

assign lane_data_5_TVALID = regslice_forward_lane_data_5_U_vld_out;

assign lane_data_6_TDATA_int = {{even_lane_z1_M_imag_3}, {even_lane_z1_M_real_3}};

assign lane_data_6_TVALID = regslice_forward_lane_data_6_U_vld_out;

assign lane_data_7_TDATA_int = {{select_ln18_15_fu_893_p3}, {select_ln18_14_fu_885_p3}};

assign lane_data_7_TVALID = regslice_forward_lane_data_7_U_vld_out;

assign lane_data_8_TDATA_int = {{even_lane_z1_M_imag_4}, {even_lane_z1_M_real_4}};

assign lane_data_8_TVALID = regslice_forward_lane_data_8_U_vld_out;

assign lane_data_9_TDATA_int = {{select_ln18_19_fu_1003_p3}, {select_ln18_18_fu_995_p3}};

assign lane_data_9_TVALID = regslice_forward_lane_data_9_U_vld_out;

assign select_ln18_10_fu_775_p3 = ((cycle_V[0:0] === 1'b1) ? p_read10 : delays_Array_M_real_5_q0);

assign select_ln18_11_fu_783_p3 = ((cycle_V[0:0] === 1'b1) ? p_read2 : delays_Array_M_imag_5_q0);

assign select_ln18_12_fu_820_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_real_6_q0 : p_read11);

assign select_ln18_13_fu_828_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_imag_6_q0 : p_read3);

assign select_ln18_14_fu_885_p3 = ((cycle_V[0:0] === 1'b1) ? p_read11 : delays_Array_M_real_7_q0);

assign select_ln18_15_fu_893_p3 = ((cycle_V[0:0] === 1'b1) ? p_read3 : delays_Array_M_imag_7_q0);

assign select_ln18_16_fu_930_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_real_8_q0 : p_read12);

assign select_ln18_17_fu_938_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_imag_8_q0 : p_read4);

assign select_ln18_18_fu_995_p3 = ((cycle_V[0:0] === 1'b1) ? p_read12 : delays_Array_M_real_9_q0);

assign select_ln18_19_fu_1003_p3 = ((cycle_V[0:0] === 1'b1) ? p_read4 : delays_Array_M_imag_9_q0);

assign select_ln18_1_fu_498_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_imag_q0 : p_read);

assign select_ln18_20_fu_1040_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_real_10_q0 : p_read13);

assign select_ln18_21_fu_1048_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_imag_10_q0 : p_read5);

assign select_ln18_22_fu_1105_p3 = ((cycle_V[0:0] === 1'b1) ? p_read13 : delays_Array_M_real_11_q0);

assign select_ln18_23_fu_1113_p3 = ((cycle_V[0:0] === 1'b1) ? p_read5 : delays_Array_M_imag_11_q0);

assign select_ln18_24_fu_1150_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_real_12_q0 : p_read14);

assign select_ln18_25_fu_1158_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_imag_12_q0 : p_read6);

assign select_ln18_26_fu_1215_p3 = ((cycle_V[0:0] === 1'b1) ? p_read14 : delays_Array_M_real_13_q0);

assign select_ln18_27_fu_1223_p3 = ((cycle_V[0:0] === 1'b1) ? p_read6 : delays_Array_M_imag_13_q0);

assign select_ln18_28_fu_1260_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_real_14_q0 : p_read15);

assign select_ln18_29_fu_1268_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_imag_14_q0 : p_read7);

assign select_ln18_2_fu_555_p3 = ((cycle_V[0:0] === 1'b1) ? p_read8 : delays_Array_M_real_1_q0);

assign select_ln18_30_fu_1325_p3 = ((cycle_V[0:0] === 1'b1) ? p_read15 : delays_Array_M_real_15_q0);

assign select_ln18_31_fu_1333_p3 = ((cycle_V[0:0] === 1'b1) ? p_read7 : delays_Array_M_imag_15_q0);

assign select_ln18_3_fu_563_p3 = ((cycle_V[0:0] === 1'b1) ? p_read : delays_Array_M_imag_1_q0);

assign select_ln18_4_fu_600_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_real_2_q0 : p_read9);

assign select_ln18_5_fu_608_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_imag_2_q0 : p_read1);

assign select_ln18_6_fu_665_p3 = ((cycle_V[0:0] === 1'b1) ? p_read9 : delays_Array_M_real_3_q0);

assign select_ln18_7_fu_673_p3 = ((cycle_V[0:0] === 1'b1) ? p_read1 : delays_Array_M_imag_3_q0);

assign select_ln18_8_fu_710_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_real_4_q0 : p_read10);

assign select_ln18_9_fu_718_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_imag_4_q0 : p_read2);

assign select_ln18_fu_490_p3 = ((cycle_V[0:0] === 1'b1) ? delays_Array_M_real_q0 : p_read8);

assign xor_ln114_fu_464_p2 = (cycle_V ^ 1'd1);

endmodule //process_lanes
