$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  2 # in_x [1:0] $end
  $var wire  2 $ in_y [1:0] $end
  $var wire  2 % out_s [1:0] $end
  $scope module add_datastream_1 $end
   $var wire  2 # in_x [1:0] $end
   $var wire  2 $ in_y [1:0] $end
   $var wire  2 % out_s [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00 #
b00 $
b00 %
#2
b01 $
b01 %
#3
b10 $
b10 %
#4
b11 $
b11 %
#5
b01 #
b00 $
b01 %
#6
b01 $
b10 %
#7
b10 $
b11 %
#8
b11 $
b00 %
#9
b10 #
b00 $
b10 %
#10
b01 $
b11 %
#11
b10 $
b00 %
#12
b11 $
b01 %
#13
b11 #
b00 $
b11 %
#14
b01 $
b00 %
#15
b10 $
b01 %
#16
b11 $
b10 %
#17
