#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* RPM */
RPM__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
RPM__0__MASK EQU 0x40
RPM__0__PC EQU CYREG_PRT2_PC6
RPM__0__PORT EQU 2
RPM__0__SHIFT EQU 6
RPM__AG EQU CYREG_PRT2_AG
RPM__AMUX EQU CYREG_PRT2_AMUX
RPM__BIE EQU CYREG_PRT2_BIE
RPM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RPM__BYP EQU CYREG_PRT2_BYP
RPM__CTL EQU CYREG_PRT2_CTL
RPM__DM0 EQU CYREG_PRT2_DM0
RPM__DM1 EQU CYREG_PRT2_DM1
RPM__DM2 EQU CYREG_PRT2_DM2
RPM__DR EQU CYREG_PRT2_DR
RPM__INP_DIS EQU CYREG_PRT2_INP_DIS
RPM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RPM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RPM__LCD_EN EQU CYREG_PRT2_LCD_EN
RPM__MASK EQU 0x40
RPM__PORT EQU 2
RPM__PRT EQU CYREG_PRT2_PRT
RPM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RPM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RPM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RPM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RPM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RPM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RPM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RPM__PS EQU CYREG_PRT2_PS
RPM__SHIFT EQU 6
RPM__SLW EQU CYREG_PRT2_SLW

/* RPM_isr */
RPM_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RPM_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RPM_isr__INTC_MASK EQU 0x02
RPM_isr__INTC_NUMBER EQU 1
RPM_isr__INTC_PRIOR_NUM EQU 7
RPM_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
RPM_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RPM_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* RX_1 */
RX_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
RX_1__0__MASK EQU 0x40
RX_1__0__PC EQU CYREG_PRT12_PC6
RX_1__0__PORT EQU 12
RX_1__0__SHIFT EQU 6
RX_1__AG EQU CYREG_PRT12_AG
RX_1__BIE EQU CYREG_PRT12_BIE
RX_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RX_1__BYP EQU CYREG_PRT12_BYP
RX_1__DM0 EQU CYREG_PRT12_DM0
RX_1__DM1 EQU CYREG_PRT12_DM1
RX_1__DM2 EQU CYREG_PRT12_DM2
RX_1__DR EQU CYREG_PRT12_DR
RX_1__INP_DIS EQU CYREG_PRT12_INP_DIS
RX_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RX_1__MASK EQU 0x40
RX_1__PORT EQU 12
RX_1__PRT EQU CYREG_PRT12_PRT
RX_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RX_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RX_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RX_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RX_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RX_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RX_1__PS EQU CYREG_PRT12_PS
RX_1__SHIFT EQU 6
RX_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RX_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RX_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RX_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RX_1__SLW EQU CYREG_PRT12_SLW

/* TX_1 */
TX_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
TX_1__0__MASK EQU 0x80
TX_1__0__PC EQU CYREG_PRT12_PC7
TX_1__0__PORT EQU 12
TX_1__0__SHIFT EQU 7
TX_1__AG EQU CYREG_PRT12_AG
TX_1__BIE EQU CYREG_PRT12_BIE
TX_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX_1__BYP EQU CYREG_PRT12_BYP
TX_1__DM0 EQU CYREG_PRT12_DM0
TX_1__DM1 EQU CYREG_PRT12_DM1
TX_1__DM2 EQU CYREG_PRT12_DM2
TX_1__DR EQU CYREG_PRT12_DR
TX_1__INP_DIS EQU CYREG_PRT12_INP_DIS
TX_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX_1__MASK EQU 0x80
TX_1__PORT EQU 12
TX_1__PRT EQU CYREG_PRT12_PRT
TX_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX_1__PS EQU CYREG_PRT12_PS
TX_1__SHIFT EQU 7
TX_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX_1__SLW EQU CYREG_PRT12_SLW

/* ADC_A_ADC_SAR */
ADC_A_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_A_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_A_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_A_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_A_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_A_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_A_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_A_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_A_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_A_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_A_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_A_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_A_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_A_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_A_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_A_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_A_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_A_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_A_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_A_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_A_IRQ */
ADC_A_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_A_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_A_IRQ__INTC_MASK EQU 0x08
ADC_A_IRQ__INTC_NUMBER EQU 3
ADC_A_IRQ__INTC_PRIOR_NUM EQU 7
ADC_A_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ADC_A_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_A_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_A_theACLK */
ADC_A_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
ADC_A_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
ADC_A_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
ADC_A_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_A_theACLK__INDEX EQU 0x03
ADC_A_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_A_theACLK__PM_ACT_MSK EQU 0x08
ADC_A_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_A_theACLK__PM_STBY_MSK EQU 0x08

/* ADC_V_ADC_SAR */
ADC_V_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_V_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_V_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_V_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_V_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_V_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_V_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_V_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_V_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_V_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_V_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_V_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_V_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_V_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_V_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_V_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_V_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_V_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_V_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_V_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_V_IRQ */
ADC_V_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_V_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_V_IRQ__INTC_MASK EQU 0x10
ADC_V_IRQ__INTC_NUMBER EQU 4
ADC_V_IRQ__INTC_PRIOR_NUM EQU 7
ADC_V_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
ADC_V_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_V_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_V_theACLK */
ADC_V_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
ADC_V_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
ADC_V_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
ADC_V_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_V_theACLK__INDEX EQU 0x02
ADC_V_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_V_theACLK__PM_ACT_MSK EQU 0x04
ADC_V_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_V_theACLK__PM_STBY_MSK EQU 0x04

/* CAN_1_CanIP */
CAN_1_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_1_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_1_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_1_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_1_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_1_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_1_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_1_CanIP__PM_ACT_MSK EQU 0x01
CAN_1_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_1_CanIP__PM_STBY_MSK EQU 0x01
CAN_1_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_1_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_1_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_1_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_1_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_1_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_1_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_1_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_1_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_1_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_1_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_1_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_1_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_1_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_1_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_1_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_1_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_1_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_1_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_1_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_1_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_1_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_1_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_1_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_1_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_1_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_1_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_1_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_1_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_1_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_1_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_1_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_1_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_1_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_1_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_1_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_1_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_1_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_1_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_1_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_1_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_1_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_1_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_1_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_1_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_1_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_1_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_1_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_1_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_1_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_1_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_1_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_1_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_1_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_1_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_1_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_1_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_1_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_1_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_1_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_1_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_1_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_1_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_1_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_1_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_1_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_1_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_1_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_1_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_1_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_1_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_1_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_1_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_1_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_1_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_1_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_1_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_1_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_1_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_1_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_1_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_1_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_1_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_1_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_1_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_1_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_1_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_1_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_1_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_1_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_1_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_1_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_1_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_1_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_1_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_1_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_1_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_1_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_1_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_1_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_1_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_1_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_1_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_1_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_1_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_1_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_1_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_1_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_1_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_1_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_1_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_1_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_1_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_1_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_1_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_1_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_1_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_1_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_1_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_1_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_1_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_1_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_1_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_1_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_1_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_1_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_1_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_1_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_1_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_1_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_1_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_1_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_1_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_1_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_1_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_1_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_1_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_1_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_1_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_1_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_1_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_1_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_1_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_1_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_1_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_1_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_1_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_1_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_1_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_1_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_1_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_1_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_1_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_1_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_1_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_1_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_1_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_1_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_1_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_1_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

/* CAN_1_isr */
CAN_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_1_isr__INTC_MASK EQU 0x10000
CAN_1_isr__INTC_NUMBER EQU 16
CAN_1_isr__INTC_PRIOR_NUM EQU 7
CAN_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DMA_A */
DMA_A__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_A__DRQ_NUMBER EQU 0
DMA_A__NUMBEROF_TDS EQU 0
DMA_A__PRIORITY EQU 2
DMA_A__TERMIN_EN EQU 0
DMA_A__TERMIN_SEL EQU 0
DMA_A__TERMOUT0_EN EQU 1
DMA_A__TERMOUT0_SEL EQU 0
DMA_A__TERMOUT1_EN EQU 0
DMA_A__TERMOUT1_SEL EQU 0

/* DMA_V */
DMA_V__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_V__DRQ_NUMBER EQU 1
DMA_V__NUMBEROF_TDS EQU 0
DMA_V__PRIORITY EQU 2
DMA_V__TERMIN_EN EQU 0
DMA_V__TERMIN_SEL EQU 0
DMA_V__TERMOUT0_EN EQU 1
DMA_V__TERMOUT0_SEL EQU 1
DMA_V__TERMOUT1_EN EQU 0
DMA_V__TERMOUT1_SEL EQU 0

/* PGA_1_SC */
PGA_1_SC__BST EQU CYREG_SC1_BST
PGA_1_SC__CLK EQU CYREG_SC1_CLK
PGA_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_1_SC__CMPINV_MASK EQU 0x02
PGA_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_1_SC__CPTR_MASK EQU 0x02
PGA_1_SC__CR0 EQU CYREG_SC1_CR0
PGA_1_SC__CR1 EQU CYREG_SC1_CR1
PGA_1_SC__CR2 EQU CYREG_SC1_CR2
PGA_1_SC__MSK EQU CYREG_SC_MSK
PGA_1_SC__MSK_MASK EQU 0x02
PGA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_1_SC__PM_ACT_MSK EQU 0x02
PGA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_1_SC__PM_STBY_MSK EQU 0x02
PGA_1_SC__SR EQU CYREG_SC_SR
PGA_1_SC__SR_MASK EQU 0x02
PGA_1_SC__SW0 EQU CYREG_SC1_SW0
PGA_1_SC__SW10 EQU CYREG_SC1_SW10
PGA_1_SC__SW2 EQU CYREG_SC1_SW2
PGA_1_SC__SW3 EQU CYREG_SC1_SW3
PGA_1_SC__SW4 EQU CYREG_SC1_SW4
PGA_1_SC__SW6 EQU CYREG_SC1_SW6
PGA_1_SC__SW7 EQU CYREG_SC1_SW7
PGA_1_SC__SW8 EQU CYREG_SC1_SW8
PGA_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_1_SC__WRK1_MASK EQU 0x02

/* PGA_2_SC */
PGA_2_SC__BST EQU CYREG_SC0_BST
PGA_2_SC__CLK EQU CYREG_SC0_CLK
PGA_2_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_2_SC__CMPINV_MASK EQU 0x01
PGA_2_SC__CPTR EQU CYREG_SC_CPTR
PGA_2_SC__CPTR_MASK EQU 0x01
PGA_2_SC__CR0 EQU CYREG_SC0_CR0
PGA_2_SC__CR1 EQU CYREG_SC0_CR1
PGA_2_SC__CR2 EQU CYREG_SC0_CR2
PGA_2_SC__MSK EQU CYREG_SC_MSK
PGA_2_SC__MSK_MASK EQU 0x01
PGA_2_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_2_SC__PM_ACT_MSK EQU 0x01
PGA_2_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_2_SC__PM_STBY_MSK EQU 0x01
PGA_2_SC__SR EQU CYREG_SC_SR
PGA_2_SC__SR_MASK EQU 0x01
PGA_2_SC__SW0 EQU CYREG_SC0_SW0
PGA_2_SC__SW10 EQU CYREG_SC0_SW10
PGA_2_SC__SW2 EQU CYREG_SC0_SW2
PGA_2_SC__SW3 EQU CYREG_SC0_SW3
PGA_2_SC__SW4 EQU CYREG_SC0_SW4
PGA_2_SC__SW6 EQU CYREG_SC0_SW6
PGA_2_SC__SW7 EQU CYREG_SC0_SW7
PGA_2_SC__SW8 EQU CYREG_SC0_SW8
PGA_2_SC__WRK1 EQU CYREG_SC_WRK1
PGA_2_SC__WRK1_MASK EQU 0x01

/* isr_A */
isr_A__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_A__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_A__INTC_MASK EQU 0x01
isr_A__INTC_NUMBER EQU 0
isr_A__INTC_PRIOR_NUM EQU 7
isr_A__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_A__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_A__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_V */
isr_V__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_V__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_V__INTC_MASK EQU 0x100
isr_V__INTC_NUMBER EQU 8
isr_V__INTC_PRIOR_NUM EQU 7
isr_V__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_V__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_V__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Comp_1_ctComp */
Comp_1_ctComp__CLK EQU CYREG_CMP2_CLK
Comp_1_ctComp__CMP_MASK EQU 0x04
Comp_1_ctComp__CMP_NUMBER EQU 2
Comp_1_ctComp__CR EQU CYREG_CMP2_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT2_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x04
Comp_1_ctComp__LUT__MSK_SHIFT EQU 2
Comp_1_ctComp__LUT__MX EQU CYREG_LUT2_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x04
Comp_1_ctComp__LUT__SR_SHIFT EQU 2
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x04
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x04
Comp_1_ctComp__SW0 EQU CYREG_CMP2_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP2_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP2_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP2_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP2_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP2_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP2_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x04
Comp_1_ctComp__WRK_SHIFT EQU 2

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x04
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x10
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x10

/* Clock_4 */
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x05
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x20
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x20

/* HornPWM */
HornPWM__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
HornPWM__0__MASK EQU 0x40
HornPWM__0__PC EQU CYREG_PRT1_PC6
HornPWM__0__PORT EQU 1
HornPWM__0__SHIFT EQU 6
HornPWM__AG EQU CYREG_PRT1_AG
HornPWM__AMUX EQU CYREG_PRT1_AMUX
HornPWM__BIE EQU CYREG_PRT1_BIE
HornPWM__BIT_MASK EQU CYREG_PRT1_BIT_MASK
HornPWM__BYP EQU CYREG_PRT1_BYP
HornPWM__CTL EQU CYREG_PRT1_CTL
HornPWM__DM0 EQU CYREG_PRT1_DM0
HornPWM__DM1 EQU CYREG_PRT1_DM1
HornPWM__DM2 EQU CYREG_PRT1_DM2
HornPWM__DR EQU CYREG_PRT1_DR
HornPWM__INP_DIS EQU CYREG_PRT1_INP_DIS
HornPWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
HornPWM__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
HornPWM__LCD_EN EQU CYREG_PRT1_LCD_EN
HornPWM__MASK EQU 0x40
HornPWM__PORT EQU 1
HornPWM__PRT EQU CYREG_PRT1_PRT
HornPWM__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
HornPWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
HornPWM__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
HornPWM__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
HornPWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
HornPWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
HornPWM__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
HornPWM__PS EQU CYREG_PRT1_PS
HornPWM__SHIFT EQU 6
HornPWM__SLW EQU CYREG_PRT1_SLW

/* Motor_A */
Motor_A__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Motor_A__0__MASK EQU 0x08
Motor_A__0__PC EQU CYREG_PRT3_PC3
Motor_A__0__PORT EQU 3
Motor_A__0__SHIFT EQU 3
Motor_A__AG EQU CYREG_PRT3_AG
Motor_A__AMUX EQU CYREG_PRT3_AMUX
Motor_A__BIE EQU CYREG_PRT3_BIE
Motor_A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Motor_A__BYP EQU CYREG_PRT3_BYP
Motor_A__CTL EQU CYREG_PRT3_CTL
Motor_A__DM0 EQU CYREG_PRT3_DM0
Motor_A__DM1 EQU CYREG_PRT3_DM1
Motor_A__DM2 EQU CYREG_PRT3_DM2
Motor_A__DR EQU CYREG_PRT3_DR
Motor_A__INP_DIS EQU CYREG_PRT3_INP_DIS
Motor_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Motor_A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Motor_A__LCD_EN EQU CYREG_PRT3_LCD_EN
Motor_A__MASK EQU 0x08
Motor_A__PORT EQU 3
Motor_A__PRT EQU CYREG_PRT3_PRT
Motor_A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Motor_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Motor_A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Motor_A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Motor_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Motor_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Motor_A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Motor_A__PS EQU CYREG_PRT3_PS
Motor_A__SHIFT EQU 3
Motor_A__SLW EQU CYREG_PRT3_SLW

/* Motor_A_gnd */
Motor_A_gnd__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Motor_A_gnd__0__MASK EQU 0x04
Motor_A_gnd__0__PC EQU CYREG_PRT3_PC2
Motor_A_gnd__0__PORT EQU 3
Motor_A_gnd__0__SHIFT EQU 2
Motor_A_gnd__AG EQU CYREG_PRT3_AG
Motor_A_gnd__AMUX EQU CYREG_PRT3_AMUX
Motor_A_gnd__BIE EQU CYREG_PRT3_BIE
Motor_A_gnd__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Motor_A_gnd__BYP EQU CYREG_PRT3_BYP
Motor_A_gnd__CTL EQU CYREG_PRT3_CTL
Motor_A_gnd__DM0 EQU CYREG_PRT3_DM0
Motor_A_gnd__DM1 EQU CYREG_PRT3_DM1
Motor_A_gnd__DM2 EQU CYREG_PRT3_DM2
Motor_A_gnd__DR EQU CYREG_PRT3_DR
Motor_A_gnd__INP_DIS EQU CYREG_PRT3_INP_DIS
Motor_A_gnd__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Motor_A_gnd__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Motor_A_gnd__LCD_EN EQU CYREG_PRT3_LCD_EN
Motor_A_gnd__MASK EQU 0x04
Motor_A_gnd__PORT EQU 3
Motor_A_gnd__PRT EQU CYREG_PRT3_PRT
Motor_A_gnd__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Motor_A_gnd__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Motor_A_gnd__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Motor_A_gnd__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Motor_A_gnd__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Motor_A_gnd__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Motor_A_gnd__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Motor_A_gnd__PS EQU CYREG_PRT3_PS
Motor_A_gnd__SHIFT EQU 2
Motor_A_gnd__SLW EQU CYREG_PRT3_SLW

/* Motor_V */
Motor_V__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Motor_V__0__MASK EQU 0x20
Motor_V__0__PC EQU CYREG_PRT3_PC5
Motor_V__0__PORT EQU 3
Motor_V__0__SHIFT EQU 5
Motor_V__AG EQU CYREG_PRT3_AG
Motor_V__AMUX EQU CYREG_PRT3_AMUX
Motor_V__BIE EQU CYREG_PRT3_BIE
Motor_V__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Motor_V__BYP EQU CYREG_PRT3_BYP
Motor_V__CTL EQU CYREG_PRT3_CTL
Motor_V__DM0 EQU CYREG_PRT3_DM0
Motor_V__DM1 EQU CYREG_PRT3_DM1
Motor_V__DM2 EQU CYREG_PRT3_DM2
Motor_V__DR EQU CYREG_PRT3_DR
Motor_V__INP_DIS EQU CYREG_PRT3_INP_DIS
Motor_V__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Motor_V__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Motor_V__LCD_EN EQU CYREG_PRT3_LCD_EN
Motor_V__MASK EQU 0x20
Motor_V__PORT EQU 3
Motor_V__PRT EQU CYREG_PRT3_PRT
Motor_V__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Motor_V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Motor_V__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Motor_V__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Motor_V__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Motor_V__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Motor_V__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Motor_V__PS EQU CYREG_PRT3_PS
Motor_V__SHIFT EQU 5
Motor_V__SLW EQU CYREG_PRT3_SLW

/* Motor_V_gnd */
Motor_V_gnd__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Motor_V_gnd__0__MASK EQU 0x10
Motor_V_gnd__0__PC EQU CYREG_PRT3_PC4
Motor_V_gnd__0__PORT EQU 3
Motor_V_gnd__0__SHIFT EQU 4
Motor_V_gnd__AG EQU CYREG_PRT3_AG
Motor_V_gnd__AMUX EQU CYREG_PRT3_AMUX
Motor_V_gnd__BIE EQU CYREG_PRT3_BIE
Motor_V_gnd__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Motor_V_gnd__BYP EQU CYREG_PRT3_BYP
Motor_V_gnd__CTL EQU CYREG_PRT3_CTL
Motor_V_gnd__DM0 EQU CYREG_PRT3_DM0
Motor_V_gnd__DM1 EQU CYREG_PRT3_DM1
Motor_V_gnd__DM2 EQU CYREG_PRT3_DM2
Motor_V_gnd__DR EQU CYREG_PRT3_DR
Motor_V_gnd__INP_DIS EQU CYREG_PRT3_INP_DIS
Motor_V_gnd__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Motor_V_gnd__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Motor_V_gnd__LCD_EN EQU CYREG_PRT3_LCD_EN
Motor_V_gnd__MASK EQU 0x10
Motor_V_gnd__PORT EQU 3
Motor_V_gnd__PRT EQU CYREG_PRT3_PRT
Motor_V_gnd__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Motor_V_gnd__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Motor_V_gnd__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Motor_V_gnd__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Motor_V_gnd__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Motor_V_gnd__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Motor_V_gnd__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Motor_V_gnd__PS EQU CYREG_PRT3_PS
Motor_V_gnd__SHIFT EQU 4
Motor_V_gnd__SLW EQU CYREG_PRT3_SLW

/* VDAC8_1_viDAC8 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

/* Padel_in */
Padel_in__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Padel_in__0__MASK EQU 0x10
Padel_in__0__PC EQU CYREG_PRT2_PC4
Padel_in__0__PORT EQU 2
Padel_in__0__SHIFT EQU 4
Padel_in__AG EQU CYREG_PRT2_AG
Padel_in__AMUX EQU CYREG_PRT2_AMUX
Padel_in__BIE EQU CYREG_PRT2_BIE
Padel_in__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Padel_in__BYP EQU CYREG_PRT2_BYP
Padel_in__CTL EQU CYREG_PRT2_CTL
Padel_in__DM0 EQU CYREG_PRT2_DM0
Padel_in__DM1 EQU CYREG_PRT2_DM1
Padel_in__DM2 EQU CYREG_PRT2_DM2
Padel_in__DR EQU CYREG_PRT2_DR
Padel_in__INP_DIS EQU CYREG_PRT2_INP_DIS
Padel_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Padel_in__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Padel_in__LCD_EN EQU CYREG_PRT2_LCD_EN
Padel_in__MASK EQU 0x10
Padel_in__PORT EQU 2
Padel_in__PRT EQU CYREG_PRT2_PRT
Padel_in__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Padel_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Padel_in__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Padel_in__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Padel_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Padel_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Padel_in__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Padel_in__PS EQU CYREG_PRT2_PS
Padel_in__SHIFT EQU 4
Padel_in__SLW EQU CYREG_PRT2_SLW

/* emFile_1_Clock_1 */
emFile_1_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
emFile_1_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
emFile_1_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
emFile_1_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
emFile_1_Clock_1__INDEX EQU 0x00
emFile_1_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
emFile_1_Clock_1__PM_ACT_MSK EQU 0x01
emFile_1_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
emFile_1_Clock_1__PM_STBY_MSK EQU 0x01

/* emFile_1_miso0 */
emFile_1_miso0__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
emFile_1_miso0__0__MASK EQU 0x08
emFile_1_miso0__0__PC EQU CYREG_PRT0_PC3
emFile_1_miso0__0__PORT EQU 0
emFile_1_miso0__0__SHIFT EQU 3
emFile_1_miso0__AG EQU CYREG_PRT0_AG
emFile_1_miso0__AMUX EQU CYREG_PRT0_AMUX
emFile_1_miso0__BIE EQU CYREG_PRT0_BIE
emFile_1_miso0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
emFile_1_miso0__BYP EQU CYREG_PRT0_BYP
emFile_1_miso0__CTL EQU CYREG_PRT0_CTL
emFile_1_miso0__DM0 EQU CYREG_PRT0_DM0
emFile_1_miso0__DM1 EQU CYREG_PRT0_DM1
emFile_1_miso0__DM2 EQU CYREG_PRT0_DM2
emFile_1_miso0__DR EQU CYREG_PRT0_DR
emFile_1_miso0__INP_DIS EQU CYREG_PRT0_INP_DIS
emFile_1_miso0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
emFile_1_miso0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
emFile_1_miso0__LCD_EN EQU CYREG_PRT0_LCD_EN
emFile_1_miso0__MASK EQU 0x08
emFile_1_miso0__PORT EQU 0
emFile_1_miso0__PRT EQU CYREG_PRT0_PRT
emFile_1_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
emFile_1_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
emFile_1_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
emFile_1_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
emFile_1_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
emFile_1_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
emFile_1_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
emFile_1_miso0__PS EQU CYREG_PRT0_PS
emFile_1_miso0__SHIFT EQU 3
emFile_1_miso0__SLW EQU CYREG_PRT0_SLW

/* emFile_1_mosi0 */
emFile_1_mosi0__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
emFile_1_mosi0__0__MASK EQU 0x80
emFile_1_mosi0__0__PC EQU CYREG_PRT0_PC7
emFile_1_mosi0__0__PORT EQU 0
emFile_1_mosi0__0__SHIFT EQU 7
emFile_1_mosi0__AG EQU CYREG_PRT0_AG
emFile_1_mosi0__AMUX EQU CYREG_PRT0_AMUX
emFile_1_mosi0__BIE EQU CYREG_PRT0_BIE
emFile_1_mosi0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
emFile_1_mosi0__BYP EQU CYREG_PRT0_BYP
emFile_1_mosi0__CTL EQU CYREG_PRT0_CTL
emFile_1_mosi0__DM0 EQU CYREG_PRT0_DM0
emFile_1_mosi0__DM1 EQU CYREG_PRT0_DM1
emFile_1_mosi0__DM2 EQU CYREG_PRT0_DM2
emFile_1_mosi0__DR EQU CYREG_PRT0_DR
emFile_1_mosi0__INP_DIS EQU CYREG_PRT0_INP_DIS
emFile_1_mosi0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
emFile_1_mosi0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
emFile_1_mosi0__LCD_EN EQU CYREG_PRT0_LCD_EN
emFile_1_mosi0__MASK EQU 0x80
emFile_1_mosi0__PORT EQU 0
emFile_1_mosi0__PRT EQU CYREG_PRT0_PRT
emFile_1_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
emFile_1_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
emFile_1_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
emFile_1_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
emFile_1_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
emFile_1_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
emFile_1_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
emFile_1_mosi0__PS EQU CYREG_PRT0_PS
emFile_1_mosi0__SHIFT EQU 7
emFile_1_mosi0__SLW EQU CYREG_PRT0_SLW

/* emFile_1_sclk0 */
emFile_1_sclk0__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
emFile_1_sclk0__0__MASK EQU 0x01
emFile_1_sclk0__0__PC EQU CYREG_PRT0_PC0
emFile_1_sclk0__0__PORT EQU 0
emFile_1_sclk0__0__SHIFT EQU 0
emFile_1_sclk0__AG EQU CYREG_PRT0_AG
emFile_1_sclk0__AMUX EQU CYREG_PRT0_AMUX
emFile_1_sclk0__BIE EQU CYREG_PRT0_BIE
emFile_1_sclk0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
emFile_1_sclk0__BYP EQU CYREG_PRT0_BYP
emFile_1_sclk0__CTL EQU CYREG_PRT0_CTL
emFile_1_sclk0__DM0 EQU CYREG_PRT0_DM0
emFile_1_sclk0__DM1 EQU CYREG_PRT0_DM1
emFile_1_sclk0__DM2 EQU CYREG_PRT0_DM2
emFile_1_sclk0__DR EQU CYREG_PRT0_DR
emFile_1_sclk0__INP_DIS EQU CYREG_PRT0_INP_DIS
emFile_1_sclk0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
emFile_1_sclk0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
emFile_1_sclk0__LCD_EN EQU CYREG_PRT0_LCD_EN
emFile_1_sclk0__MASK EQU 0x01
emFile_1_sclk0__PORT EQU 0
emFile_1_sclk0__PRT EQU CYREG_PRT0_PRT
emFile_1_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
emFile_1_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
emFile_1_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
emFile_1_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
emFile_1_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
emFile_1_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
emFile_1_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
emFile_1_sclk0__PS EQU CYREG_PRT0_PS
emFile_1_sclk0__SHIFT EQU 0
emFile_1_sclk0__SLW EQU CYREG_PRT0_SLW

/* emFile_1_SPI0_BSPIM */
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
emFile_1_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
emFile_1_SPI0_BSPIM_RxStsReg__4__POS EQU 4
emFile_1_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
emFile_1_SPI0_BSPIM_RxStsReg__5__POS EQU 5
emFile_1_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
emFile_1_SPI0_BSPIM_RxStsReg__6__POS EQU 6
emFile_1_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB06_A0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB06_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB06_D0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB06_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB06_F0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB06_F1
emFile_1_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
emFile_1_SPI0_BSPIM_TxStsReg__0__POS EQU 0
emFile_1_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
emFile_1_SPI0_BSPIM_TxStsReg__1__POS EQU 1
emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
emFile_1_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
emFile_1_SPI0_BSPIM_TxStsReg__2__POS EQU 2
emFile_1_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
emFile_1_SPI0_BSPIM_TxStsReg__3__POS EQU 3
emFile_1_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
emFile_1_SPI0_BSPIM_TxStsReg__4__POS EQU 4
emFile_1_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST

/* emFile_1_SPI0_CS */
emFile_1_SPI0_CS__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
emFile_1_SPI0_CS__0__MASK EQU 0x10
emFile_1_SPI0_CS__0__PC EQU CYREG_PRT0_PC4
emFile_1_SPI0_CS__0__PORT EQU 0
emFile_1_SPI0_CS__0__SHIFT EQU 4
emFile_1_SPI0_CS__AG EQU CYREG_PRT0_AG
emFile_1_SPI0_CS__AMUX EQU CYREG_PRT0_AMUX
emFile_1_SPI0_CS__BIE EQU CYREG_PRT0_BIE
emFile_1_SPI0_CS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
emFile_1_SPI0_CS__BYP EQU CYREG_PRT0_BYP
emFile_1_SPI0_CS__CTL EQU CYREG_PRT0_CTL
emFile_1_SPI0_CS__DM0 EQU CYREG_PRT0_DM0
emFile_1_SPI0_CS__DM1 EQU CYREG_PRT0_DM1
emFile_1_SPI0_CS__DM2 EQU CYREG_PRT0_DM2
emFile_1_SPI0_CS__DR EQU CYREG_PRT0_DR
emFile_1_SPI0_CS__INP_DIS EQU CYREG_PRT0_INP_DIS
emFile_1_SPI0_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
emFile_1_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
emFile_1_SPI0_CS__LCD_EN EQU CYREG_PRT0_LCD_EN
emFile_1_SPI0_CS__MASK EQU 0x10
emFile_1_SPI0_CS__PORT EQU 0
emFile_1_SPI0_CS__PRT EQU CYREG_PRT0_PRT
emFile_1_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
emFile_1_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
emFile_1_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
emFile_1_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
emFile_1_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
emFile_1_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
emFile_1_SPI0_CS__PS EQU CYREG_PRT0_PS
emFile_1_SPI0_CS__SHIFT EQU 4
emFile_1_SPI0_CS__SLW EQU CYREG_PRT0_SLW

/* HornInput */
HornInput__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
HornInput__0__MASK EQU 0x80
HornInput__0__PC EQU CYREG_PRT1_PC7
HornInput__0__PORT EQU 1
HornInput__0__SHIFT EQU 7
HornInput__AG EQU CYREG_PRT1_AG
HornInput__AMUX EQU CYREG_PRT1_AMUX
HornInput__BIE EQU CYREG_PRT1_BIE
HornInput__BIT_MASK EQU CYREG_PRT1_BIT_MASK
HornInput__BYP EQU CYREG_PRT1_BYP
HornInput__CTL EQU CYREG_PRT1_CTL
HornInput__DM0 EQU CYREG_PRT1_DM0
HornInput__DM1 EQU CYREG_PRT1_DM1
HornInput__DM2 EQU CYREG_PRT1_DM2
HornInput__DR EQU CYREG_PRT1_DR
HornInput__INP_DIS EQU CYREG_PRT1_INP_DIS
HornInput__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
HornInput__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
HornInput__LCD_EN EQU CYREG_PRT1_LCD_EN
HornInput__MASK EQU 0x80
HornInput__PORT EQU 1
HornInput__PRT EQU CYREG_PRT1_PRT
HornInput__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
HornInput__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
HornInput__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
HornInput__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
HornInput__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
HornInput__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
HornInput__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
HornInput__PS EQU CYREG_PRT1_PS
HornInput__SHIFT EQU 7
HornInput__SLW EQU CYREG_PRT1_SLW

/* Motor_out */
Motor_out__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Motor_out__0__MASK EQU 0x01
Motor_out__0__PC EQU CYREG_PRT2_PC0
Motor_out__0__PORT EQU 2
Motor_out__0__SHIFT EQU 0
Motor_out__AG EQU CYREG_PRT2_AG
Motor_out__AMUX EQU CYREG_PRT2_AMUX
Motor_out__BIE EQU CYREG_PRT2_BIE
Motor_out__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_out__BYP EQU CYREG_PRT2_BYP
Motor_out__CTL EQU CYREG_PRT2_CTL
Motor_out__DM0 EQU CYREG_PRT2_DM0
Motor_out__DM1 EQU CYREG_PRT2_DM1
Motor_out__DM2 EQU CYREG_PRT2_DM2
Motor_out__DR EQU CYREG_PRT2_DR
Motor_out__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_out__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_out__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_out__MASK EQU 0x01
Motor_out__PORT EQU 2
Motor_out__PRT EQU CYREG_PRT2_PRT
Motor_out__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_out__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_out__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_out__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_out__PS EQU CYREG_PRT2_PS
Motor_out__SHIFT EQU 0
Motor_out__SLW EQU CYREG_PRT2_SLW

/* PWM_motor_PWMUDB */
PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_motor_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_motor_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_motor_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_motor_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
PWM_motor_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_motor_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
PWM_motor_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_motor_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_motor_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_motor_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_motor_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
PWM_motor_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_motor_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_motor_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_motor_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_motor_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_motor_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_motor_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_motor_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_motor_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
PWM_motor_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
PWM_motor_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_motor_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
PWM_motor_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
PWM_motor_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_motor_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_motor_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
PWM_motor_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
PWM_motor_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_motor_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

/* Timer_RPM_TimerUDB */
Timer_RPM_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_RPM_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_RPM_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_RPM_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_RPM_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_RPM_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Timer_RPM_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_RPM_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_RPM_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_RPM_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_RPM_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_RPM_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Timer_RPM_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_RPM_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_RPM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
Timer_RPM_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_RPM_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_RPM_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_RPM_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_RPM_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_RPM_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_RPM_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_RPM_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_RPM_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Timer_RPM_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Timer_RPM_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_RPM_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Timer_RPM_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Timer_RPM_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_RPM_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_RPM_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Timer_RPM_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Timer_RPM_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_RPM_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_RPM_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_RPM_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_RPM_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_RPM_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_RPM_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_RPM_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_RPM_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_RPM_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_RPM_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Timer_RPM_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Timer_RPM_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_RPM_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Timer_RPM_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Timer_RPM_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_RPM_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_RPM_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Timer_RPM_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1

/* USBUART_1_arb_int */
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_1_Dp */
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x20
USBUART_1_ep_1__INTC_NUMBER EQU 5
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x40
USBUART_1_ep_2__INTC_NUMBER EQU 6
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x80
USBUART_1_ep_3__INTC_NUMBER EQU 7
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* isr_motor */
isr_motor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_motor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_motor__INTC_MASK EQU 0x200
isr_motor__INTC_NUMBER EQU 9
isr_motor__INTC_PRIOR_NUM EQU 7
isr_motor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
isr_motor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_motor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_motor */
Clock_motor__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_motor__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_motor__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_motor__CFG2_SRC_SEL_MASK EQU 0x07
Clock_motor__INDEX EQU 0x07
Clock_motor__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_motor__PM_ACT_MSK EQU 0x80
Clock_motor__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_motor__PM_STBY_MSK EQU 0x80

/* Status_Reg_1 */
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
Status_Reg_1_sts_sts_reg__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB12_MSK
Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Status_Reg_1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB12_ST

/* Pin_Speedometer */
Pin_Speedometer__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Pin_Speedometer__0__MASK EQU 0x08
Pin_Speedometer__0__PC EQU CYREG_PRT12_PC3
Pin_Speedometer__0__PORT EQU 12
Pin_Speedometer__0__SHIFT EQU 3
Pin_Speedometer__AG EQU CYREG_PRT12_AG
Pin_Speedometer__BIE EQU CYREG_PRT12_BIE
Pin_Speedometer__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Speedometer__BYP EQU CYREG_PRT12_BYP
Pin_Speedometer__DM0 EQU CYREG_PRT12_DM0
Pin_Speedometer__DM1 EQU CYREG_PRT12_DM1
Pin_Speedometer__DM2 EQU CYREG_PRT12_DM2
Pin_Speedometer__DR EQU CYREG_PRT12_DR
Pin_Speedometer__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Speedometer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_Speedometer__MASK EQU 0x08
Pin_Speedometer__PORT EQU 12
Pin_Speedometer__PRT EQU CYREG_PRT12_PRT
Pin_Speedometer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Speedometer__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Speedometer__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Speedometer__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Speedometer__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Speedometer__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Speedometer__PS EQU CYREG_PRT12_PS
Pin_Speedometer__SHIFT EQU 3
Pin_Speedometer__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Speedometer__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Speedometer__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Speedometer__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Speedometer__SLW EQU CYREG_PRT12_SLW

/* Speedometer_isr */
Speedometer_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Speedometer_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Speedometer_isr__INTC_MASK EQU 0x04
Speedometer_isr__INTC_NUMBER EQU 2
Speedometer_isr__INTC_PRIOR_NUM EQU 7
Speedometer_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Speedometer_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Speedometer_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_overCurrent */
isr_overCurrent__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_overCurrent__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_overCurrent__INTC_MASK EQU 0x400
isr_overCurrent__INTC_NUMBER EQU 10
isr_overCurrent__INTC_PRIOR_NUM EQU 7
isr_overCurrent__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
isr_overCurrent__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_overCurrent__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Timer_Speedometer_TimerUDB */
Timer_Speedometer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Speedometer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Speedometer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_Speedometer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_Speedometer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_Speedometer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Timer_Speedometer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Speedometer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Speedometer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Speedometer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Speedometer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_Speedometer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Timer_Speedometer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_Speedometer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_Speedometer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_Speedometer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Timer_Speedometer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Timer_Speedometer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_Speedometer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Timer_Speedometer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_Speedometer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* clock_Speedometer */
clock_Speedometer__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
clock_Speedometer__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
clock_Speedometer__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
clock_Speedometer__CFG2_SRC_SEL_MASK EQU 0x07
clock_Speedometer__INDEX EQU 0x06
clock_Speedometer__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_Speedometer__PM_ACT_MSK EQU 0x40
clock_Speedometer__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_Speedometer__PM_STBY_MSK EQU 0x40

/* Status_Reg_OverCurrent */
Status_Reg_OverCurrent_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_OverCurrent_sts_sts_reg__0__POS EQU 0
Status_Reg_OverCurrent_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Status_Reg_OverCurrent_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Status_Reg_OverCurrent_sts_sts_reg__MASK EQU 0x01
Status_Reg_OverCurrent_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB07_MSK
Status_Reg_OverCurrent_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Status_Reg_OverCurrent_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Status_Reg_OverCurrent_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Status_Reg_OverCurrent_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
Status_Reg_OverCurrent_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
Status_Reg_OverCurrent_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB07_ST

/* Control_Reg_motor_reset */
Control_Reg_motor_reset_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_motor_reset_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_motor_reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_motor_reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Control_Reg_motor_reset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Control_Reg_motor_reset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Control_Reg_motor_reset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Control_Reg_motor_reset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Control_Reg_motor_reset_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_motor_reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Control_Reg_motor_reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Control_Reg_motor_reset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000071E
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
