
Efinix FPGA Placement and Routing.
Version: 2025.1.110 
Date: Thu Jun  5 10:35:06 2025

Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.
 
Family: Trion 
Device: T120F324
Top-level Entity Name: UART_DEMO
Elapsed time for packing: 0 hours 0 minutes 0 seconds

---------- Resource Summary (begin) ----------
Inputs: 2 / 1076 (0.19%)
Outputs: 3 / 1566 (0.19%)
Clocks: 1 / 16 (6.25%)
Logic Elements: 124 / 112128 (0.11%)
	LE: LUTs/Adders: 104 / 112128 (0.09%)
	LE: Registers: 58 / 107520 (0.05%)
Memory Blocks: 0 / 1056 (0.00%)
Multipliers: 0 / 320 (0.00%)
---------- Resource Summary (end) ----------

Elapsed time for placement: 0 hours 0 minutes 3 seconds
