history clear
run_tcl -fg Alpha_Max_plus_Beta_Min_syn.tcl
set_option -frequency auto
project -run  
set_option -frequency 1.000000
project -save C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Absolute_Value_Complex/synthesis/Alpha_Max_plus_Beta_Min_syn.prj 
project -close C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Absolute_Value_Complex/synthesis/Alpha_Max_plus_Beta_Min_syn.prj
