// Seed: 1252819394
module module_0 (
    input  tri0  id_0,
    input  wor   id_1,
    output wire  id_2,
    output uwire id_3
);
  wire id_5;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd93,
    parameter id_5 = 32'd13,
    parameter id_9 = 32'd54
) (
    input tri1 id_0,
    output tri0 id_1,
    output uwire id_2,
    input wire _id_3,
    output tri id_4,
    input wor _id_5,
    input uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    output supply1 _id_9
);
  logic [-1  ==  id_3 : id_9] id_11;
  wire [1 : id_5] id_12 = id_8;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_1,
      id_1
  );
endmodule
