{
  "design": {
    "design_info": {
      "boundary_crc": "0x2BA3395771982D",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../ddsseventh.gen/sources_1/bd/ddsseventh",
      "name": "ddsseventh",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "dds_compiler_0": "",
      "clk_wiz_0": "",
      "ila_0": "",
      "dds_compiler_1": "",
      "mult_gen_0": "",
      "fir_compiler_0": "",
      "xlconstant_0": "",
      "mult_gen_1": ""
    },
    "ports": {
      "clock": {
        "direction": "I"
      },
      "reset": {
        "direction": "I"
      }
    },
    "components": {
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "ddsseventh_dds_compiler_0_0",
        "xci_path": "ip/ddsseventh_dds_compiler_0_0/ddsseventh_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "Amplitude_Mode": {
            "value": "Unit_Circle"
          },
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "200"
          },
          "Frequency_Resolution": {
            "value": "0.02"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "3"
          },
          "Latency_Configuration": {
            "value": "Auto"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Memory_Type": {
            "value": "Block_ROM"
          },
          "Negative_Sine": {
            "value": "false"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "Output_Frequency1": {
            "value": "1"
          },
          "Output_Selection": {
            "value": "Sine"
          },
          "Output_Width": {
            "value": "7"
          },
          "PINC1": {
            "value": "101000111101011100001010001"
          },
          "Parameter_Entry": {
            "value": "System_Parameters"
          },
          "Phase_Increment": {
            "value": "Fixed"
          },
          "Phase_Width": {
            "value": "34"
          },
          "Phase_offset": {
            "value": "None"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "40"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ddsseventh_clk_wiz_0_0",
        "xci_path": "ip/ddsseventh_clk_wiz_0_0/ddsseventh_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "114.829"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "ddsseventh_ila_0_0",
        "xci_path": "ip/ddsseventh_ila_0_0/ddsseventh_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "4096"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "5"
          },
          "C_PROBE0_WIDTH": {
            "value": "8"
          },
          "C_PROBE1_WIDTH": {
            "value": "8"
          },
          "C_PROBE2_WIDTH": {
            "value": "16"
          },
          "C_PROBE3_WIDTH": {
            "value": "24"
          },
          "C_PROBE4_WIDTH": {
            "value": "56"
          }
        }
      },
      "dds_compiler_1": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "ddsseventh_dds_compiler_1_0",
        "xci_path": "ip/ddsseventh_dds_compiler_1_0/ddsseventh_dds_compiler_1_0.xci",
        "inst_hier_path": "dds_compiler_1",
        "parameters": {
          "Amplitude_Mode": {
            "value": "Unit_Circle"
          },
          "DDS_Clock_Rate": {
            "value": "200"
          },
          "Frequency_Resolution": {
            "value": "0.02"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "3"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Memory_Type": {
            "value": "Block_ROM"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "Output_Frequency1": {
            "value": "20"
          },
          "Output_Selection": {
            "value": "Sine"
          },
          "Output_Width": {
            "value": "7"
          },
          "PINC1": {
            "value": "1100110011001100110011001100110"
          },
          "Phase_Width": {
            "value": "34"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "40"
          }
        }
      },
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "ddsseventh_mult_gen_0_3",
        "xci_path": "ip/ddsseventh_mult_gen_0_3/ddsseventh_mult_gen_0_3.xci",
        "inst_hier_path": "mult_gen_0",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "PortAWidth": {
            "value": "8"
          },
          "PortBWidth": {
            "value": "8"
          }
        }
      },
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "ddsseventh_fir_compiler_0_0",
        "xci_path": "ip/ddsseventh_fir_compiler_0_0/ddsseventh_fir_compiler_0_0.xci",
        "inst_hier_path": "fir_compiler_0",
        "parameters": {
          "Clock_Frequency": {
            "value": "200"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../../../../../willwork.txt"
          },
          "Coefficient_Fractional_Bits": {
            "value": "17"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Inferred"
          },
          "Coefficient_Width": {
            "value": "16"
          },
          "ColumnConfig": {
            "value": "32"
          },
          "Data_Fractional_Bits": {
            "value": "0"
          },
          "Data_Sign": {
            "value": "Signed"
          },
          "Data_Width": {
            "value": "32"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Output_Rounding_Mode": {
            "value": "Full_Precision"
          },
          "Output_Width": {
            "value": "50"
          },
          "Quantization": {
            "value": "Quantize_Only"
          },
          "Sample_Frequency": {
            "value": "100"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "ddsseventh_xlconstant_0_0",
        "xci_path": "ip/ddsseventh_xlconstant_0_0/ddsseventh_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "mult_gen_1": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "ddsseventh_mult_gen_1_0",
        "xci_path": "ip/ddsseventh_mult_gen_1_0/ddsseventh_mult_gen_1_0.xci",
        "inst_hier_path": "mult_gen_1",
        "parameters": {
          "MultType": {
            "value": "Parallel_Multiplier"
          },
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBWidth": {
            "value": "16"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "dds_compiler_0/aclk",
          "dds_compiler_1/aclk",
          "mult_gen_0/CLK",
          "ila_0/clk",
          "fir_compiler_0/aclk",
          "mult_gen_1/CLK"
        ]
      },
      "clock_1": {
        "ports": [
          "clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "ila_0/probe0",
          "mult_gen_0/B"
        ]
      },
      "dds_compiler_1_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_1/m_axis_data_tdata",
          "mult_gen_0/A",
          "ila_0/probe1"
        ]
      },
      "fir_compiler_0_m_axis_data_tdata": {
        "ports": [
          "fir_compiler_0/m_axis_data_tdata",
          "ila_0/probe4"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "ila_0/probe2",
          "mult_gen_1/A",
          "mult_gen_1/B"
        ]
      },
      "mult_gen_1_P": {
        "ports": [
          "mult_gen_1/P",
          "ila_0/probe3",
          "fir_compiler_0/s_axis_data_tdata"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "fir_compiler_0/s_axis_data_tvalid"
        ]
      }
    }
  }
}