

================================================================
== Vivado HLS Report for 'knn'
================================================================
* Date:           Thu Jul 25 18:34:31 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        knn
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.629 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3126135|  3126135| 31.261 ms | 31.261 ms |  3126135|  3126135|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |      100|      100|         2|          -|          -|    50|    no    |
        |- Loop 2            |        5|        5|         1|          -|          -|     5|    no    |
        |- distance_loop     |  3126000|  3126000|       521|          -|          -|  6000|    no    |
        | + distance_loop.1  |      100|      100|         2|          -|          -|    50|    no    |
        | + bitcount_loop    |      400|      400|         1|          -|          -|   400|    no    |
        | + distance_loop.3  |       15|       15|         3|          -|          -|     5|    no    |
        |- freq_init_loop    |       10|       10|         1|          -|          -|    10|    no    |
        |- neighbours_loop   |       15|       15|         3|          -|          -|     5|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 4 5 
5 --> 6 14 
6 --> 7 
7 --> 8 9 
8 --> 7 
9 --> 10 9 
10 --> 11 
11 --> 12 5 
12 --> 13 
13 --> 11 
14 --> 14 15 
15 --> 16 
16 --> 17 
17 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_50), !map !74"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_49), !map !80"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_48), !map !86"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_47), !map !92"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_46), !map !98"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_45), !map !104"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_44), !map !110"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_43), !map !116"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_42), !map !122"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_41), !map !128"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_40), !map !134"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_39), !map !140"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_38), !map !146"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_37), !map !152"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_36), !map !158"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_35), !map !164"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_34), !map !170"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_33), !map !176"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_32), !map !182"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_31), !map !188"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_30), !map !194"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_29), !map !200"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_28), !map !206"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_27), !map !212"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_26), !map !218"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_25), !map !224"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_24), !map !230"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_23), !map !236"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_22), !map !242"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_21), !map !248"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_20), !map !254"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_19), !map !260"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_18), !map !266"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_17), !map !272"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_16), !map !278"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_15), !map !284"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_14), !map !290"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_13), !map !296"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_12), !map !302"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_11), !map !308"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_10), !map !314"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_9), !map !320"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_8), !map !326"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_7), !map !332"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_6), !map !338"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_5), !map !344"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_4), !map !350"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_3), !map !356"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_2), !map !362"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_1), !map !368"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_0), !map !374"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V), !map !380"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @knn_str) nounwind"   --->   Operation 70 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%distances_0 = alloca [5 x i16], align 16" [knn.cpp:5980]   --->   Operation 71 'alloca' 'distances_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%distances_1 = alloca [5 x i5], align 1" [knn.cpp:5980]   --->   Operation 72 'alloca' 'distances_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%freq = alloca [10 x i32], align 16" [knn.cpp:6015]   --->   Operation 73 'alloca' 'freq' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6000 x i4]* @train_0, [6000 x i8]* @train_1, [6000 x i8]* @train_2, [6000 x i8]* @train_3, [6000 x i8]* @train_4, [6000 x i8]* @train_5, [6000 x i8]* @train_6, [6000 x i8]* @train_7, [6000 x i8]* @train_8, [6000 x i8]* @train_9, [6000 x i8]* @train_10, [6000 x i8]* @train_11, [6000 x i8]* @train_12, [6000 x i8]* @train_13, [6000 x i8]* @train_14, [6000 x i8]* @train_15, [6000 x i8]* @train_16, [6000 x i8]* @train_17, [6000 x i8]* @train_18, [6000 x i8]* @train_19, [6000 x i8]* @train_20, [6000 x i8]* @train_21, [6000 x i6]* @train_22, [6000 x i8]* @train_23, [6000 x i8]* @train_24, [6000 x i8]* @train_25, [6000 x i8]* @train_26, [6000 x i8]* @train_27, [6000 x i8]* @train_28, [6000 x i8]* @train_29, [6000 x i8]* @train_30, [6000 x i8]* @train_31, [6000 x i8]* @train_32, [6000 x i8]* @train_33, [6000 x i8]* @train_34, [6000 x i8]* @train_35, [6000 x i7]* @train_36, [6000 x i8]* @train_37, [6000 x i8]* @train_38, [6000 x i8]* @train_39, [6000 x i8]* @train_40, [6000 x i8]* @train_41, [6000 x i8]* @train_42, [6000 x i7]* @train_43, [6000 x i8]* @train_44, [6000 x i8]* @train_45, [6000 x i8]* @train_46, [6000 x i8]* @train_47, [6000 x i8]* @train_48, [6000 x i8]* @train_49, [6000 x i7]* @train_50, [6000 x i8]* @train_51, [6000 x i8]* @train_52, [6000 x i8]* @train_53, [6000 x i8]* @train_54, [6000 x i8]* @train_55, [6000 x i8]* @train_56, [6000 x i6]* @train_57, [6000 x i8]* @train_58, [6000 x i8]* @train_59, [6000 x i8]* @train_60, [6000 x i8]* @train_61, [6000 x i8]* @train_62, [6000 x i8]* @train_63, [6000 x i6]* @train_64, [6000 x i8]* @train_65, [6000 x i8]* @train_66, [6000 x i8]* @train_67, [6000 x i8]* @train_68, [6000 x i8]* @train_69, [6000 x i8]* @train_70, [6000 x i8]* @train_71, [6000 x i8]* @train_72, [6000 x i8]* @train_73, [6000 x i8]* @train_74, [6000 x i8]* @train_75, [6000 x i8]* @train_76, [6000 x i8]* @train_77, [6000 x i8]* @train_78, [6000 x i8]* @train_79, [6000 x i8]* @train_80, [6000 x i8]* @train_81, [6000 x i8]* @train_82, [6000 x i8]* @train_83, [6000 x i8]* @train_84, [6000 x i8]* @train_85, [6000 x i8]* @train_86, [6000 x i8]* @train_87, [6000 x i8]* @train_88, [6000 x i8]* @train_89, [6000 x i8]* @train_90, [6000 x i8]* @train_91, [6000 x i8]* @train_92, [6000 x i8]* @train_93, [6000 x i8]* @train_94, [6000 x i8]* @train_95, [6000 x i8]* @train_96, [6000 x i8]* @train_97, [6000 x i8]* @train_98, [1 x i8]* @p_str1, [14 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [knn.cpp:5964]   --->   Operation 74 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %output_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [knn.cpp:5964]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_0, i8* %input_1, i8* %input_2, i8* %input_3, i8* %input_4, i8* %input_5, i8* %input_6, i8* %input_7, i8* %input_8, i8* %input_9, i8* %input_10, i8* %input_11, i8* %input_12, i8* %input_13, i8* %input_14, i8* %input_15, i8* %input_16, i8* %input_17, i8* %input_18, i8* %input_19, i8* %input_20, i8* %input_21, i8* %input_22, i8* %input_23, i8* %input_24, i8* %input_25, i8* %input_26, i8* %input_27, i8* %input_28, i8* %input_29, i8* %input_30, i8* %input_31, i8* %input_32, i8* %input_33, i8* %input_34, i8* %input_35, i8* %input_36, i8* %input_37, i8* %input_38, i8* %input_39, i8* %input_40, i8* %input_41, i8* %input_42, i8* %input_43, i8* %input_44, i8* %input_45, i8* %input_46, i8* %input_47, i8* %input_48, i8* %input_49, i8* %input_50, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [knn.cpp:5965]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [knn.cpp:5966]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%input_50_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_50)" [knn.cpp:5970]   --->   Operation 78 'read' 'input_50_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%input_1_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_1)" [knn.cpp:5970]   --->   Operation 79 'read' 'input_1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%input_2_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_2)" [knn.cpp:5970]   --->   Operation 80 'read' 'input_2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%input_3_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_3)" [knn.cpp:5970]   --->   Operation 81 'read' 'input_3_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%input_4_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_4)" [knn.cpp:5970]   --->   Operation 82 'read' 'input_4_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%input_5_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_5)" [knn.cpp:5970]   --->   Operation 83 'read' 'input_5_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%input_6_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_6)" [knn.cpp:5970]   --->   Operation 84 'read' 'input_6_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%input_7_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_7)" [knn.cpp:5970]   --->   Operation 85 'read' 'input_7_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%input_8_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_8)" [knn.cpp:5970]   --->   Operation 86 'read' 'input_8_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%input_9_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_9)" [knn.cpp:5970]   --->   Operation 87 'read' 'input_9_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%input_10_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_10)" [knn.cpp:5970]   --->   Operation 88 'read' 'input_10_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%input_11_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_11)" [knn.cpp:5970]   --->   Operation 89 'read' 'input_11_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%input_12_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_12)" [knn.cpp:5970]   --->   Operation 90 'read' 'input_12_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%input_13_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_13)" [knn.cpp:5970]   --->   Operation 91 'read' 'input_13_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%input_14_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_14)" [knn.cpp:5970]   --->   Operation 92 'read' 'input_14_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%input_15_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_15)" [knn.cpp:5970]   --->   Operation 93 'read' 'input_15_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (1.00ns)   --->   "%input_16_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_16)" [knn.cpp:5970]   --->   Operation 94 'read' 'input_16_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 95 [1/1] (1.00ns)   --->   "%input_17_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_17)" [knn.cpp:5970]   --->   Operation 95 'read' 'input_17_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 96 [1/1] (1.00ns)   --->   "%input_18_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_18)" [knn.cpp:5970]   --->   Operation 96 'read' 'input_18_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 97 [1/1] (1.00ns)   --->   "%input_19_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_19)" [knn.cpp:5970]   --->   Operation 97 'read' 'input_19_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%input_20_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_20)" [knn.cpp:5970]   --->   Operation 98 'read' 'input_20_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "%input_21_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_21)" [knn.cpp:5970]   --->   Operation 99 'read' 'input_21_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%input_22_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_22)" [knn.cpp:5970]   --->   Operation 100 'read' 'input_22_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%input_23_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_23)" [knn.cpp:5970]   --->   Operation 101 'read' 'input_23_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%input_24_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_24)" [knn.cpp:5970]   --->   Operation 102 'read' 'input_24_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%input_25_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_25)" [knn.cpp:5970]   --->   Operation 103 'read' 'input_25_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%input_26_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_26)" [knn.cpp:5970]   --->   Operation 104 'read' 'input_26_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%input_27_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_27)" [knn.cpp:5970]   --->   Operation 105 'read' 'input_27_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%input_28_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_28)" [knn.cpp:5970]   --->   Operation 106 'read' 'input_28_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%input_29_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_29)" [knn.cpp:5970]   --->   Operation 107 'read' 'input_29_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%input_30_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_30)" [knn.cpp:5970]   --->   Operation 108 'read' 'input_30_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (1.00ns)   --->   "%input_31_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_31)" [knn.cpp:5970]   --->   Operation 109 'read' 'input_31_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 110 [1/1] (1.00ns)   --->   "%input_32_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_32)" [knn.cpp:5970]   --->   Operation 110 'read' 'input_32_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 111 [1/1] (1.00ns)   --->   "%input_33_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_33)" [knn.cpp:5970]   --->   Operation 111 'read' 'input_33_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 112 [1/1] (1.00ns)   --->   "%input_34_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_34)" [knn.cpp:5970]   --->   Operation 112 'read' 'input_34_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 113 [1/1] (1.00ns)   --->   "%input_35_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_35)" [knn.cpp:5970]   --->   Operation 113 'read' 'input_35_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 114 [1/1] (1.00ns)   --->   "%input_36_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_36)" [knn.cpp:5970]   --->   Operation 114 'read' 'input_36_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 115 [1/1] (1.00ns)   --->   "%input_37_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_37)" [knn.cpp:5970]   --->   Operation 115 'read' 'input_37_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 116 [1/1] (1.00ns)   --->   "%input_38_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_38)" [knn.cpp:5970]   --->   Operation 116 'read' 'input_38_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 117 [1/1] (1.00ns)   --->   "%input_39_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_39)" [knn.cpp:5970]   --->   Operation 117 'read' 'input_39_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 118 [1/1] (1.00ns)   --->   "%input_40_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_40)" [knn.cpp:5970]   --->   Operation 118 'read' 'input_40_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 119 [1/1] (1.00ns)   --->   "%input_41_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_41)" [knn.cpp:5970]   --->   Operation 119 'read' 'input_41_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 120 [1/1] (1.00ns)   --->   "%input_42_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_42)" [knn.cpp:5970]   --->   Operation 120 'read' 'input_42_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 121 [1/1] (1.00ns)   --->   "%input_43_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_43)" [knn.cpp:5970]   --->   Operation 121 'read' 'input_43_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 122 [1/1] (1.00ns)   --->   "%input_44_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_44)" [knn.cpp:5970]   --->   Operation 122 'read' 'input_44_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 123 [1/1] (1.00ns)   --->   "%input_45_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_45)" [knn.cpp:5970]   --->   Operation 123 'read' 'input_45_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 124 [1/1] (1.00ns)   --->   "%input_46_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_46)" [knn.cpp:5970]   --->   Operation 124 'read' 'input_46_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 125 [1/1] (1.00ns)   --->   "%input_47_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_47)" [knn.cpp:5970]   --->   Operation 125 'read' 'input_47_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 126 [1/1] (1.00ns)   --->   "%input_48_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_48)" [knn.cpp:5970]   --->   Operation 126 'read' 'input_48_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 127 [1/1] (1.00ns)   --->   "%input_49_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_49)" [knn.cpp:5970]   --->   Operation 127 'read' 'input_49_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 128 [1/1] (0.75ns)   --->   "br label %1" [knn.cpp:5969]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i400 [ undef, %0 ], [ %test_data_V_2, %branch1 ]"   --->   Operation 129 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ -14, %0 ], [ %i, %branch1 ]"   --->   Operation 130 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.87ns)   --->   "%icmp_ln5969 = icmp eq i6 %i_0, 0" [knn.cpp:5969]   --->   Operation 131 'icmp' 'icmp_ln5969' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 132 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5969, label %3, label %2" [knn.cpp:5969]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (2.06ns)   --->   "switch i6 %i_0, label %branch50 [
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
    i6 -15, label %branch49
  ]" [knn.cpp:5970]   --->   Operation 134 'switch' <Predicate = (!icmp_ln5969)> <Delay = 2.06>
ST_2 : Operation 135 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 135 'br' <Predicate = (!icmp_ln5969 & i_0 == 49)> <Delay = 2.06>
ST_2 : Operation 136 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 136 'br' <Predicate = (!icmp_ln5969 & i_0 == 48)> <Delay = 2.06>
ST_2 : Operation 137 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 137 'br' <Predicate = (!icmp_ln5969 & i_0 == 47)> <Delay = 2.06>
ST_2 : Operation 138 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 138 'br' <Predicate = (!icmp_ln5969 & i_0 == 46)> <Delay = 2.06>
ST_2 : Operation 139 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 139 'br' <Predicate = (!icmp_ln5969 & i_0 == 45)> <Delay = 2.06>
ST_2 : Operation 140 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 140 'br' <Predicate = (!icmp_ln5969 & i_0 == 44)> <Delay = 2.06>
ST_2 : Operation 141 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 141 'br' <Predicate = (!icmp_ln5969 & i_0 == 43)> <Delay = 2.06>
ST_2 : Operation 142 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 142 'br' <Predicate = (!icmp_ln5969 & i_0 == 42)> <Delay = 2.06>
ST_2 : Operation 143 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 143 'br' <Predicate = (!icmp_ln5969 & i_0 == 41)> <Delay = 2.06>
ST_2 : Operation 144 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 144 'br' <Predicate = (!icmp_ln5969 & i_0 == 40)> <Delay = 2.06>
ST_2 : Operation 145 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 145 'br' <Predicate = (!icmp_ln5969 & i_0 == 39)> <Delay = 2.06>
ST_2 : Operation 146 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 146 'br' <Predicate = (!icmp_ln5969 & i_0 == 38)> <Delay = 2.06>
ST_2 : Operation 147 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 147 'br' <Predicate = (!icmp_ln5969 & i_0 == 37)> <Delay = 2.06>
ST_2 : Operation 148 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 148 'br' <Predicate = (!icmp_ln5969 & i_0 == 36)> <Delay = 2.06>
ST_2 : Operation 149 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 149 'br' <Predicate = (!icmp_ln5969 & i_0 == 35)> <Delay = 2.06>
ST_2 : Operation 150 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 150 'br' <Predicate = (!icmp_ln5969 & i_0 == 34)> <Delay = 2.06>
ST_2 : Operation 151 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 151 'br' <Predicate = (!icmp_ln5969 & i_0 == 33)> <Delay = 2.06>
ST_2 : Operation 152 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 152 'br' <Predicate = (!icmp_ln5969 & i_0 == 32)> <Delay = 2.06>
ST_2 : Operation 153 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 153 'br' <Predicate = (!icmp_ln5969 & i_0 == 31)> <Delay = 2.06>
ST_2 : Operation 154 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 154 'br' <Predicate = (!icmp_ln5969 & i_0 == 30)> <Delay = 2.06>
ST_2 : Operation 155 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 155 'br' <Predicate = (!icmp_ln5969 & i_0 == 29)> <Delay = 2.06>
ST_2 : Operation 156 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 156 'br' <Predicate = (!icmp_ln5969 & i_0 == 28)> <Delay = 2.06>
ST_2 : Operation 157 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 157 'br' <Predicate = (!icmp_ln5969 & i_0 == 27)> <Delay = 2.06>
ST_2 : Operation 158 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 158 'br' <Predicate = (!icmp_ln5969 & i_0 == 26)> <Delay = 2.06>
ST_2 : Operation 159 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 159 'br' <Predicate = (!icmp_ln5969 & i_0 == 25)> <Delay = 2.06>
ST_2 : Operation 160 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 160 'br' <Predicate = (!icmp_ln5969 & i_0 == 24)> <Delay = 2.06>
ST_2 : Operation 161 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 161 'br' <Predicate = (!icmp_ln5969 & i_0 == 23)> <Delay = 2.06>
ST_2 : Operation 162 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 162 'br' <Predicate = (!icmp_ln5969 & i_0 == 22)> <Delay = 2.06>
ST_2 : Operation 163 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 163 'br' <Predicate = (!icmp_ln5969 & i_0 == 21)> <Delay = 2.06>
ST_2 : Operation 164 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 164 'br' <Predicate = (!icmp_ln5969 & i_0 == 20)> <Delay = 2.06>
ST_2 : Operation 165 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 165 'br' <Predicate = (!icmp_ln5969 & i_0 == 19)> <Delay = 2.06>
ST_2 : Operation 166 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 166 'br' <Predicate = (!icmp_ln5969 & i_0 == 18)> <Delay = 2.06>
ST_2 : Operation 167 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 167 'br' <Predicate = (!icmp_ln5969 & i_0 == 17)> <Delay = 2.06>
ST_2 : Operation 168 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 168 'br' <Predicate = (!icmp_ln5969 & i_0 == 16)> <Delay = 2.06>
ST_2 : Operation 169 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 169 'br' <Predicate = (!icmp_ln5969 & i_0 == 15)> <Delay = 2.06>
ST_2 : Operation 170 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 170 'br' <Predicate = (!icmp_ln5969 & i_0 == 14)> <Delay = 2.06>
ST_2 : Operation 171 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 171 'br' <Predicate = (!icmp_ln5969 & i_0 == 13)> <Delay = 2.06>
ST_2 : Operation 172 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 172 'br' <Predicate = (!icmp_ln5969 & i_0 == 12)> <Delay = 2.06>
ST_2 : Operation 173 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 173 'br' <Predicate = (!icmp_ln5969 & i_0 == 11)> <Delay = 2.06>
ST_2 : Operation 174 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 174 'br' <Predicate = (!icmp_ln5969 & i_0 == 10)> <Delay = 2.06>
ST_2 : Operation 175 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 175 'br' <Predicate = (!icmp_ln5969 & i_0 == 9)> <Delay = 2.06>
ST_2 : Operation 176 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 176 'br' <Predicate = (!icmp_ln5969 & i_0 == 8)> <Delay = 2.06>
ST_2 : Operation 177 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 177 'br' <Predicate = (!icmp_ln5969 & i_0 == 7)> <Delay = 2.06>
ST_2 : Operation 178 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 178 'br' <Predicate = (!icmp_ln5969 & i_0 == 6)> <Delay = 2.06>
ST_2 : Operation 179 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 179 'br' <Predicate = (!icmp_ln5969 & i_0 == 5)> <Delay = 2.06>
ST_2 : Operation 180 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 180 'br' <Predicate = (!icmp_ln5969 & i_0 == 4)> <Delay = 2.06>
ST_2 : Operation 181 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 181 'br' <Predicate = (!icmp_ln5969 & i_0 == 3)> <Delay = 2.06>
ST_2 : Operation 182 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 182 'br' <Predicate = (!icmp_ln5969 & i_0 == 2)> <Delay = 2.06>
ST_2 : Operation 183 [1/1] (2.06ns)   --->   "br label %branch1" [knn.cpp:5970]   --->   Operation 183 'br' <Predicate = (!icmp_ln5969 & i_0 == 63) | (!icmp_ln5969 & i_0 == 62) | (!icmp_ln5969 & i_0 == 61) | (!icmp_ln5969 & i_0 == 60) | (!icmp_ln5969 & i_0 == 59) | (!icmp_ln5969 & i_0 == 58) | (!icmp_ln5969 & i_0 == 57) | (!icmp_ln5969 & i_0 == 56) | (!icmp_ln5969 & i_0 == 55) | (!icmp_ln5969 & i_0 == 54) | (!icmp_ln5969 & i_0 == 53) | (!icmp_ln5969 & i_0 == 52) | (!icmp_ln5969 & i_0 == 51) | (!icmp_ln5969 & i_0 == 50) | (!icmp_ln5969 & i_0 == 0)> <Delay = 2.06>
ST_2 : Operation 184 [1/1] (1.00ns)   --->   "%input_0_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %input_0)" [knn.cpp:5977]   --->   Operation 184 'read' 'input_0_read' <Predicate = (icmp_ln5969)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%test_label_V = trunc i8 %input_0_read to i4" [knn.cpp:5977]   --->   Operation 185 'trunc' 'test_label_V' <Predicate = (icmp_ln5969)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.75ns)   --->   "br label %4" [knn.cpp:5981]   --->   Operation 186 'br' <Predicate = (icmp_ln5969)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 3.43>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%temp_V = phi i8 [ %input_2_read, %branch2 ], [ %input_3_read, %branch3 ], [ %input_4_read, %branch4 ], [ %input_5_read, %branch5 ], [ %input_6_read, %branch6 ], [ %input_7_read, %branch7 ], [ %input_8_read, %branch8 ], [ %input_9_read, %branch9 ], [ %input_10_read, %branch10 ], [ %input_11_read, %branch11 ], [ %input_12_read, %branch12 ], [ %input_13_read, %branch13 ], [ %input_14_read, %branch14 ], [ %input_15_read, %branch15 ], [ %input_16_read, %branch16 ], [ %input_17_read, %branch17 ], [ %input_18_read, %branch18 ], [ %input_19_read, %branch19 ], [ %input_20_read, %branch20 ], [ %input_21_read, %branch21 ], [ %input_22_read, %branch22 ], [ %input_23_read, %branch23 ], [ %input_24_read, %branch24 ], [ %input_25_read, %branch25 ], [ %input_26_read, %branch26 ], [ %input_27_read, %branch27 ], [ %input_28_read, %branch28 ], [ %input_29_read, %branch29 ], [ %input_30_read, %branch30 ], [ %input_31_read, %branch31 ], [ %input_32_read, %branch32 ], [ %input_33_read, %branch33 ], [ %input_34_read, %branch34 ], [ %input_35_read, %branch35 ], [ %input_36_read, %branch36 ], [ %input_37_read, %branch37 ], [ %input_38_read, %branch38 ], [ %input_39_read, %branch39 ], [ %input_40_read, %branch40 ], [ %input_41_read, %branch41 ], [ %input_42_read, %branch42 ], [ %input_43_read, %branch43 ], [ %input_44_read, %branch44 ], [ %input_45_read, %branch45 ], [ %input_46_read, %branch46 ], [ %input_47_read, %branch47 ], [ %input_48_read, %branch48 ], [ %input_49_read, %branch49 ], [ %input_50_read, %branch50 ], [ %input_1_read, %2 ]" [knn.cpp:5970]   --->   Operation 187 'phi' 'temp_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i8 %temp_V to i400" [knn.cpp:5971]   --->   Operation 188 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (2.77ns)   --->   "%test_data_V = add i400 %p_Val2_1, %zext_ln700" [knn.cpp:5971]   --->   Operation 189 'add' 'test_data_V' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.87ns)   --->   "%icmp_ln5972 = icmp eq i6 %i_0, 1" [knn.cpp:5972]   --->   Operation 190 'icmp' 'icmp_ln5972' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node test_data_V_2)   --->   "%r_V = shl i400 %test_data_V, 8" [knn.cpp:5973]   --->   Operation 191 'shl' 'r_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.65ns) (out node of the LUT)   --->   "%test_data_V_2 = select i1 %icmp_ln5972, i400 %test_data_V, i400 %r_V" [knn.cpp:5972]   --->   Operation 192 'select' 'test_data_V_2' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.88ns)   --->   "%i = add i6 -1, %i_0" [knn.cpp:5969]   --->   Operation 193 'add' 'i' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "br label %1" [knn.cpp:5969]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.79>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%i1_0 = phi i3 [ 0, %3 ], [ %i_1, %5 ]"   --->   Operation 195 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.69ns)   --->   "%icmp_ln5981 = icmp eq i3 %i1_0, -3" [knn.cpp:5981]   --->   Operation 196 'icmp' 'icmp_ln5981' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 197 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.74ns)   --->   "%i_1 = add i3 %i1_0, 1" [knn.cpp:5981]   --->   Operation 198 'add' 'i_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5981, label %.preheader126.preheader, label %5" [knn.cpp:5981]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln5982 = zext i3 %i1_0 to i64" [knn.cpp:5982]   --->   Operation 200 'zext' 'zext_ln5982' <Predicate = (!icmp_ln5981)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%distances_0_addr = getelementptr [5 x i16]* %distances_0, i64 0, i64 %zext_ln5982" [knn.cpp:5982]   --->   Operation 201 'getelementptr' 'distances_0_addr' <Predicate = (!icmp_ln5981)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.79ns)   --->   "store i16 800, i16* %distances_0_addr, align 4" [knn.cpp:5982]   --->   Operation 202 'store' <Predicate = (!icmp_ln5981)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%distances_1_addr = getelementptr [5 x i5]* %distances_1, i64 0, i64 %zext_ln5982" [knn.cpp:5983]   --->   Operation 203 'getelementptr' 'distances_1_addr' <Predicate = (!icmp_ln5981)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.79ns)   --->   "store i5 -1, i5* %distances_1_addr, align 1" [knn.cpp:5983]   --->   Operation 204 'store' <Predicate = (!icmp_ln5981)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "br label %4" [knn.cpp:5981]   --->   Operation 205 'br' <Predicate = (!icmp_ln5981)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.75ns)   --->   "br label %.preheader126" [knn.cpp:5987]   --->   Operation 206 'br' <Predicate = (icmp_ln5981)> <Delay = 0.75>

State 5 <SV = 3> <Delay = 1.35>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%i2_0 = phi i13 [ %i_5, %distance_loop_end ], [ 0, %.preheader126.preheader ]"   --->   Operation 207 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.86ns)   --->   "%icmp_ln5987 = icmp eq i13 %i2_0, -2192" [knn.cpp:5987]   --->   Operation 208 'icmp' 'icmp_ln5987' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6000, i64 6000, i64 6000)"   --->   Operation 209 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.97ns)   --->   "%i_5 = add i13 %i2_0, 1" [knn.cpp:5987]   --->   Operation 210 'add' 'i_5' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5987, label %.preheader125.preheader, label %distance_loop_begin" [knn.cpp:5987]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln5991 = zext i13 %i2_0 to i64" [knn.cpp:5991]   --->   Operation 212 'zext' 'zext_ln5991' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%train_21_addr = getelementptr [6000 x i8]* @train_21, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 213 'getelementptr' 'train_21_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%train_22_addr = getelementptr [6000 x i6]* @train_22, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 214 'getelementptr' 'train_22_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%train_23_addr = getelementptr [6000 x i8]* @train_23, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 215 'getelementptr' 'train_23_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%train_24_addr = getelementptr [6000 x i8]* @train_24, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 216 'getelementptr' 'train_24_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%train_25_addr = getelementptr [6000 x i8]* @train_25, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 217 'getelementptr' 'train_25_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%train_26_addr = getelementptr [6000 x i8]* @train_26, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 218 'getelementptr' 'train_26_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%train_27_addr = getelementptr [6000 x i8]* @train_27, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 219 'getelementptr' 'train_27_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%train_28_addr = getelementptr [6000 x i8]* @train_28, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 220 'getelementptr' 'train_28_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%train_29_addr = getelementptr [6000 x i8]* @train_29, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 221 'getelementptr' 'train_29_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%train_30_addr = getelementptr [6000 x i8]* @train_30, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 222 'getelementptr' 'train_30_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%train_31_addr = getelementptr [6000 x i8]* @train_31, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 223 'getelementptr' 'train_31_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%train_32_addr = getelementptr [6000 x i8]* @train_32, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 224 'getelementptr' 'train_32_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%train_33_addr = getelementptr [6000 x i8]* @train_33, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 225 'getelementptr' 'train_33_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%train_34_addr = getelementptr [6000 x i8]* @train_34, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 226 'getelementptr' 'train_34_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%train_35_addr = getelementptr [6000 x i8]* @train_35, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 227 'getelementptr' 'train_35_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%train_36_addr = getelementptr [6000 x i7]* @train_36, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 228 'getelementptr' 'train_36_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%train_37_addr = getelementptr [6000 x i8]* @train_37, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 229 'getelementptr' 'train_37_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%train_38_addr = getelementptr [6000 x i8]* @train_38, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 230 'getelementptr' 'train_38_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%train_39_addr = getelementptr [6000 x i8]* @train_39, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 231 'getelementptr' 'train_39_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%train_40_addr = getelementptr [6000 x i8]* @train_40, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 232 'getelementptr' 'train_40_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%train_41_addr = getelementptr [6000 x i8]* @train_41, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 233 'getelementptr' 'train_41_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%train_42_addr = getelementptr [6000 x i8]* @train_42, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 234 'getelementptr' 'train_42_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%train_43_addr = getelementptr [6000 x i7]* @train_43, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 235 'getelementptr' 'train_43_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%train_44_addr = getelementptr [6000 x i8]* @train_44, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 236 'getelementptr' 'train_44_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%train_45_addr = getelementptr [6000 x i8]* @train_45, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 237 'getelementptr' 'train_45_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%train_46_addr = getelementptr [6000 x i8]* @train_46, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 238 'getelementptr' 'train_46_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%train_47_addr = getelementptr [6000 x i8]* @train_47, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 239 'getelementptr' 'train_47_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%train_48_addr = getelementptr [6000 x i8]* @train_48, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 240 'getelementptr' 'train_48_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%train_49_addr = getelementptr [6000 x i8]* @train_49, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 241 'getelementptr' 'train_49_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%train_50_addr = getelementptr [6000 x i7]* @train_50, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 242 'getelementptr' 'train_50_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%train_51_addr = getelementptr [6000 x i8]* @train_51, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 243 'getelementptr' 'train_51_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%train_52_addr = getelementptr [6000 x i8]* @train_52, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 244 'getelementptr' 'train_52_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%train_53_addr = getelementptr [6000 x i8]* @train_53, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 245 'getelementptr' 'train_53_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%train_54_addr = getelementptr [6000 x i8]* @train_54, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 246 'getelementptr' 'train_54_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%train_55_addr = getelementptr [6000 x i8]* @train_55, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 247 'getelementptr' 'train_55_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%train_56_addr = getelementptr [6000 x i8]* @train_56, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 248 'getelementptr' 'train_56_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%train_57_addr = getelementptr [6000 x i6]* @train_57, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 249 'getelementptr' 'train_57_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%train_58_addr = getelementptr [6000 x i8]* @train_58, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 250 'getelementptr' 'train_58_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%train_59_addr = getelementptr [6000 x i8]* @train_59, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 251 'getelementptr' 'train_59_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%train_60_addr = getelementptr [6000 x i8]* @train_60, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 252 'getelementptr' 'train_60_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%train_61_addr = getelementptr [6000 x i8]* @train_61, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 253 'getelementptr' 'train_61_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%train_62_addr = getelementptr [6000 x i8]* @train_62, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 254 'getelementptr' 'train_62_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%train_63_addr = getelementptr [6000 x i8]* @train_63, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 255 'getelementptr' 'train_63_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%train_64_addr = getelementptr [6000 x i6]* @train_64, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 256 'getelementptr' 'train_64_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%train_65_addr = getelementptr [6000 x i8]* @train_65, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 257 'getelementptr' 'train_65_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%train_66_addr = getelementptr [6000 x i8]* @train_66, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 258 'getelementptr' 'train_66_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%train_67_addr = getelementptr [6000 x i8]* @train_67, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 259 'getelementptr' 'train_67_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%train_68_addr = getelementptr [6000 x i8]* @train_68, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 260 'getelementptr' 'train_68_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%train_69_addr = getelementptr [6000 x i8]* @train_69, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 261 'getelementptr' 'train_69_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%train_70_addr = getelementptr [6000 x i8]* @train_70, i64 0, i64 %zext_ln5991" [knn.cpp:5991]   --->   Operation 262 'getelementptr' 'train_70_addr' <Predicate = (!icmp_ln5987)> <Delay = 0.00>
ST_5 : Operation 263 [2/2] (1.35ns)   --->   "%train_70_load = load i8* %train_70_addr, align 1" [knn.cpp:5991]   --->   Operation 263 'load' 'train_70_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 264 [2/2] (1.35ns)   --->   "%train_21_load = load i8* %train_21_addr, align 1" [knn.cpp:5991]   --->   Operation 264 'load' 'train_21_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 265 [2/2] (1.35ns)   --->   "%train_22_load = load i6* %train_22_addr, align 1" [knn.cpp:5991]   --->   Operation 265 'load' 'train_22_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 266 [2/2] (1.35ns)   --->   "%train_23_load = load i8* %train_23_addr, align 1" [knn.cpp:5991]   --->   Operation 266 'load' 'train_23_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 267 [2/2] (1.35ns)   --->   "%train_24_load = load i8* %train_24_addr, align 1" [knn.cpp:5991]   --->   Operation 267 'load' 'train_24_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 268 [2/2] (1.35ns)   --->   "%train_25_load = load i8* %train_25_addr, align 1" [knn.cpp:5991]   --->   Operation 268 'load' 'train_25_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 269 [2/2] (1.35ns)   --->   "%train_26_load = load i8* %train_26_addr, align 1" [knn.cpp:5991]   --->   Operation 269 'load' 'train_26_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 270 [2/2] (1.35ns)   --->   "%train_27_load = load i8* %train_27_addr, align 1" [knn.cpp:5991]   --->   Operation 270 'load' 'train_27_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 271 [2/2] (1.35ns)   --->   "%train_28_load = load i8* %train_28_addr, align 1" [knn.cpp:5991]   --->   Operation 271 'load' 'train_28_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 272 [2/2] (1.35ns)   --->   "%train_29_load = load i8* %train_29_addr, align 1" [knn.cpp:5991]   --->   Operation 272 'load' 'train_29_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 273 [2/2] (1.35ns)   --->   "%train_30_load = load i8* %train_30_addr, align 1" [knn.cpp:5991]   --->   Operation 273 'load' 'train_30_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 274 [2/2] (1.35ns)   --->   "%train_31_load = load i8* %train_31_addr, align 1" [knn.cpp:5991]   --->   Operation 274 'load' 'train_31_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 275 [2/2] (1.35ns)   --->   "%train_32_load = load i8* %train_32_addr, align 1" [knn.cpp:5991]   --->   Operation 275 'load' 'train_32_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 276 [2/2] (1.35ns)   --->   "%train_33_load = load i8* %train_33_addr, align 1" [knn.cpp:5991]   --->   Operation 276 'load' 'train_33_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 277 [2/2] (1.35ns)   --->   "%train_34_load = load i8* %train_34_addr, align 1" [knn.cpp:5991]   --->   Operation 277 'load' 'train_34_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 278 [2/2] (1.35ns)   --->   "%train_35_load = load i8* %train_35_addr, align 1" [knn.cpp:5991]   --->   Operation 278 'load' 'train_35_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 279 [2/2] (1.35ns)   --->   "%train_36_load = load i7* %train_36_addr, align 1" [knn.cpp:5991]   --->   Operation 279 'load' 'train_36_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 280 [2/2] (1.35ns)   --->   "%train_37_load = load i8* %train_37_addr, align 1" [knn.cpp:5991]   --->   Operation 280 'load' 'train_37_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 281 [2/2] (1.35ns)   --->   "%train_38_load = load i8* %train_38_addr, align 1" [knn.cpp:5991]   --->   Operation 281 'load' 'train_38_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 282 [2/2] (1.35ns)   --->   "%train_39_load = load i8* %train_39_addr, align 1" [knn.cpp:5991]   --->   Operation 282 'load' 'train_39_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 283 [2/2] (1.35ns)   --->   "%train_40_load = load i8* %train_40_addr, align 1" [knn.cpp:5991]   --->   Operation 283 'load' 'train_40_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 284 [2/2] (1.35ns)   --->   "%train_41_load = load i8* %train_41_addr, align 1" [knn.cpp:5991]   --->   Operation 284 'load' 'train_41_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 285 [2/2] (1.35ns)   --->   "%train_42_load = load i8* %train_42_addr, align 1" [knn.cpp:5991]   --->   Operation 285 'load' 'train_42_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 286 [2/2] (1.35ns)   --->   "%train_43_load = load i7* %train_43_addr, align 1" [knn.cpp:5991]   --->   Operation 286 'load' 'train_43_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 287 [2/2] (1.35ns)   --->   "%train_44_load = load i8* %train_44_addr, align 1" [knn.cpp:5991]   --->   Operation 287 'load' 'train_44_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 288 [2/2] (1.35ns)   --->   "%train_45_load = load i8* %train_45_addr, align 1" [knn.cpp:5991]   --->   Operation 288 'load' 'train_45_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 289 [2/2] (1.35ns)   --->   "%train_46_load = load i8* %train_46_addr, align 1" [knn.cpp:5991]   --->   Operation 289 'load' 'train_46_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 290 [2/2] (1.35ns)   --->   "%train_47_load = load i8* %train_47_addr, align 1" [knn.cpp:5991]   --->   Operation 290 'load' 'train_47_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 291 [2/2] (1.35ns)   --->   "%train_48_load = load i8* %train_48_addr, align 1" [knn.cpp:5991]   --->   Operation 291 'load' 'train_48_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 292 [2/2] (1.35ns)   --->   "%train_49_load = load i8* %train_49_addr, align 1" [knn.cpp:5991]   --->   Operation 292 'load' 'train_49_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 293 [2/2] (1.35ns)   --->   "%train_50_load = load i7* %train_50_addr, align 1" [knn.cpp:5991]   --->   Operation 293 'load' 'train_50_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 294 [2/2] (1.35ns)   --->   "%train_51_load = load i8* %train_51_addr, align 1" [knn.cpp:5991]   --->   Operation 294 'load' 'train_51_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 295 [2/2] (1.35ns)   --->   "%train_52_load = load i8* %train_52_addr, align 1" [knn.cpp:5991]   --->   Operation 295 'load' 'train_52_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 296 [2/2] (1.35ns)   --->   "%train_53_load = load i8* %train_53_addr, align 1" [knn.cpp:5991]   --->   Operation 296 'load' 'train_53_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 297 [2/2] (1.35ns)   --->   "%train_54_load = load i8* %train_54_addr, align 1" [knn.cpp:5991]   --->   Operation 297 'load' 'train_54_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 298 [2/2] (1.35ns)   --->   "%train_55_load = load i8* %train_55_addr, align 1" [knn.cpp:5991]   --->   Operation 298 'load' 'train_55_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 299 [2/2] (1.35ns)   --->   "%train_56_load = load i8* %train_56_addr, align 1" [knn.cpp:5991]   --->   Operation 299 'load' 'train_56_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 300 [2/2] (1.35ns)   --->   "%train_57_load = load i6* %train_57_addr, align 1" [knn.cpp:5991]   --->   Operation 300 'load' 'train_57_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 301 [2/2] (1.35ns)   --->   "%train_58_load = load i8* %train_58_addr, align 1" [knn.cpp:5991]   --->   Operation 301 'load' 'train_58_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 302 [2/2] (1.35ns)   --->   "%train_59_load = load i8* %train_59_addr, align 1" [knn.cpp:5991]   --->   Operation 302 'load' 'train_59_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 303 [2/2] (1.35ns)   --->   "%train_60_load = load i8* %train_60_addr, align 1" [knn.cpp:5991]   --->   Operation 303 'load' 'train_60_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 304 [2/2] (1.35ns)   --->   "%train_61_load = load i8* %train_61_addr, align 1" [knn.cpp:5991]   --->   Operation 304 'load' 'train_61_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 305 [2/2] (1.35ns)   --->   "%train_62_load = load i8* %train_62_addr, align 1" [knn.cpp:5991]   --->   Operation 305 'load' 'train_62_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 306 [2/2] (1.35ns)   --->   "%train_63_load = load i8* %train_63_addr, align 1" [knn.cpp:5991]   --->   Operation 306 'load' 'train_63_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 307 [2/2] (1.35ns)   --->   "%train_64_load = load i6* %train_64_addr, align 1" [knn.cpp:5991]   --->   Operation 307 'load' 'train_64_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 308 [2/2] (1.35ns)   --->   "%train_65_load = load i8* %train_65_addr, align 1" [knn.cpp:5991]   --->   Operation 308 'load' 'train_65_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 309 [2/2] (1.35ns)   --->   "%train_66_load = load i8* %train_66_addr, align 1" [knn.cpp:5991]   --->   Operation 309 'load' 'train_66_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 310 [2/2] (1.35ns)   --->   "%train_67_load = load i8* %train_67_addr, align 1" [knn.cpp:5991]   --->   Operation 310 'load' 'train_67_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 311 [2/2] (1.35ns)   --->   "%train_68_load = load i8* %train_68_addr, align 1" [knn.cpp:5991]   --->   Operation 311 'load' 'train_68_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 312 [2/2] (1.35ns)   --->   "%train_69_load = load i8* %train_69_addr, align 1" [knn.cpp:5991]   --->   Operation 312 'load' 'train_69_load' <Predicate = (!icmp_ln5987)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_5 : Operation 313 [1/1] (0.75ns)   --->   "br label %.preheader125" [knn.cpp:6017]   --->   Operation 313 'br' <Predicate = (icmp_ln5987)> <Delay = 0.75>

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [knn.cpp:5988]   --->   Operation 314 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4)" [knn.cpp:5988]   --->   Operation 315 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 316 [1/2] (1.35ns)   --->   "%train_70_load = load i8* %train_70_addr, align 1" [knn.cpp:5991]   --->   Operation 316 'load' 'train_70_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 317 [1/2] (1.35ns)   --->   "%train_21_load = load i8* %train_21_addr, align 1" [knn.cpp:5991]   --->   Operation 317 'load' 'train_21_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 318 [1/2] (1.35ns)   --->   "%train_22_load = load i6* %train_22_addr, align 1" [knn.cpp:5991]   --->   Operation 318 'load' 'train_22_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln5991_1 = zext i6 %train_22_load to i8" [knn.cpp:5991]   --->   Operation 319 'zext' 'zext_ln5991_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 320 [1/2] (1.35ns)   --->   "%train_23_load = load i8* %train_23_addr, align 1" [knn.cpp:5991]   --->   Operation 320 'load' 'train_23_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 321 [1/2] (1.35ns)   --->   "%train_24_load = load i8* %train_24_addr, align 1" [knn.cpp:5991]   --->   Operation 321 'load' 'train_24_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 322 [1/2] (1.35ns)   --->   "%train_25_load = load i8* %train_25_addr, align 1" [knn.cpp:5991]   --->   Operation 322 'load' 'train_25_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 323 [1/2] (1.35ns)   --->   "%train_26_load = load i8* %train_26_addr, align 1" [knn.cpp:5991]   --->   Operation 323 'load' 'train_26_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 324 [1/2] (1.35ns)   --->   "%train_27_load = load i8* %train_27_addr, align 1" [knn.cpp:5991]   --->   Operation 324 'load' 'train_27_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 325 [1/2] (1.35ns)   --->   "%train_28_load = load i8* %train_28_addr, align 1" [knn.cpp:5991]   --->   Operation 325 'load' 'train_28_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 326 [1/2] (1.35ns)   --->   "%train_29_load = load i8* %train_29_addr, align 1" [knn.cpp:5991]   --->   Operation 326 'load' 'train_29_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 327 [1/2] (1.35ns)   --->   "%train_30_load = load i8* %train_30_addr, align 1" [knn.cpp:5991]   --->   Operation 327 'load' 'train_30_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 328 [1/2] (1.35ns)   --->   "%train_31_load = load i8* %train_31_addr, align 1" [knn.cpp:5991]   --->   Operation 328 'load' 'train_31_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 329 [1/2] (1.35ns)   --->   "%train_32_load = load i8* %train_32_addr, align 1" [knn.cpp:5991]   --->   Operation 329 'load' 'train_32_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 330 [1/2] (1.35ns)   --->   "%train_33_load = load i8* %train_33_addr, align 1" [knn.cpp:5991]   --->   Operation 330 'load' 'train_33_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 331 [1/2] (1.35ns)   --->   "%train_34_load = load i8* %train_34_addr, align 1" [knn.cpp:5991]   --->   Operation 331 'load' 'train_34_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 332 [1/2] (1.35ns)   --->   "%train_35_load = load i8* %train_35_addr, align 1" [knn.cpp:5991]   --->   Operation 332 'load' 'train_35_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 333 [1/2] (1.35ns)   --->   "%train_36_load = load i7* %train_36_addr, align 1" [knn.cpp:5991]   --->   Operation 333 'load' 'train_36_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln5991_2 = zext i7 %train_36_load to i8" [knn.cpp:5991]   --->   Operation 334 'zext' 'zext_ln5991_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 335 [1/2] (1.35ns)   --->   "%train_37_load = load i8* %train_37_addr, align 1" [knn.cpp:5991]   --->   Operation 335 'load' 'train_37_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 336 [1/2] (1.35ns)   --->   "%train_38_load = load i8* %train_38_addr, align 1" [knn.cpp:5991]   --->   Operation 336 'load' 'train_38_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 337 [1/2] (1.35ns)   --->   "%train_39_load = load i8* %train_39_addr, align 1" [knn.cpp:5991]   --->   Operation 337 'load' 'train_39_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 338 [1/2] (1.35ns)   --->   "%train_40_load = load i8* %train_40_addr, align 1" [knn.cpp:5991]   --->   Operation 338 'load' 'train_40_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 339 [1/2] (1.35ns)   --->   "%train_41_load = load i8* %train_41_addr, align 1" [knn.cpp:5991]   --->   Operation 339 'load' 'train_41_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 340 [1/2] (1.35ns)   --->   "%train_42_load = load i8* %train_42_addr, align 1" [knn.cpp:5991]   --->   Operation 340 'load' 'train_42_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 341 [1/2] (1.35ns)   --->   "%train_43_load = load i7* %train_43_addr, align 1" [knn.cpp:5991]   --->   Operation 341 'load' 'train_43_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln5991_3 = zext i7 %train_43_load to i8" [knn.cpp:5991]   --->   Operation 342 'zext' 'zext_ln5991_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/2] (1.35ns)   --->   "%train_44_load = load i8* %train_44_addr, align 1" [knn.cpp:5991]   --->   Operation 343 'load' 'train_44_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 344 [1/2] (1.35ns)   --->   "%train_45_load = load i8* %train_45_addr, align 1" [knn.cpp:5991]   --->   Operation 344 'load' 'train_45_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 345 [1/2] (1.35ns)   --->   "%train_46_load = load i8* %train_46_addr, align 1" [knn.cpp:5991]   --->   Operation 345 'load' 'train_46_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 346 [1/2] (1.35ns)   --->   "%train_47_load = load i8* %train_47_addr, align 1" [knn.cpp:5991]   --->   Operation 346 'load' 'train_47_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 347 [1/2] (1.35ns)   --->   "%train_48_load = load i8* %train_48_addr, align 1" [knn.cpp:5991]   --->   Operation 347 'load' 'train_48_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 348 [1/2] (1.35ns)   --->   "%train_49_load = load i8* %train_49_addr, align 1" [knn.cpp:5991]   --->   Operation 348 'load' 'train_49_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 349 [1/2] (1.35ns)   --->   "%train_50_load = load i7* %train_50_addr, align 1" [knn.cpp:5991]   --->   Operation 349 'load' 'train_50_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln5991_4 = zext i7 %train_50_load to i8" [knn.cpp:5991]   --->   Operation 350 'zext' 'zext_ln5991_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 351 [1/2] (1.35ns)   --->   "%train_51_load = load i8* %train_51_addr, align 1" [knn.cpp:5991]   --->   Operation 351 'load' 'train_51_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 352 [1/2] (1.35ns)   --->   "%train_52_load = load i8* %train_52_addr, align 1" [knn.cpp:5991]   --->   Operation 352 'load' 'train_52_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 353 [1/2] (1.35ns)   --->   "%train_53_load = load i8* %train_53_addr, align 1" [knn.cpp:5991]   --->   Operation 353 'load' 'train_53_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 354 [1/2] (1.35ns)   --->   "%train_54_load = load i8* %train_54_addr, align 1" [knn.cpp:5991]   --->   Operation 354 'load' 'train_54_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 355 [1/2] (1.35ns)   --->   "%train_55_load = load i8* %train_55_addr, align 1" [knn.cpp:5991]   --->   Operation 355 'load' 'train_55_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 356 [1/2] (1.35ns)   --->   "%train_56_load = load i8* %train_56_addr, align 1" [knn.cpp:5991]   --->   Operation 356 'load' 'train_56_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 357 [1/2] (1.35ns)   --->   "%train_57_load = load i6* %train_57_addr, align 1" [knn.cpp:5991]   --->   Operation 357 'load' 'train_57_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln5991_5 = zext i6 %train_57_load to i8" [knn.cpp:5991]   --->   Operation 358 'zext' 'zext_ln5991_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 359 [1/2] (1.35ns)   --->   "%train_58_load = load i8* %train_58_addr, align 1" [knn.cpp:5991]   --->   Operation 359 'load' 'train_58_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 360 [1/2] (1.35ns)   --->   "%train_59_load = load i8* %train_59_addr, align 1" [knn.cpp:5991]   --->   Operation 360 'load' 'train_59_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 361 [1/2] (1.35ns)   --->   "%train_60_load = load i8* %train_60_addr, align 1" [knn.cpp:5991]   --->   Operation 361 'load' 'train_60_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 362 [1/2] (1.35ns)   --->   "%train_61_load = load i8* %train_61_addr, align 1" [knn.cpp:5991]   --->   Operation 362 'load' 'train_61_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 363 [1/2] (1.35ns)   --->   "%train_62_load = load i8* %train_62_addr, align 1" [knn.cpp:5991]   --->   Operation 363 'load' 'train_62_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 364 [1/2] (1.35ns)   --->   "%train_63_load = load i8* %train_63_addr, align 1" [knn.cpp:5991]   --->   Operation 364 'load' 'train_63_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 365 [1/2] (1.35ns)   --->   "%train_64_load = load i6* %train_64_addr, align 1" [knn.cpp:5991]   --->   Operation 365 'load' 'train_64_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln5991_6 = zext i6 %train_64_load to i8" [knn.cpp:5991]   --->   Operation 366 'zext' 'zext_ln5991_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 367 [1/2] (1.35ns)   --->   "%train_65_load = load i8* %train_65_addr, align 1" [knn.cpp:5991]   --->   Operation 367 'load' 'train_65_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 368 [1/2] (1.35ns)   --->   "%train_66_load = load i8* %train_66_addr, align 1" [knn.cpp:5991]   --->   Operation 368 'load' 'train_66_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 369 [1/2] (1.35ns)   --->   "%train_67_load = load i8* %train_67_addr, align 1" [knn.cpp:5991]   --->   Operation 369 'load' 'train_67_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 370 [1/2] (1.35ns)   --->   "%train_68_load = load i8* %train_68_addr, align 1" [knn.cpp:5991]   --->   Operation 370 'load' 'train_68_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 371 [1/2] (1.35ns)   --->   "%train_69_load = load i8* %train_69_addr, align 1" [knn.cpp:5991]   --->   Operation 371 'load' 'train_69_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_6 : Operation 372 [1/1] (0.75ns)   --->   "br label %6" [knn.cpp:5990]   --->   Operation 372 'br' <Predicate = true> <Delay = 0.75>

State 7 <SV = 5> <Delay = 2.06>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i400 [ 0, %distance_loop_begin ], [ %p_Result_3, %branch72 ]"   --->   Operation 373 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%kkk_0 = phi i7 [ 20, %distance_loop_begin ], [ %kkk, %branch72 ]"   --->   Operation 374 'phi' 'kkk_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.86ns)   --->   "%icmp_ln5990 = icmp eq i7 %kkk_0, -58" [knn.cpp:5990]   --->   Operation 375 'icmp' 'icmp_ln5990' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 376 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5990, label %.preheader452.preheader, label %7" [knn.cpp:5990]   --->   Operation 377 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 378 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %kkk_0, i3 0)" [knn.cpp:5991]   --->   Operation 378 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln5990)> <Delay = 0.00>
ST_7 : Operation 379 [1/1] (0.93ns)   --->   "%add_ln5991 = add i10 %shl_ln, -160" [knn.cpp:5991]   --->   Operation 379 'add' 'add_ln5991' <Predicate = (!icmp_ln5990)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.93ns)   --->   "%add_ln5991_1 = add i10 %shl_ln, -153" [knn.cpp:5991]   --->   Operation 380 'add' 'add_ln5991_1' <Predicate = (!icmp_ln5990)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 381 [1/1] (0.89ns)   --->   "%kkk = add i7 %kkk_0, 1" [knn.cpp:5991]   --->   Operation 381 'add' 'kkk' <Predicate = (!icmp_ln5990)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 382 [1/1] (2.06ns)   --->   "switch i7 %kkk_0, label %branch121 [
    i7 20, label %branch72
    i7 21, label %branch73
    i7 22, label %branch74
    i7 23, label %branch75
    i7 24, label %branch76
    i7 25, label %branch77
    i7 26, label %branch78
    i7 27, label %branch79
    i7 28, label %branch80
    i7 29, label %branch81
    i7 30, label %branch82
    i7 31, label %branch83
    i7 32, label %branch84
    i7 33, label %branch85
    i7 34, label %branch86
    i7 35, label %branch87
    i7 36, label %branch88
    i7 37, label %branch89
    i7 38, label %branch90
    i7 39, label %branch91
    i7 40, label %branch92
    i7 41, label %branch93
    i7 42, label %branch94
    i7 43, label %branch95
    i7 44, label %branch96
    i7 45, label %branch97
    i7 46, label %branch98
    i7 47, label %branch99
    i7 48, label %branch100
    i7 49, label %branch101
    i7 50, label %branch102
    i7 51, label %branch103
    i7 52, label %branch104
    i7 53, label %branch105
    i7 54, label %branch106
    i7 55, label %branch107
    i7 56, label %branch108
    i7 57, label %branch109
    i7 58, label %branch110
    i7 59, label %branch111
    i7 60, label %branch112
    i7 61, label %branch113
    i7 62, label %branch114
    i7 63, label %branch115
    i7 -64, label %branch116
    i7 -63, label %branch117
    i7 -62, label %branch118
    i7 -61, label %branch119
    i7 -60, label %branch120
  ]" [knn.cpp:5991]   --->   Operation 382 'switch' <Predicate = (!icmp_ln5990)> <Delay = 2.06>
ST_7 : Operation 383 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 383 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 68)> <Delay = 2.06>
ST_7 : Operation 384 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 384 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 67)> <Delay = 2.06>
ST_7 : Operation 385 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 385 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 66)> <Delay = 2.06>
ST_7 : Operation 386 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 386 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 65)> <Delay = 2.06>
ST_7 : Operation 387 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 387 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 64)> <Delay = 2.06>
ST_7 : Operation 388 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 388 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 63)> <Delay = 2.06>
ST_7 : Operation 389 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 389 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 62)> <Delay = 2.06>
ST_7 : Operation 390 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 390 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 61)> <Delay = 2.06>
ST_7 : Operation 391 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 391 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 60)> <Delay = 2.06>
ST_7 : Operation 392 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 392 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 59)> <Delay = 2.06>
ST_7 : Operation 393 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 393 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 58)> <Delay = 2.06>
ST_7 : Operation 394 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 394 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 57)> <Delay = 2.06>
ST_7 : Operation 395 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 395 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 56)> <Delay = 2.06>
ST_7 : Operation 396 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 396 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 55)> <Delay = 2.06>
ST_7 : Operation 397 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 397 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 54)> <Delay = 2.06>
ST_7 : Operation 398 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 398 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 53)> <Delay = 2.06>
ST_7 : Operation 399 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 399 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 52)> <Delay = 2.06>
ST_7 : Operation 400 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 400 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 51)> <Delay = 2.06>
ST_7 : Operation 401 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 401 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 50)> <Delay = 2.06>
ST_7 : Operation 402 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 402 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 49)> <Delay = 2.06>
ST_7 : Operation 403 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 403 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 48)> <Delay = 2.06>
ST_7 : Operation 404 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 404 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 47)> <Delay = 2.06>
ST_7 : Operation 405 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 405 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 46)> <Delay = 2.06>
ST_7 : Operation 406 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 406 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 45)> <Delay = 2.06>
ST_7 : Operation 407 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 407 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 44)> <Delay = 2.06>
ST_7 : Operation 408 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 408 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 43)> <Delay = 2.06>
ST_7 : Operation 409 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 409 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 42)> <Delay = 2.06>
ST_7 : Operation 410 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 410 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 41)> <Delay = 2.06>
ST_7 : Operation 411 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 411 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 40)> <Delay = 2.06>
ST_7 : Operation 412 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 412 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 39)> <Delay = 2.06>
ST_7 : Operation 413 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 413 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 38)> <Delay = 2.06>
ST_7 : Operation 414 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 414 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 37)> <Delay = 2.06>
ST_7 : Operation 415 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 415 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 36)> <Delay = 2.06>
ST_7 : Operation 416 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 416 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 35)> <Delay = 2.06>
ST_7 : Operation 417 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 417 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 34)> <Delay = 2.06>
ST_7 : Operation 418 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 418 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 33)> <Delay = 2.06>
ST_7 : Operation 419 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 419 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 32)> <Delay = 2.06>
ST_7 : Operation 420 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 420 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 31)> <Delay = 2.06>
ST_7 : Operation 421 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 421 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 30)> <Delay = 2.06>
ST_7 : Operation 422 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 422 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 29)> <Delay = 2.06>
ST_7 : Operation 423 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 423 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 28)> <Delay = 2.06>
ST_7 : Operation 424 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 424 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 27)> <Delay = 2.06>
ST_7 : Operation 425 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 425 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 26)> <Delay = 2.06>
ST_7 : Operation 426 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 426 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 25)> <Delay = 2.06>
ST_7 : Operation 427 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 427 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 24)> <Delay = 2.06>
ST_7 : Operation 428 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 428 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 23)> <Delay = 2.06>
ST_7 : Operation 429 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 429 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 22)> <Delay = 2.06>
ST_7 : Operation 430 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 430 'br' <Predicate = (!icmp_ln5990 & kkk_0 == 21)> <Delay = 2.06>
ST_7 : Operation 431 [1/1] (2.06ns)   --->   "br label %branch72" [knn.cpp:5991]   --->   Operation 431 'br' <Predicate = (!icmp_ln5990 & kkk_0 != 20 & kkk_0 != 21 & kkk_0 != 22 & kkk_0 != 23 & kkk_0 != 24 & kkk_0 != 25 & kkk_0 != 26 & kkk_0 != 27 & kkk_0 != 28 & kkk_0 != 29 & kkk_0 != 30 & kkk_0 != 31 & kkk_0 != 32 & kkk_0 != 33 & kkk_0 != 34 & kkk_0 != 35 & kkk_0 != 36 & kkk_0 != 37 & kkk_0 != 38 & kkk_0 != 39 & kkk_0 != 40 & kkk_0 != 41 & kkk_0 != 42 & kkk_0 != 43 & kkk_0 != 44 & kkk_0 != 45 & kkk_0 != 46 & kkk_0 != 47 & kkk_0 != 48 & kkk_0 != 49 & kkk_0 != 50 & kkk_0 != 51 & kkk_0 != 52 & kkk_0 != 53 & kkk_0 != 54 & kkk_0 != 55 & kkk_0 != 56 & kkk_0 != 57 & kkk_0 != 58 & kkk_0 != 59 & kkk_0 != 60 & kkk_0 != 61 & kkk_0 != 62 & kkk_0 != 63 & kkk_0 != 64 & kkk_0 != 65 & kkk_0 != 66 & kkk_0 != 67 & kkk_0 != 68)> <Delay = 2.06>
ST_7 : Operation 432 [1/1] (0.75ns)   --->   "br label %.preheader452" [knn.cpp:6042->knn.cpp:5994]   --->   Operation 432 'br' <Predicate = (icmp_ln5990)> <Delay = 0.75>

State 8 <SV = 6> <Delay = 3.43>
ST_8 : Operation 433 [1/1] (0.00ns)   --->   "%phi_ln5991 = phi i8 [ %zext_ln5991_1, %branch73 ], [ %train_23_load, %branch74 ], [ %train_24_load, %branch75 ], [ %train_25_load, %branch76 ], [ %train_26_load, %branch77 ], [ %train_27_load, %branch78 ], [ %train_28_load, %branch79 ], [ %train_29_load, %branch80 ], [ %train_30_load, %branch81 ], [ %train_31_load, %branch82 ], [ %train_32_load, %branch83 ], [ %train_33_load, %branch84 ], [ %train_34_load, %branch85 ], [ %train_35_load, %branch86 ], [ %zext_ln5991_2, %branch87 ], [ %train_37_load, %branch88 ], [ %train_38_load, %branch89 ], [ %train_39_load, %branch90 ], [ %train_40_load, %branch91 ], [ %train_41_load, %branch92 ], [ %train_42_load, %branch93 ], [ %zext_ln5991_3, %branch94 ], [ %train_44_load, %branch95 ], [ %train_45_load, %branch96 ], [ %train_46_load, %branch97 ], [ %train_47_load, %branch98 ], [ %train_48_load, %branch99 ], [ %train_49_load, %branch100 ], [ %zext_ln5991_4, %branch101 ], [ %train_51_load, %branch102 ], [ %train_52_load, %branch103 ], [ %train_53_load, %branch104 ], [ %train_54_load, %branch105 ], [ %train_55_load, %branch106 ], [ %train_56_load, %branch107 ], [ %zext_ln5991_5, %branch108 ], [ %train_58_load, %branch109 ], [ %train_59_load, %branch110 ], [ %train_60_load, %branch111 ], [ %train_61_load, %branch112 ], [ %train_62_load, %branch113 ], [ %train_63_load, %branch114 ], [ %zext_ln5991_6, %branch115 ], [ %train_65_load, %branch116 ], [ %train_66_load, %branch117 ], [ %train_67_load, %branch118 ], [ %train_68_load, %branch119 ], [ %train_69_load, %branch120 ], [ %train_70_load, %branch121 ], [ %train_21_load, %7 ]" [knn.cpp:5991]   --->   Operation 433 'phi' 'phi_ln5991' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%tmp_V = zext i8 %phi_ln5991 to i400" [knn.cpp:5991]   --->   Operation 434 'zext' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 435 [1/1] (0.85ns)   --->   "%icmp_ln388 = icmp ugt i10 %add_ln5991_1, %add_ln5991" [knn.cpp:5991]   --->   Operation 435 'icmp' 'icmp_ln388' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i10 %add_ln5991_1 to i9" [knn.cpp:5991]   --->   Operation 436 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln388_1 = trunc i10 %add_ln5991 to i9" [knn.cpp:5991]   --->   Operation 437 'trunc' 'trunc_ln388_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 438 [1/1] (0.92ns)   --->   "%sub_ln388 = sub i9 -113, %trunc_ln388" [knn.cpp:5991]   --->   Operation 438 'sub' 'sub_ln388' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node sub_ln388_1)   --->   "%select_ln388 = select i1 %icmp_ln388, i9 %trunc_ln388, i9 %trunc_ln388_1" [knn.cpp:5991]   --->   Operation 439 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%select_ln388_1 = select i1 %icmp_ln388, i9 %trunc_ln388_1, i9 %trunc_ln388" [knn.cpp:5991]   --->   Operation 440 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%select_ln388_2 = select i1 %icmp_ln388, i9 %sub_ln388, i9 %trunc_ln388" [knn.cpp:5991]   --->   Operation 441 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 442 [1/1] (0.92ns) (out node of the LUT)   --->   "%sub_ln388_1 = sub i9 -113, %select_ln388" [knn.cpp:5991]   --->   Operation 442 'sub' 'sub_ln388_1' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%zext_ln388 = zext i9 %select_ln388_2 to i400" [knn.cpp:5991]   --->   Operation 443 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%zext_ln388_1 = zext i9 %select_ln388_1 to i400" [knn.cpp:5991]   --->   Operation 444 'zext' 'zext_ln388_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%zext_ln388_2 = zext i9 %sub_ln388_1 to i400" [knn.cpp:5991]   --->   Operation 445 'zext' 'zext_ln388_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 446 [1/1] (0.99ns) (out node of the LUT)   --->   "%shl_ln388 = shl i400 %tmp_V, %zext_ln388" [knn.cpp:5991]   --->   Operation 446 'shl' 'shl_ln388' <Predicate = true> <Delay = 0.99> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%tmp_1 = call i400 @llvm.part.select.i400(i400 %shl_ln388, i32 399, i32 0)" [knn.cpp:5991]   --->   Operation 447 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%select_ln388_3 = select i1 %icmp_ln388, i400 %tmp_1, i400 %shl_ln388" [knn.cpp:5991]   --->   Operation 448 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%shl_ln388_1 = shl i400 -1, %zext_ln388_1" [knn.cpp:5991]   --->   Operation 449 'shl' 'shl_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%lshr_ln388 = lshr i400 -1, %zext_ln388_2" [knn.cpp:5991]   --->   Operation 450 'lshr' 'lshr_ln388' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 451 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln388 = and i400 %shl_ln388_1, %lshr_ln388" [knn.cpp:5991]   --->   Operation 451 'and' 'and_ln388' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%xor_ln388 = xor i400 %and_ln388, -1" [knn.cpp:5991]   --->   Operation 452 'xor' 'xor_ln388' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln388_1 = and i400 %p_Val2_s, %xor_ln388" [knn.cpp:5991]   --->   Operation 453 'and' 'and_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln388_2 = and i400 %select_ln388_3, %and_ln388" [knn.cpp:5991]   --->   Operation 454 'and' 'and_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 455 [1/1] (0.65ns) (out node of the LUT)   --->   "%p_Result_3 = or i400 %and_ln388_1, %and_ln388_2" [knn.cpp:5991]   --->   Operation 455 'or' 'p_Result_3' <Predicate = true> <Delay = 0.65> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 456 [1/1] (0.00ns)   --->   "br label %6" [knn.cpp:5990]   --->   Operation 456 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.43>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%curr_dist = phi i16 [ %select_ln6043, %8 ], [ 0, %.preheader452.preheader ]" [knn.cpp:6043->knn.cpp:5994]   --->   Operation 457 'phi' 'curr_dist' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "%bvh_d_index = phi i9 [ %i_4, %8 ], [ 0, %.preheader452.preheader ]"   --->   Operation 458 'phi' 'bvh_d_index' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln6042 = zext i9 %bvh_d_index to i32" [knn.cpp:6042->knn.cpp:5994]   --->   Operation 459 'zext' 'zext_ln6042' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 460 [1/1] (0.85ns)   --->   "%icmp_ln6042 = icmp eq i9 %bvh_d_index, -112" [knn.cpp:6042->knn.cpp:5994]   --->   Operation 460 'icmp' 'icmp_ln6042' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 461 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 461 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 462 [1/1] (0.92ns)   --->   "%i_4 = add i9 %bvh_d_index, 1" [knn.cpp:6042->knn.cpp:5994]   --->   Operation 462 'add' 'i_4' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6042, label %calculate_distance.exit, label %8" [knn.cpp:6042->knn.cpp:5994]   --->   Operation 463 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str7) nounwind" [knn.cpp:6042->knn.cpp:5994]   --->   Operation 464 'specloopname' <Predicate = (!icmp_ln6042)> <Delay = 0.00>
ST_9 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln6043)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i400.i32(i400 %p_Val2_1, i32 %zext_ln6042)" [knn.cpp:6043->knn.cpp:5994]   --->   Operation 465 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln6042)> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln6043)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i400.i32(i400 %p_Val2_s, i32 %zext_ln6042)" [knn.cpp:6043->knn.cpp:5994]   --->   Operation 466 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln6042)> <Delay = 0.00>
ST_9 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln6043)   --->   "%xor_ln968 = xor i1 %p_Result_s, %p_Result_1" [knn.cpp:6043->knn.cpp:5994]   --->   Operation 467 'xor' 'xor_ln968' <Predicate = (!icmp_ln6042)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 468 [1/1] (1.01ns)   --->   "%distance = add i16 %curr_dist, 1" [knn.cpp:6043->knn.cpp:5994]   --->   Operation 468 'add' 'distance' <Predicate = (!icmp_ln6042)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 469 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln6043 = select i1 %xor_ln968, i16 %distance, i16 %curr_dist" [knn.cpp:6043->knn.cpp:5994]   --->   Operation 469 'select' 'select_ln6043' <Predicate = (!icmp_ln6042)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 470 [1/1] (0.00ns)   --->   "br label %.preheader452" [knn.cpp:6042->knn.cpp:5994]   --->   Operation 470 'br' <Predicate = (!icmp_ln6042)> <Delay = 0.00>
ST_9 : Operation 471 [1/1] (0.00ns)   --->   "%train_0_addr = getelementptr [6000 x i4]* @train_0, i64 0, i64 %zext_ln5991" [knn.cpp:5995]   --->   Operation 471 'getelementptr' 'train_0_addr' <Predicate = (icmp_ln6042)> <Delay = 0.00>
ST_9 : Operation 472 [2/2] (1.35ns)   --->   "%curr_label_V = load i4* %train_0_addr, align 1" [knn.cpp:5995]   --->   Operation 472 'load' 'curr_label_V' <Predicate = (icmp_ln6042)> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>

State 10 <SV = 7> <Delay = 1.35>
ST_10 : Operation 473 [1/2] (1.35ns)   --->   "%curr_label_V = load i4* %train_0_addr, align 1" [knn.cpp:5995]   --->   Operation 473 'load' 'curr_label_V' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP_LUTRAM">   --->   Core 54 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 6000> <ROM>
ST_10 : Operation 474 [1/1] (0.75ns)   --->   "br label %._crit_edge" [knn.cpp:5996]   --->   Operation 474 'br' <Predicate = true> <Delay = 0.75>

State 11 <SV = 8> <Delay = 0.79>
ST_11 : Operation 475 [1/1] (0.00ns)   --->   "%temp2_V = phi i4 [ %curr_label_V, %calculate_distance.exit ], [ %temp2_V_be, %._crit_edge.backedge ]"   --->   Operation 475 'phi' 'temp2_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 476 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %calculate_distance.exit ], [ %j, %._crit_edge.backedge ]"   --->   Operation 476 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 477 [1/1] (0.00ns)   --->   "%temp1 = phi i16 [ %curr_dist, %calculate_distance.exit ], [ %temp1_be, %._crit_edge.backedge ]"   --->   Operation 477 'phi' 'temp1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 478 [1/1] (0.69ns)   --->   "%icmp_ln5996 = icmp eq i3 %j_0, -3" [knn.cpp:5996]   --->   Operation 478 'icmp' 'icmp_ln5996' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 479 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 480 [1/1] (0.74ns)   --->   "%j = add i3 %j_0, 1" [knn.cpp:5996]   --->   Operation 480 'add' 'j' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 481 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5996, label %distance_loop_end, label %9" [knn.cpp:5996]   --->   Operation 481 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln5999 = zext i3 %j_0 to i64" [knn.cpp:5999]   --->   Operation 482 'zext' 'zext_ln5999' <Predicate = (!icmp_ln5996)> <Delay = 0.00>
ST_11 : Operation 483 [1/1] (0.00ns)   --->   "%distances_0_addr_1 = getelementptr [5 x i16]* %distances_0, i64 0, i64 %zext_ln5999" [knn.cpp:5999]   --->   Operation 483 'getelementptr' 'distances_0_addr_1' <Predicate = (!icmp_ln5996)> <Delay = 0.00>
ST_11 : Operation 484 [2/2] (0.79ns)   --->   "%curr_dist_1 = load i16* %distances_0_addr_1, align 4" [knn.cpp:5999]   --->   Operation 484 'load' 'curr_dist_1' <Predicate = (!icmp_ln5996)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 485 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp)" [knn.cpp:6008]   --->   Operation 485 'specregionend' 'empty_10' <Predicate = (icmp_ln5996)> <Delay = 0.00>
ST_11 : Operation 486 [1/1] (0.00ns)   --->   "br label %.preheader126" [knn.cpp:5987]   --->   Operation 486 'br' <Predicate = (icmp_ln5996)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.41>
ST_12 : Operation 487 [1/2] (0.79ns)   --->   "%curr_dist_1 = load i16* %distances_0_addr_1, align 4" [knn.cpp:5999]   --->   Operation 487 'load' 'curr_dist_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 488 [1/1] (0.86ns)   --->   "%icmp_ln5999 = icmp ult i16 %temp1, %curr_dist_1" [knn.cpp:5999]   --->   Operation 488 'icmp' 'icmp_ln5999' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 489 [1/1] (0.75ns)   --->   "br i1 %icmp_ln5999, label %10, label %._crit_edge.backedge" [knn.cpp:5999]   --->   Operation 489 'br' <Predicate = true> <Delay = 0.75>
ST_12 : Operation 490 [1/1] (0.79ns)   --->   "store i16 %temp1, i16* %distances_0_addr_1, align 4" [knn.cpp:6002]   --->   Operation 490 'store' <Predicate = (icmp_ln5999)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 491 [1/1] (0.00ns)   --->   "%distances_1_addr_2 = getelementptr [5 x i5]* %distances_1, i64 0, i64 %zext_ln5999" [knn.cpp:6004]   --->   Operation 491 'getelementptr' 'distances_1_addr_2' <Predicate = (icmp_ln5999)> <Delay = 0.00>
ST_12 : Operation 492 [2/2] (0.79ns)   --->   "%distances_1_load_1 = load i5* %distances_1_addr_2, align 1" [knn.cpp:6004]   --->   Operation 492 'load' 'distances_1_load_1' <Predicate = (icmp_ln5999)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln6005 = zext i4 %temp2_V to i5" [knn.cpp:6005]   --->   Operation 493 'zext' 'zext_ln6005' <Predicate = (icmp_ln5999)> <Delay = 0.00>
ST_12 : Operation 494 [1/1] (0.79ns)   --->   "store i5 %zext_ln6005, i5* %distances_1_addr_2, align 1" [knn.cpp:6005]   --->   Operation 494 'store' <Predicate = (icmp_ln5999)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 13 <SV = 10> <Delay = 1.54>
ST_13 : Operation 495 [1/2] (0.79ns)   --->   "%distances_1_load_1 = load i5* %distances_1_addr_2, align 1" [knn.cpp:6004]   --->   Operation 495 'load' 'distances_1_load_1' <Predicate = (icmp_ln5999)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 496 [1/1] (0.00ns)   --->   "%curr_label_V_1 = trunc i5 %distances_1_load_1 to i4" [knn.cpp:6004]   --->   Operation 496 'trunc' 'curr_label_V_1' <Predicate = (icmp_ln5999)> <Delay = 0.00>
ST_13 : Operation 497 [1/1] (0.75ns)   --->   "br label %._crit_edge.backedge" [knn.cpp:6006]   --->   Operation 497 'br' <Predicate = (icmp_ln5999)> <Delay = 0.75>
ST_13 : Operation 498 [1/1] (0.00ns)   --->   "%temp2_V_be = phi i4 [ %curr_label_V_1, %10 ], [ %temp2_V, %9 ]"   --->   Operation 498 'phi' 'temp2_V_be' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 499 [1/1] (0.00ns)   --->   "%temp1_be = phi i16 [ %curr_dist_1, %10 ], [ %temp1, %9 ]"   --->   Operation 499 'phi' 'temp1_be' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 500 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 500 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 0.88>
ST_14 : Operation 501 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %i_2, %11 ], [ 0, %.preheader125.preheader ]"   --->   Operation 501 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 502 [1/1] (0.88ns)   --->   "%icmp_ln6017 = icmp eq i4 %i3_0, -6" [knn.cpp:6017]   --->   Operation 502 'icmp' 'icmp_ln6017' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 503 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 503 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 504 [1/1] (0.86ns)   --->   "%i_2 = add i4 %i3_0, 1" [knn.cpp:6017]   --->   Operation 504 'add' 'i_2' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 505 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6017, label %.preheader.preheader, label %11" [knn.cpp:6017]   --->   Operation 505 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 506 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str5) nounwind" [knn.cpp:6018]   --->   Operation 506 'specloopname' <Predicate = (!icmp_ln6017)> <Delay = 0.00>
ST_14 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln6018 = zext i4 %i3_0 to i64" [knn.cpp:6018]   --->   Operation 507 'zext' 'zext_ln6018' <Predicate = (!icmp_ln6017)> <Delay = 0.00>
ST_14 : Operation 508 [1/1] (0.00ns)   --->   "%freq_addr = getelementptr inbounds [10 x i32]* %freq, i64 0, i64 %zext_ln6018" [knn.cpp:6018]   --->   Operation 508 'getelementptr' 'freq_addr' <Predicate = (!icmp_ln6017)> <Delay = 0.00>
ST_14 : Operation 509 [1/1] (0.79ns)   --->   "store i32 0, i32* %freq_addr, align 4" [knn.cpp:6018]   --->   Operation 509 'store' <Predicate = (!icmp_ln6017)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 510 [1/1] (0.00ns)   --->   "br label %.preheader125" [knn.cpp:6017]   --->   Operation 510 'br' <Predicate = (!icmp_ln6017)> <Delay = 0.00>
ST_14 : Operation 511 [1/1] (0.75ns)   --->   "br label %.preheader" [knn.cpp:6022]   --->   Operation 511 'br' <Predicate = (icmp_ln6017)> <Delay = 0.75>

State 15 <SV = 5> <Delay = 2.11>
ST_15 : Operation 512 [1/1] (0.00ns)   --->   "%most_freq_0 = phi i32 [ %select_ln6026, %._crit_edge127 ], [ -1, %.preheader.preheader ]" [knn.cpp:6026]   --->   Operation 512 'phi' 'most_freq_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 513 [1/1] (0.00ns)   --->   "%max_freq_0 = phi i32 [ %select_ln6026_1, %._crit_edge127 ], [ 0, %.preheader.preheader ]" [knn.cpp:6026]   --->   Operation 513 'phi' 'max_freq_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 514 [1/1] (0.00ns)   --->   "%i4_0 = phi i3 [ %i_3, %._crit_edge127 ], [ 0, %.preheader.preheader ]"   --->   Operation 514 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 515 [1/1] (0.69ns)   --->   "%icmp_ln6022 = icmp eq i3 %i4_0, -3" [knn.cpp:6022]   --->   Operation 515 'icmp' 'icmp_ln6022' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 516 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 516 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 517 [1/1] (0.74ns)   --->   "%i_3 = add i3 %i4_0, 1" [knn.cpp:6022]   --->   Operation 517 'add' 'i_3' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 518 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6022, label %12, label %._crit_edge127" [knn.cpp:6022]   --->   Operation 518 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln6024 = zext i3 %i4_0 to i64" [knn.cpp:6024]   --->   Operation 519 'zext' 'zext_ln6024' <Predicate = (!icmp_ln6022)> <Delay = 0.00>
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "%distances_1_addr_1 = getelementptr [5 x i5]* %distances_1, i64 0, i64 %zext_ln6024" [knn.cpp:6024]   --->   Operation 520 'getelementptr' 'distances_1_addr_1' <Predicate = (!icmp_ln6022)> <Delay = 0.00>
ST_15 : Operation 521 [2/2] (0.79ns)   --->   "%distances_1_load = load i5* %distances_1_addr_1, align 1" [knn.cpp:6024]   --->   Operation 521 'load' 'distances_1_load' <Predicate = (!icmp_ln6022)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln6033 = zext i4 %test_label_V to i32" [knn.cpp:6033]   --->   Operation 522 'zext' 'zext_ln6033' <Predicate = (icmp_ln6022)> <Delay = 0.00>
ST_15 : Operation 523 [1/1] (1.11ns)   --->   "%icmp_ln6033 = icmp eq i32 %zext_ln6033, %most_freq_0" [knn.cpp:6033]   --->   Operation 523 'icmp' 'icmp_ln6033' <Predicate = (icmp_ln6022)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 524 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %output_V, i1 %icmp_ln6033)" [knn.cpp:6033]   --->   Operation 524 'write' <Predicate = (icmp_ln6022)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "ret void" [knn.cpp:6035]   --->   Operation 525 'ret' <Predicate = (icmp_ln6022)> <Delay = 0.00>

State 16 <SV = 6> <Delay = 1.58>
ST_16 : Operation 526 [1/2] (0.79ns)   --->   "%distances_1_load = load i5* %distances_1_addr_1, align 1" [knn.cpp:6024]   --->   Operation 526 'load' 'distances_1_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln6024 = sext i5 %distances_1_load to i16" [knn.cpp:6024]   --->   Operation 527 'sext' 'sext_ln6024' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln6025 = zext i16 %sext_ln6024 to i64" [knn.cpp:6025]   --->   Operation 528 'zext' 'zext_ln6025' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 529 [1/1] (0.00ns)   --->   "%freq_addr_1 = getelementptr inbounds [10 x i32]* %freq, i64 0, i64 %zext_ln6025" [knn.cpp:6025]   --->   Operation 529 'getelementptr' 'freq_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 530 [2/2] (0.79ns)   --->   "%freq_load = load i32* %freq_addr_1, align 4" [knn.cpp:6025]   --->   Operation 530 'load' 'freq_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 7> <Delay = 3.62>
ST_17 : Operation 531 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind" [knn.cpp:6023]   --->   Operation 531 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 532 [1/1] (0.00ns)   --->   "%most_freq = zext i16 %sext_ln6024 to i32" [knn.cpp:6024]   --->   Operation 532 'zext' 'most_freq' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 533 [1/2] (0.79ns)   --->   "%freq_load = load i32* %freq_addr_1, align 4" [knn.cpp:6025]   --->   Operation 533 'load' 'freq_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 534 [1/1] (1.20ns)   --->   "%max_freq = add nsw i32 %freq_load, 1" [knn.cpp:6025]   --->   Operation 534 'add' 'max_freq' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 535 [1/1] (0.79ns)   --->   "store i32 %max_freq, i32* %freq_addr_1, align 4" [knn.cpp:6025]   --->   Operation 535 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 536 [1/1] (1.11ns)   --->   "%icmp_ln6026 = icmp sgt i32 %max_freq, %max_freq_0" [knn.cpp:6026]   --->   Operation 536 'icmp' 'icmp_ln6026' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 537 [1/1] (0.52ns)   --->   "%select_ln6026 = select i1 %icmp_ln6026, i32 %most_freq, i32 %most_freq_0" [knn.cpp:6026]   --->   Operation 537 'select' 'select_ln6026' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 538 [1/1] (0.52ns)   --->   "%select_ln6026_1 = select i1 %icmp_ln6026, i32 %max_freq, i32 %max_freq_0" [knn.cpp:6026]   --->   Operation 538 'select' 'select_ln6026_1' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 539 [1/1] (0.00ns)   --->   "br label %.preheader" [knn.cpp:6022]   --->   Operation 539 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'input_50' (knn.cpp:5970) [215]  (1 ns)

 <State 2>: 2.06ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', knn.cpp:5969) [268]  (0 ns)
	multiplexor before 'phi' operation ('val', knn.cpp:5970) with incoming values : ('input_50_read', knn.cpp:5970) ('input_1_read', knn.cpp:5970) ('input_2_read', knn.cpp:5970) ('input_3_read', knn.cpp:5970) ('input_4_read', knn.cpp:5970) ('input_5_read', knn.cpp:5970) ('input_6_read', knn.cpp:5970) ('input_7_read', knn.cpp:5970) ('input_8_read', knn.cpp:5970) ('input_9_read', knn.cpp:5970) ('input_10_read', knn.cpp:5970) ('input_11_read', knn.cpp:5970) ('input_12_read', knn.cpp:5970) ('input_13_read', knn.cpp:5970) ('input_14_read', knn.cpp:5970) ('input_15_read', knn.cpp:5970) ('input_16_read', knn.cpp:5970) ('input_17_read', knn.cpp:5970) ('input_18_read', knn.cpp:5970) ('input_19_read', knn.cpp:5970) ('input_20_read', knn.cpp:5970) ('input_21_read', knn.cpp:5970) ('input_22_read', knn.cpp:5970) ('input_23_read', knn.cpp:5970) ('input_24_read', knn.cpp:5970) ('input_25_read', knn.cpp:5970) ('input_26_read', knn.cpp:5970) ('input_27_read', knn.cpp:5970) ('input_28_read', knn.cpp:5970) ('input_29_read', knn.cpp:5970) ('input_30_read', knn.cpp:5970) ('input_31_read', knn.cpp:5970) ('input_32_read', knn.cpp:5970) ('input_33_read', knn.cpp:5970) ('input_34_read', knn.cpp:5970) ('input_35_read', knn.cpp:5970) ('input_36_read', knn.cpp:5970) ('input_37_read', knn.cpp:5970) ('input_38_read', knn.cpp:5970) ('input_39_read', knn.cpp:5970) ('input_40_read', knn.cpp:5970) ('input_41_read', knn.cpp:5970) ('input_42_read', knn.cpp:5970) ('input_43_read', knn.cpp:5970) ('input_44_read', knn.cpp:5970) ('input_45_read', knn.cpp:5970) ('input_46_read', knn.cpp:5970) ('input_47_read', knn.cpp:5970) ('input_48_read', knn.cpp:5970) ('input_49_read', knn.cpp:5970) [373]  (2.06 ns)

 <State 3>: 3.44ns
The critical path consists of the following:
	'phi' operation ('val', knn.cpp:5970) with incoming values : ('input_50_read', knn.cpp:5970) ('input_1_read', knn.cpp:5970) ('input_2_read', knn.cpp:5970) ('input_3_read', knn.cpp:5970) ('input_4_read', knn.cpp:5970) ('input_5_read', knn.cpp:5970) ('input_6_read', knn.cpp:5970) ('input_7_read', knn.cpp:5970) ('input_8_read', knn.cpp:5970) ('input_9_read', knn.cpp:5970) ('input_10_read', knn.cpp:5970) ('input_11_read', knn.cpp:5970) ('input_12_read', knn.cpp:5970) ('input_13_read', knn.cpp:5970) ('input_14_read', knn.cpp:5970) ('input_15_read', knn.cpp:5970) ('input_16_read', knn.cpp:5970) ('input_17_read', knn.cpp:5970) ('input_18_read', knn.cpp:5970) ('input_19_read', knn.cpp:5970) ('input_20_read', knn.cpp:5970) ('input_21_read', knn.cpp:5970) ('input_22_read', knn.cpp:5970) ('input_23_read', knn.cpp:5970) ('input_24_read', knn.cpp:5970) ('input_25_read', knn.cpp:5970) ('input_26_read', knn.cpp:5970) ('input_27_read', knn.cpp:5970) ('input_28_read', knn.cpp:5970) ('input_29_read', knn.cpp:5970) ('input_30_read', knn.cpp:5970) ('input_31_read', knn.cpp:5970) ('input_32_read', knn.cpp:5970) ('input_33_read', knn.cpp:5970) ('input_34_read', knn.cpp:5970) ('input_35_read', knn.cpp:5970) ('input_36_read', knn.cpp:5970) ('input_37_read', knn.cpp:5970) ('input_38_read', knn.cpp:5970) ('input_39_read', knn.cpp:5970) ('input_40_read', knn.cpp:5970) ('input_41_read', knn.cpp:5970) ('input_42_read', knn.cpp:5970) ('input_43_read', knn.cpp:5970) ('input_44_read', knn.cpp:5970) ('input_45_read', knn.cpp:5970) ('input_46_read', knn.cpp:5970) ('input_47_read', knn.cpp:5970) ('input_48_read', knn.cpp:5970) ('input_49_read', knn.cpp:5970) [373]  (0 ns)
	'add' operation ('test_data.V', knn.cpp:5971) [375]  (2.78 ns)
	'select' operation ('test_data.V', knn.cpp:5972) [378]  (0.66 ns)

 <State 4>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', knn.cpp:5981) [386]  (0 ns)
	'getelementptr' operation ('distances_0_addr', knn.cpp:5982) [393]  (0 ns)
	'store' operation ('store_ln5982', knn.cpp:5982) of constant 800 on array 'distances[0]', knn.cpp:5980 [394]  (0.79 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', knn.cpp:5987) [401]  (0 ns)
	'getelementptr' operation ('train_70_addr', knn.cpp:5991) [459]  (0 ns)
	'load' operation ('train_70_load', knn.cpp:5991) on array 'train_70' [460]  (1.35 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'load' operation ('train_70_load', knn.cpp:5991) on array 'train_70' [460]  (1.35 ns)

 <State 7>: 2.06ns
The critical path consists of the following:
	'phi' operation ('kkk') with incoming values : ('kkk', knn.cpp:5991) [519]  (0 ns)
	multiplexor before 'phi' operation ('val', knn.cpp:5991) with incoming values : ('train_70_load', knn.cpp:5991) ('train_21_load', knn.cpp:5991) ('zext_ln5991_1', knn.cpp:5991) ('train_23_load', knn.cpp:5991) ('train_24_load', knn.cpp:5991) ('train_25_load', knn.cpp:5991) ('train_26_load', knn.cpp:5991) ('train_27_load', knn.cpp:5991) ('train_28_load', knn.cpp:5991) ('train_29_load', knn.cpp:5991) ('train_30_load', knn.cpp:5991) ('train_31_load', knn.cpp:5991) ('train_32_load', knn.cpp:5991) ('train_33_load', knn.cpp:5991) ('train_34_load', knn.cpp:5991) ('train_35_load', knn.cpp:5991) ('zext_ln5991_2', knn.cpp:5991) ('train_37_load', knn.cpp:5991) ('train_38_load', knn.cpp:5991) ('train_39_load', knn.cpp:5991) ('train_40_load', knn.cpp:5991) ('train_41_load', knn.cpp:5991) ('train_42_load', knn.cpp:5991) ('zext_ln5991_3', knn.cpp:5991) ('train_44_load', knn.cpp:5991) ('train_45_load', knn.cpp:5991) ('train_46_load', knn.cpp:5991) ('train_47_load', knn.cpp:5991) ('train_48_load', knn.cpp:5991) ('train_49_load', knn.cpp:5991) ('zext_ln5991_4', knn.cpp:5991) ('train_51_load', knn.cpp:5991) ('train_52_load', knn.cpp:5991) ('train_53_load', knn.cpp:5991) ('train_54_load', knn.cpp:5991) ('train_55_load', knn.cpp:5991) ('train_56_load', knn.cpp:5991) ('zext_ln5991_5', knn.cpp:5991) ('train_58_load', knn.cpp:5991) ('train_59_load', knn.cpp:5991) ('train_60_load', knn.cpp:5991) ('train_61_load', knn.cpp:5991) ('train_62_load', knn.cpp:5991) ('train_63_load', knn.cpp:5991) ('zext_ln5991_6', knn.cpp:5991) ('train_65_load', knn.cpp:5991) ('train_66_load', knn.cpp:5991) ('train_67_load', knn.cpp:5991) ('train_68_load', knn.cpp:5991) ('train_69_load', knn.cpp:5991) [628]  (2.06 ns)

 <State 8>: 3.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln388', knn.cpp:5991) [630]  (0.859 ns)
	'select' operation ('select_ln388', knn.cpp:5991) [634]  (0 ns)
	'sub' operation ('sub_ln388_1', knn.cpp:5991) [637]  (0.921 ns)
	'lshr' operation ('lshr_ln388', knn.cpp:5991) [645]  (0 ns)
	'and' operation ('and_ln388', knn.cpp:5991) [646]  (0.995 ns)
	'xor' operation ('xor_ln388', knn.cpp:5991) [647]  (0 ns)
	'and' operation ('and_ln388_1', knn.cpp:5991) [648]  (0 ns)
	'or' operation ('__Result__', knn.cpp:5991) [650]  (0.66 ns)

 <State 9>: 1.44ns
The critical path consists of the following:
	'phi' operation ('curr_dist', knn.cpp:6043->knn.cpp:5994) with incoming values : ('select_ln6043', knn.cpp:6043->knn.cpp:5994) [655]  (0 ns)
	'add' operation ('distance', knn.cpp:6043->knn.cpp:5994) [667]  (1.02 ns)
	'select' operation ('select_ln6043', knn.cpp:6043->knn.cpp:5994) [668]  (0.42 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	'load' operation ('val', knn.cpp:5995) on array 'train_0' [672]  (1.35 ns)

 <State 11>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', knn.cpp:5996) [676]  (0 ns)
	'getelementptr' operation ('distances_0_addr_1', knn.cpp:5999) [684]  (0 ns)
	'load' operation ('curr_dist', knn.cpp:5999) on array 'distances[0]', knn.cpp:5980 [685]  (0.79 ns)

 <State 12>: 2.41ns
The critical path consists of the following:
	'load' operation ('curr_dist', knn.cpp:5999) on array 'distances[0]', knn.cpp:5980 [685]  (0.79 ns)
	'icmp' operation ('icmp_ln5999', knn.cpp:5999) [686]  (0.866 ns)
	multiplexor before 'phi' operation ('curr_label.V') with incoming values : ('val', knn.cpp:5995) ('curr_label.V', knn.cpp:6004) [697]  (0.755 ns)

 <State 13>: 1.54ns
The critical path consists of the following:
	'load' operation ('distances_1_load_1', knn.cpp:6004) on array 'distances[1]', knn.cpp:5980 [691]  (0.79 ns)
	multiplexor before 'phi' operation ('curr_label.V') with incoming values : ('val', knn.cpp:5995) ('curr_label.V', knn.cpp:6004) [697]  (0.755 ns)
	'phi' operation ('curr_label.V') with incoming values : ('val', knn.cpp:5995) ('curr_label.V', knn.cpp:6004) [697]  (0 ns)

 <State 14>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', knn.cpp:6017) [706]  (0 ns)
	'icmp' operation ('icmp_ln6017', knn.cpp:6017) [707]  (0.884 ns)

 <State 15>: 2.11ns
The critical path consists of the following:
	'phi' operation ('most_freq_0', knn.cpp:6026) with incoming values : ('select_ln6026', knn.cpp:6026) [720]  (0 ns)
	'icmp' operation ('icmp_ln6033', knn.cpp:6033) [745]  (1.11 ns)
	s_axi write on port 'output_V' (knn.cpp:6033) [746]  (1 ns)

 <State 16>: 1.58ns
The critical path consists of the following:
	'load' operation ('distances_1_load', knn.cpp:6024) on array 'distances[1]', knn.cpp:5980 [731]  (0.79 ns)
	'getelementptr' operation ('freq_addr_1', knn.cpp:6025) [735]  (0 ns)
	'load' operation ('freq_load', knn.cpp:6025) on array 'freq', knn.cpp:6015 [736]  (0.79 ns)

 <State 17>: 3.63ns
The critical path consists of the following:
	'load' operation ('freq_load', knn.cpp:6025) on array 'freq', knn.cpp:6015 [736]  (0.79 ns)
	'add' operation ('max_freq', knn.cpp:6025) [737]  (1.2 ns)
	'icmp' operation ('icmp_ln6026', knn.cpp:6026) [739]  (1.11 ns)
	'select' operation ('select_ln6026', knn.cpp:6026) [740]  (0.525 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
