{"Yale N. Patt": [0, ["High performance supercomputers: should the individual processor be more than a brick?", ["Yale N. Patt"], "https://doi.org/10.1145/2304576.2304578", 2, "ics", 2012]], "Mengjie Mao": [0, ["Distributed replay protocol for distributed uniprocessors", ["Mengjie Mao", "Hong An", "Bobin Deng", "Tao Sun", "Xuechao Wei", "Wei Zhou", "Wenting Han"], "https://doi.org/10.1145/2304576.2304580", 12, "ics", 2012]], "Hong An": [0.00414914614520967, ["Distributed replay protocol for distributed uniprocessors", ["Mengjie Mao", "Hong An", "Bobin Deng", "Tao Sun", "Xuechao Wei", "Wei Zhou", "Wenting Han"], "https://doi.org/10.1145/2304576.2304580", 12, "ics", 2012], ["CRQ-based fair scheduling on composable multicore architectures", ["Tao Sun", "Hong An", "Tao Wang", "Haibo Zhang", "Xiufeng Sui"], "https://doi.org/10.1145/2304576.2304600", 12, "ics", 2012]], "Bobin Deng": [0, ["Distributed replay protocol for distributed uniprocessors", ["Mengjie Mao", "Hong An", "Bobin Deng", "Tao Sun", "Xuechao Wei", "Wei Zhou", "Wenting Han"], "https://doi.org/10.1145/2304576.2304580", 12, "ics", 2012]], "Tao Sun": [0.0013258791295811534, ["Distributed replay protocol for distributed uniprocessors", ["Mengjie Mao", "Hong An", "Bobin Deng", "Tao Sun", "Xuechao Wei", "Wei Zhou", "Wenting Han"], "https://doi.org/10.1145/2304576.2304580", 12, "ics", 2012], ["CRQ-based fair scheduling on composable multicore architectures", ["Tao Sun", "Hong An", "Tao Wang", "Haibo Zhang", "Xiufeng Sui"], "https://doi.org/10.1145/2304576.2304600", 12, "ics", 2012]], "Xuechao Wei": [0, ["Distributed replay protocol for distributed uniprocessors", ["Mengjie Mao", "Hong An", "Bobin Deng", "Tao Sun", "Xuechao Wei", "Wei Zhou", "Wenting Han"], "https://doi.org/10.1145/2304576.2304580", 12, "ics", 2012]], "Wei Zhou": [0, ["Distributed replay protocol for distributed uniprocessors", ["Mengjie Mao", "Hong An", "Bobin Deng", "Tao Sun", "Xuechao Wei", "Wei Zhou", "Wenting Han"], "https://doi.org/10.1145/2304576.2304580", 12, "ics", 2012]], "Wenting Han": [1.5854277890525736e-08, ["Distributed replay protocol for distributed uniprocessors", ["Mengjie Mao", "Hong An", "Bobin Deng", "Tao Sun", "Xuechao Wei", "Wei Zhou", "Wenting Han"], "https://doi.org/10.1145/2304576.2304580", 12, "ics", 2012]], "Wenhao Jia": [0, ["Characterizing and improving the use of demand-fetched caches in GPUs", ["Wenhao Jia", "Kelly A. Shaw", "Margaret Martonosi"], "https://doi.org/10.1145/2304576.2304582", 10, "ics", 2012]], "Kelly A. Shaw": [0, ["Characterizing and improving the use of demand-fetched caches in GPUs", ["Wenhao Jia", "Kelly A. Shaw", "Margaret Martonosi"], "https://doi.org/10.1145/2304576.2304582", 10, "ics", 2012]], "Margaret Martonosi": [0, ["Characterizing and improving the use of demand-fetched caches in GPUs", ["Wenhao Jia", "Kelly A. Shaw", "Margaret Martonosi"], "https://doi.org/10.1145/2304576.2304582", 10, "ics", 2012]], "Ziyu Guo": [0, ["One stone two birds: synchronization relaxation and redundancy removal in GPU-CPU translation", ["Ziyu Guo", "Bo Wu", "Xipeng Shen"], "https://doi.org/10.1145/2304576.2304583", 12, "ics", 2012]], "Bo Wu": [0.00013600734746432863, ["One stone two birds: synchronization relaxation and redundancy removal in GPU-CPU translation", ["Ziyu Guo", "Bo Wu", "Xipeng Shen"], "https://doi.org/10.1145/2304576.2304583", 12, "ics", 2012]], "Xipeng Shen": [0, ["One stone two birds: synchronization relaxation and redundancy removal in GPU-CPU translation", ["Ziyu Guo", "Bo Wu", "Xipeng Shen"], "https://doi.org/10.1145/2304576.2304583", 12, "ics", 2012]], "Hongtao Yu": [6.166045174449408e-10, ["Fast loop-level data dependence profiling", ["Hongtao Yu", "Zhiyuan Li"], "https://doi.org/10.1145/2304576.2304584", 10, "ics", 2012]], "Zhiyuan Li": [0, ["Fast loop-level data dependence profiling", ["Hongtao Yu", "Zhiyuan Li"], "https://doi.org/10.1145/2304576.2304584", 10, "ics", 2012]], "Nishkam Ravi": [0, ["Apricot: an optimizing compiler and productivity tool for x86-compatible many-core coprocessors", ["Nishkam Ravi", "Yi Yang", "Tao Bao", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2304576.2304585", 12, "ics", 2012]], "Yi Yang": [0.00034603855601744726, ["Apricot: an optimizing compiler and productivity tool for x86-compatible many-core coprocessors", ["Nishkam Ravi", "Yi Yang", "Tao Bao", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2304576.2304585", 12, "ics", 2012]], "Tao Bao": [0, ["Apricot: an optimizing compiler and productivity tool for x86-compatible many-core coprocessors", ["Nishkam Ravi", "Yi Yang", "Tao Bao", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2304576.2304585", 12, "ics", 2012]], "Srimat T. Chakradhar": [0, ["Apricot: an optimizing compiler and productivity tool for x86-compatible many-core coprocessors", ["Nishkam Ravi", "Yi Yang", "Tao Bao", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2304576.2304585", 12, "ics", 2012]], "Somayeh Sardashti": [0, ["UniFI: leveraging non-volatile memories for a unified fault tolerance and idle power management technique", ["Somayeh Sardashti", "David A. Wood"], "https://doi.org/10.1145/2304576.2304587", 10, "ics", 2012]], "David A. Wood": [0, ["UniFI: leveraging non-volatile memories for a unified fault tolerance and idle power management technique", ["Somayeh Sardashti", "David A. Wood"], "https://doi.org/10.1145/2304576.2304587", 10, "ics", 2012]], "Manu Shantharam": [0, ["Fault tolerant preconditioned conjugate gradient for sparse linear system solution", ["Manu Shantharam", "Sowmyalatha Srinivasmurthy", "Padma Raghavan"], "https://doi.org/10.1145/2304576.2304588", 10, "ics", 2012]], "Sowmyalatha Srinivasmurthy": [0, ["Fault tolerant preconditioned conjugate gradient for sparse linear system solution", ["Manu Shantharam", "Sowmyalatha Srinivasmurthy", "Padma Raghavan"], "https://doi.org/10.1145/2304576.2304588", 10, "ics", 2012]], "Padma Raghavan": [0, ["Fault tolerant preconditioned conjugate gradient for sparse linear system solution", ["Manu Shantharam", "Sowmyalatha Srinivasmurthy", "Padma Raghavan"], "https://doi.org/10.1145/2304576.2304588", 10, "ics", 2012]], "Wenjing Ma": [0, ["Data-driven fault tolerance for work stealing computations", ["Wenjing Ma", "Sriram Krishnamoorthy"], "https://doi.org/10.1145/2304576.2304589", 12, "ics", 2012]], "Sriram Krishnamoorthy": [0, ["Data-driven fault tolerance for work stealing computations", ["Wenjing Ma", "Sriram Krishnamoorthy"], "https://doi.org/10.1145/2304576.2304589", 12, "ics", 2012]], "Marc Casas-Guix": [0, ["Fault resilience of the algebraic multi-grid solver", ["Marc Casas-Guix", "Bronis R. de Supinski", "Greg Bronevetsky", "Martin Schulz"], "https://doi.org/10.1145/2304576.2304590", 10, "ics", 2012]], "Bronis R. de Supinski": [0, ["Fault resilience of the algebraic multi-grid solver", ["Marc Casas-Guix", "Bronis R. de Supinski", "Greg Bronevetsky", "Martin Schulz"], "https://doi.org/10.1145/2304576.2304590", 10, "ics", 2012], ["Quantifying the effectiveness of load balance algorithms", ["Olga Pearce", "Todd Gamblin", "Bronis R. de Supinski", "Martin Schulz", "Nancy M. Amato"], "https://doi.org/10.1145/2304576.2304601", 10, "ics", 2012]], "Greg Bronevetsky": [0, ["Fault resilience of the algebraic multi-grid solver", ["Marc Casas-Guix", "Bronis R. de Supinski", "Greg Bronevetsky", "Martin Schulz"], "https://doi.org/10.1145/2304576.2304590", 10, "ics", 2012]], "Martin Schulz": [0, ["Fault resilience of the algebraic multi-grid solver", ["Marc Casas-Guix", "Bronis R. de Supinski", "Greg Bronevetsky", "Martin Schulz"], "https://doi.org/10.1145/2304576.2304590", 10, "ics", 2012], ["Quantifying the effectiveness of load balance algorithms", ["Olga Pearce", "Todd Gamblin", "Bronis R. de Supinski", "Martin Schulz", "Nancy M. Amato"], "https://doi.org/10.1145/2304576.2304601", 10, "ics", 2012]], "Janani Mukundan": [0, ["Overcoming single-thread performance hurdles in the core fusion reconfigurable multicore architecture", ["Janani Mukundan", "Saugata Ghose", "Robert Karmazin", "Engin Ipek", "Jose F. Martinez"], "https://doi.org/10.1145/2304576.2304592", 10, "ics", 2012]], "Saugata Ghose": [0, ["Overcoming single-thread performance hurdles in the core fusion reconfigurable multicore architecture", ["Janani Mukundan", "Saugata Ghose", "Robert Karmazin", "Engin Ipek", "Jose F. Martinez"], "https://doi.org/10.1145/2304576.2304592", 10, "ics", 2012]], "Robert Karmazin": [0, ["Overcoming single-thread performance hurdles in the core fusion reconfigurable multicore architecture", ["Janani Mukundan", "Saugata Ghose", "Robert Karmazin", "Engin Ipek", "Jose F. Martinez"], "https://doi.org/10.1145/2304576.2304592", 10, "ics", 2012]], "Engin Ipek": [0, ["Overcoming single-thread performance hurdles in the core fusion reconfigurable multicore architecture", ["Janani Mukundan", "Saugata Ghose", "Robert Karmazin", "Engin Ipek", "Jose F. Martinez"], "https://doi.org/10.1145/2304576.2304592", 10, "ics", 2012]], "Jose F. Martinez": [0, ["Overcoming single-thread performance hurdles in the core fusion reconfigurable multicore architecture", ["Janani Mukundan", "Saugata Ghose", "Robert Karmazin", "Engin Ipek", "Jose F. Martinez"], "https://doi.org/10.1145/2304576.2304592", 10, "ics", 2012]], "Mingxing Tan": [0, ["CVP: an energy-efficient indirect branch prediction with compiler-guided value pattern", ["Mingxing Tan", "Xianhua Liu", "Tong Tong", "Xu Cheng"], "https://doi.org/10.1145/2304576.2304593", 10, "ics", 2012]], "Xianhua Liu": [0, ["CVP: an energy-efficient indirect branch prediction with compiler-guided value pattern", ["Mingxing Tan", "Xianhua Liu", "Tong Tong", "Xu Cheng"], "https://doi.org/10.1145/2304576.2304593", 10, "ics", 2012]], "Tong Tong": [0, ["CVP: an energy-efficient indirect branch prediction with compiler-guided value pattern", ["Mingxing Tan", "Xianhua Liu", "Tong Tong", "Xu Cheng"], "https://doi.org/10.1145/2304576.2304593", 10, "ics", 2012]], "Xu Cheng": [0, ["CVP: an energy-efficient indirect branch prediction with compiler-guided value pattern", ["Mingxing Tan", "Xianhua Liu", "Tong Tong", "Xu Cheng"], "https://doi.org/10.1145/2304576.2304593", 10, "ics", 2012]], "Miao Luo": [0, ["Congestion avoidance on manycore high performance computing systems", ["Miao Luo", "Dhabaleswar K. Panda", "Khaled Z. Ibrahim", "Costin Iancu"], "https://doi.org/10.1145/2304576.2304594", 12, "ics", 2012]], "Dhabaleswar K. Panda": [0, ["Congestion avoidance on manycore high performance computing systems", ["Miao Luo", "Dhabaleswar K. Panda", "Khaled Z. Ibrahim", "Costin Iancu"], "https://doi.org/10.1145/2304576.2304594", 12, "ics", 2012]], "Khaled Z. Ibrahim": [0, ["Congestion avoidance on manycore high performance computing systems", ["Miao Luo", "Dhabaleswar K. Panda", "Khaled Z. Ibrahim", "Costin Iancu"], "https://doi.org/10.1145/2304576.2304594", 12, "ics", 2012]], "Costin Iancu": [0, ["Congestion avoidance on manycore high performance computing systems", ["Miao Luo", "Dhabaleswar K. Panda", "Khaled Z. Ibrahim", "Costin Iancu"], "https://doi.org/10.1145/2304576.2304594", 12, "ics", 2012]], "Yi Xu": [0, ["Channel borrowing: an energy-efficient nanophotonic crossbar architecture with light-weight arbitration", ["Yi Xu", "Jun Yang", "Rami G. Melhem"], "https://doi.org/10.1145/2304576.2304595", 10, "ics", 2012]], "Jun Yang": [0.07243934646248817, ["Channel borrowing: an energy-efficient nanophotonic crossbar architecture with light-weight arbitration", ["Yi Xu", "Jun Yang", "Rami G. Melhem"], "https://doi.org/10.1145/2304576.2304595", 10, "ics", 2012]], "Rami G. Melhem": [0, ["Channel borrowing: an energy-efficient nanophotonic crossbar architecture with light-weight arbitration", ["Yi Xu", "Jun Yang", "Rami G. Melhem"], "https://doi.org/10.1145/2304576.2304595", 10, "ics", 2012]], "Liang Han": [0.06251615099608898, ["HiRe: using hint & release to improve synchronization of speculative threads", ["Liang Han", "Xiaowei Jiang", "Wei Liu", "Youfeng Wu", "James Tuck"], "https://doi.org/10.1145/2304576.2304597", 10, "ics", 2012]], "Xiaowei Jiang": [0, ["HiRe: using hint & release to improve synchronization of speculative threads", ["Liang Han", "Xiaowei Jiang", "Wei Liu", "Youfeng Wu", "James Tuck"], "https://doi.org/10.1145/2304576.2304597", 10, "ics", 2012]], "Wei Liu": [0, ["HiRe: using hint & release to improve synchronization of speculative threads", ["Liang Han", "Xiaowei Jiang", "Wei Liu", "Youfeng Wu", "James Tuck"], "https://doi.org/10.1145/2304576.2304597", 10, "ics", 2012]], "Youfeng Wu": [1.0021792888892378e-06, ["HiRe: using hint & release to improve synchronization of speculative threads", ["Liang Han", "Xiaowei Jiang", "Wei Liu", "Youfeng Wu", "James Tuck"], "https://doi.org/10.1145/2304576.2304597", 10, "ics", 2012]], "James Tuck": [0, ["HiRe: using hint & release to improve synchronization of speculative threads", ["Liang Han", "Xiaowei Jiang", "Wei Liu", "Youfeng Wu", "James Tuck"], "https://doi.org/10.1145/2304576.2304597", 10, "ics", 2012]], "Gokcen Kestor": [0, ["Enhancing the performance of assisted execution runtime systems through hardware/software techniques", ["Gokcen Kestor", "Roberto Gioiosa", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1145/2304576.2304598", 10, "ics", 2012]], "Roberto Gioiosa": [0, ["Enhancing the performance of assisted execution runtime systems through hardware/software techniques", ["Gokcen Kestor", "Roberto Gioiosa", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1145/2304576.2304598", 10, "ics", 2012]], "Osman S. Unsal": [0, ["Enhancing the performance of assisted execution runtime systems through hardware/software techniques", ["Gokcen Kestor", "Roberto Gioiosa", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1145/2304576.2304598", 10, "ics", 2012]], "Adrian Cristal": [0, ["Enhancing the performance of assisted execution runtime systems through hardware/software techniques", ["Gokcen Kestor", "Roberto Gioiosa", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1145/2304576.2304598", 10, "ics", 2012]], "Mateo Valero": [0, ["Enhancing the performance of assisted execution runtime systems through hardware/software techniques", ["Gokcen Kestor", "Roberto Gioiosa", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1145/2304576.2304598", 10, "ics", 2012]], "Quan Chen": [0, ["CATS: cache aware task-stealing based on online profiling in multi-socket multi-core architectures", ["Quan Chen", "Minyi Guo", "Zhiyi Huang"], "https://doi.org/10.1145/2304576.2304599", 10, "ics", 2012]], "Minyi Guo": [0, ["CATS: cache aware task-stealing based on online profiling in multi-socket multi-core architectures", ["Quan Chen", "Minyi Guo", "Zhiyi Huang"], "https://doi.org/10.1145/2304576.2304599", 10, "ics", 2012]], "Zhiyi Huang": [0, ["CATS: cache aware task-stealing based on online profiling in multi-socket multi-core architectures", ["Quan Chen", "Minyi Guo", "Zhiyi Huang"], "https://doi.org/10.1145/2304576.2304599", 10, "ics", 2012]], "Tao Wang": [0.0013258791295811534, ["CRQ-based fair scheduling on composable multicore architectures", ["Tao Sun", "Hong An", "Tao Wang", "Haibo Zhang", "Xiufeng Sui"], "https://doi.org/10.1145/2304576.2304600", 12, "ics", 2012]], "Haibo Zhang": [0, ["CRQ-based fair scheduling on composable multicore architectures", ["Tao Sun", "Hong An", "Tao Wang", "Haibo Zhang", "Xiufeng Sui"], "https://doi.org/10.1145/2304576.2304600", 12, "ics", 2012]], "Xiufeng Sui": [0, ["CRQ-based fair scheduling on composable multicore architectures", ["Tao Sun", "Hong An", "Tao Wang", "Haibo Zhang", "Xiufeng Sui"], "https://doi.org/10.1145/2304576.2304600", 12, "ics", 2012]], "Olga Pearce": [0, ["Quantifying the effectiveness of load balance algorithms", ["Olga Pearce", "Todd Gamblin", "Bronis R. de Supinski", "Martin Schulz", "Nancy M. Amato"], "https://doi.org/10.1145/2304576.2304601", 10, "ics", 2012]], "Todd Gamblin": [0, ["Quantifying the effectiveness of load balance algorithms", ["Olga Pearce", "Todd Gamblin", "Bronis R. de Supinski", "Martin Schulz", "Nancy M. Amato"], "https://doi.org/10.1145/2304576.2304601", 10, "ics", 2012]], "Nancy M. Amato": [0, ["Quantifying the effectiveness of load balance algorithms", ["Olga Pearce", "Todd Gamblin", "Bronis R. de Supinski", "Martin Schulz", "Nancy M. Amato"], "https://doi.org/10.1145/2304576.2304601", 10, "ics", 2012]], "John P. Stevenson": [0, ["Sparse matrix-vector multiply on the HICAMP architecture", ["John P. Stevenson", "Amin Firoozshahian", "Alex Solomatnikov", "Mark Horowitz", "David R. Cheriton"], "https://doi.org/10.1145/2304576.2304603", 10, "ics", 2012]], "Amin Firoozshahian": [0, ["Sparse matrix-vector multiply on the HICAMP architecture", ["John P. Stevenson", "Amin Firoozshahian", "Alex Solomatnikov", "Mark Horowitz", "David R. Cheriton"], "https://doi.org/10.1145/2304576.2304603", 10, "ics", 2012]], "Alex Solomatnikov": [0, ["Sparse matrix-vector multiply on the HICAMP architecture", ["John P. Stevenson", "Amin Firoozshahian", "Alex Solomatnikov", "Mark Horowitz", "David R. Cheriton"], "https://doi.org/10.1145/2304576.2304603", 10, "ics", 2012]], "Mark Horowitz": [0, ["Sparse matrix-vector multiply on the HICAMP architecture", ["John P. Stevenson", "Amin Firoozshahian", "Alex Solomatnikov", "Mark Horowitz", "David R. Cheriton"], "https://doi.org/10.1145/2304576.2304603", 10, "ics", 2012]], "David R. Cheriton": [0, ["Sparse matrix-vector multiply on the HICAMP architecture", ["John P. Stevenson", "Amin Firoozshahian", "Alex Solomatnikov", "Mark Horowitz", "David R. Cheriton"], "https://doi.org/10.1145/2304576.2304603", 10, "ics", 2012]], "Kenneth Czechowski": [0, ["On the communication complexity of 3D FFTs and its implications for Exascale", ["Kenneth Czechowski", "Casey Battaglino", "Chris McClanahan", "Kartik Iyer", "P.-K. Yeung", "Richard W. Vuduc"], "https://doi.org/10.1145/2304576.2304604", 10, "ics", 2012]], "Casey Battaglino": [0, ["On the communication complexity of 3D FFTs and its implications for Exascale", ["Kenneth Czechowski", "Casey Battaglino", "Chris McClanahan", "Kartik Iyer", "P.-K. Yeung", "Richard W. Vuduc"], "https://doi.org/10.1145/2304576.2304604", 10, "ics", 2012]], "Chris McClanahan": [0, ["On the communication complexity of 3D FFTs and its implications for Exascale", ["Kenneth Czechowski", "Casey Battaglino", "Chris McClanahan", "Kartik Iyer", "P.-K. Yeung", "Richard W. Vuduc"], "https://doi.org/10.1145/2304576.2304604", 10, "ics", 2012]], "Kartik Iyer": [0, ["On the communication complexity of 3D FFTs and its implications for Exascale", ["Kenneth Czechowski", "Casey Battaglino", "Chris McClanahan", "Kartik Iyer", "P.-K. Yeung", "Richard W. Vuduc"], "https://doi.org/10.1145/2304576.2304604", 10, "ics", 2012]], "P.-K. Yeung": [0, ["On the communication complexity of 3D FFTs and its implications for Exascale", ["Kenneth Czechowski", "Casey Battaglino", "Chris McClanahan", "Kartik Iyer", "P.-K. Yeung", "Richard W. Vuduc"], "https://doi.org/10.1145/2304576.2304604", 10, "ics", 2012]], "Richard W. Vuduc": [0, ["On the communication complexity of 3D FFTs and its implications for Exascale", ["Kenneth Czechowski", "Casey Battaglino", "Chris McClanahan", "Kartik Iyer", "P.-K. Yeung", "Richard W. Vuduc"], "https://doi.org/10.1145/2304576.2304604", 10, "ics", 2012]], "Gabriel Ilie Tanase": [0, ["Composable, non-blocking collective operations on power7 IH", ["Gabriel Ilie Tanase", "Gheorghe Almasi", "Hanhong Xue", "Charles Archer"], "https://doi.org/10.1145/2304576.2304605", 10, "ics", 2012]], "Gheorghe Almasi": [0, ["Composable, non-blocking collective operations on power7 IH", ["Gabriel Ilie Tanase", "Gheorghe Almasi", "Hanhong Xue", "Charles Archer"], "https://doi.org/10.1145/2304576.2304605", 10, "ics", 2012]], "Hanhong Xue": [0, ["Composable, non-blocking collective operations on power7 IH", ["Gabriel Ilie Tanase", "Gheorghe Almasi", "Hanhong Xue", "Charles Archer"], "https://doi.org/10.1145/2304576.2304605", 10, "ics", 2012]], "Charles Archer": [0, ["Composable, non-blocking collective operations on power7 IH", ["Gabriel Ilie Tanase", "Gheorghe Almasi", "Hanhong Xue", "Charles Archer"], "https://doi.org/10.1145/2304576.2304605", 10, "ics", 2012]], "Anshul Mittal": [0, ["Collective algorithms for sub-communicators", ["Anshul Mittal", "Nikhil Jain", "Thomas George", "Yogish Sabharwal", "Sameer Kumar"], "https://doi.org/10.1145/2304576.2304606", 10, "ics", 2012]], "Nikhil Jain": [0, ["Collective algorithms for sub-communicators", ["Anshul Mittal", "Nikhil Jain", "Thomas George", "Yogish Sabharwal", "Sameer Kumar"], "https://doi.org/10.1145/2304576.2304606", 10, "ics", 2012]], "Thomas George": [0, ["Collective algorithms for sub-communicators", ["Anshul Mittal", "Nikhil Jain", "Thomas George", "Yogish Sabharwal", "Sameer Kumar"], "https://doi.org/10.1145/2304576.2304606", 10, "ics", 2012]], "Yogish Sabharwal": [0, ["Collective algorithms for sub-communicators", ["Anshul Mittal", "Nikhil Jain", "Thomas George", "Yogish Sabharwal", "Sameer Kumar"], "https://doi.org/10.1145/2304576.2304606", 10, "ics", 2012]], "Sameer Kumar": [0, ["Collective algorithms for sub-communicators", ["Anshul Mittal", "Nikhil Jain", "Thomas George", "Yogish Sabharwal", "Sameer Kumar"], "https://doi.org/10.1145/2304576.2304606", 10, "ics", 2012]], "Andrea Pietracaprina": [0, ["Space-round tradeoffs for MapReduce computations", ["Andrea Pietracaprina", "Geppino Pucci", "Matteo Riondato", "Francesco Silvestri", "Eli Upfal"], "https://doi.org/10.1145/2304576.2304607", 10, "ics", 2012]], "Geppino Pucci": [0, ["Space-round tradeoffs for MapReduce computations", ["Andrea Pietracaprina", "Geppino Pucci", "Matteo Riondato", "Francesco Silvestri", "Eli Upfal"], "https://doi.org/10.1145/2304576.2304607", 10, "ics", 2012]], "Matteo Riondato": [0, ["Space-round tradeoffs for MapReduce computations", ["Andrea Pietracaprina", "Geppino Pucci", "Matteo Riondato", "Francesco Silvestri", "Eli Upfal"], "https://doi.org/10.1145/2304576.2304607", 10, "ics", 2012]], "Francesco Silvestri": [0, ["Space-round tradeoffs for MapReduce computations", ["Andrea Pietracaprina", "Geppino Pucci", "Matteo Riondato", "Francesco Silvestri", "Eli Upfal"], "https://doi.org/10.1145/2304576.2304607", 10, "ics", 2012]], "Eli Upfal": [0, ["Space-round tradeoffs for MapReduce computations", ["Andrea Pietracaprina", "Geppino Pucci", "Matteo Riondato", "Francesco Silvestri", "Eli Upfal"], "https://doi.org/10.1145/2304576.2304607", 10, "ics", 2012]], "Michael Gschwind": [0, ["Blue Gene/Q: design for sustained multi-petaflop computing", ["Michael Gschwind"], "https://doi.org/10.1145/2304576.2304609", 2, "ics", 2012]], "Wayne Joubert": [0, ["An analysis of computational workloads for the ORNL Jaguar system", ["Wayne Joubert", "Shi-Quan Su"], "https://doi.org/10.1145/2304576.2304611", 10, "ics", 2012]], "Shi-Quan Su": [0, ["An analysis of computational workloads for the ORNL Jaguar system", ["Wayne Joubert", "Shi-Quan Su"], "https://doi.org/10.1145/2304576.2304611", 10, "ics", 2012]], "Nagendra Dwarakanath Gulur": [0, ["Multiple sub-row buffers in DRAM: unlocking performance and energy improvement opportunities", ["Nagendra Dwarakanath Gulur", "R. Manikantan", "Mahesh Mehendale", "R. Govindarajan"], "https://doi.org/10.1145/2304576.2304613", 10, "ics", 2012]], "R. Manikantan": [0, ["Multiple sub-row buffers in DRAM: unlocking performance and energy improvement opportunities", ["Nagendra Dwarakanath Gulur", "R. Manikantan", "Mahesh Mehendale", "R. Govindarajan"], "https://doi.org/10.1145/2304576.2304613", 10, "ics", 2012]], "Mahesh Mehendale": [0, ["Multiple sub-row buffers in DRAM: unlocking performance and energy improvement opportunities", ["Nagendra Dwarakanath Gulur", "R. Manikantan", "Mahesh Mehendale", "R. Govindarajan"], "https://doi.org/10.1145/2304576.2304613", 10, "ics", 2012]], "R. Govindarajan": [0, ["Multiple sub-row buffers in DRAM: unlocking performance and energy improvement opportunities", ["Nagendra Dwarakanath Gulur", "R. Manikantan", "Mahesh Mehendale", "R. Govindarajan"], "https://doi.org/10.1145/2304576.2304613", 10, "ics", 2012]], "Yasuo Ishii": [0, ["Unified memory optimizing architecture: memory subsystem control with a unified predictor", ["Yasuo Ishii", "Mary Inaba", "Kei Hiraki"], "https://doi.org/10.1145/2304576.2304614", 12, "ics", 2012]], "Mary Inaba": [0, ["Unified memory optimizing architecture: memory subsystem control with a unified predictor", ["Yasuo Ishii", "Mary Inaba", "Kei Hiraki"], "https://doi.org/10.1145/2304576.2304614", 12, "ics", 2012]], "Kei Hiraki": [0, ["Unified memory optimizing architecture: memory subsystem control with a unified predictor", ["Yasuo Ishii", "Mary Inaba", "Kei Hiraki"], "https://doi.org/10.1145/2304576.2304614", 12, "ics", 2012]], "Dongyuan Zhan": [0, ["Locality & utility co-optimization for practical capacity management of shared last level caches", ["Dongyuan Zhan", "Hong Jiang", "Sharad C. Seth"], "https://doi.org/10.1145/2304576.2304615", 12, "ics", 2012]], "Hong Jiang": [0, ["Locality & utility co-optimization for practical capacity management of shared last level caches", ["Dongyuan Zhan", "Hong Jiang", "Sharad C. Seth"], "https://doi.org/10.1145/2304576.2304615", 12, "ics", 2012]], "Sharad C. Seth": [0, ["Locality & utility co-optimization for practical capacity management of shared last level caches", ["Dongyuan Zhan", "Hong Jiang", "Sharad C. Seth"], "https://doi.org/10.1145/2304576.2304615", 12, "ics", 2012]], "Keith D. Underwood": [0, ["Exploiting communication and packaging locality for cost-effective large scale networks", ["Keith D. Underwood", "Eric Borch"], "https://doi.org/10.1145/2304576.2304616", 10, "ics", 2012]], "Eric Borch": [0, ["Exploiting communication and packaging locality for cost-effective large scale networks", ["Keith D. Underwood", "Eric Borch"], "https://doi.org/10.1145/2304576.2304616", 10, "ics", 2012]], "Paruj Ratanaworabhan": [0, ["Hardware support for enforcing isolation in lock-based parallel programs", ["Paruj Ratanaworabhan", "Martin Burtscher", "Darko Kirovski", "Benjamin G. Zorn"], "https://doi.org/10.1145/2304576.2304618", 10, "ics", 2012]], "Martin Burtscher": [0, ["Hardware support for enforcing isolation in lock-based parallel programs", ["Paruj Ratanaworabhan", "Martin Burtscher", "Darko Kirovski", "Benjamin G. Zorn"], "https://doi.org/10.1145/2304576.2304618", 10, "ics", 2012]], "Darko Kirovski": [0, ["Hardware support for enforcing isolation in lock-based parallel programs", ["Paruj Ratanaworabhan", "Martin Burtscher", "Darko Kirovski", "Benjamin G. Zorn"], "https://doi.org/10.1145/2304576.2304618", 10, "ics", 2012]], "Benjamin G. Zorn": [0, ["Hardware support for enforcing isolation in lock-based parallel programs", ["Paruj Ratanaworabhan", "Martin Burtscher", "Darko Kirovski", "Benjamin G. Zorn"], "https://doi.org/10.1145/2304576.2304618", 10, "ics", 2012]], "Justin Holewinski": [0, ["High-performance code generation for stencil computations on GPU architectures", ["Justin Holewinski", "Louis-Noel Pouchet", "P. Sadayappan"], "https://doi.org/10.1145/2304576.2304619", 10, "ics", 2012]], "Louis-Noel Pouchet": [0, ["High-performance code generation for stencil computations on GPU architectures", ["Justin Holewinski", "Louis-Noel Pouchet", "P. Sadayappan"], "https://doi.org/10.1145/2304576.2304619", 10, "ics", 2012]], "P. Sadayappan": [0, ["High-performance code generation for stencil computations on GPU architectures", ["Justin Holewinski", "Louis-Noel Pouchet", "P. Sadayappan"], "https://doi.org/10.1145/2304576.2304619", 10, "ics", 2012]], "John W. Romein": [0, ["An efficient work-distribution strategy for gridding radio-telescope data on GPUs", ["John W. Romein"], "https://doi.org/10.1145/2304576.2304620", 10, "ics", 2012]], "Oded Green": [0, ["GPU merge path: a GPU merging algorithm", ["Oded Green", "Robert McColl", "David A. Bader"], "https://doi.org/10.1145/2304576.2304621", 10, "ics", 2012]], "Robert McColl": [0, ["GPU merge path: a GPU merging algorithm", ["Oded Green", "Robert McColl", "David A. Bader"], "https://doi.org/10.1145/2304576.2304621", 10, "ics", 2012]], "David A. Bader": [0, ["GPU merge path: a GPU merging algorithm", ["Oded Green", "Robert McColl", "David A. Bader"], "https://doi.org/10.1145/2304576.2304621", 10, "ics", 2012]], "Jungwon Kim": [0.9839507788419724, ["SnuCL: an OpenCL framework for heterogeneous CPU/GPU clusters", ["Jungwon Kim", "Sangmin Seo", "Jun Lee", "Jeongho Nah", "Gangwon Jo", "Jaejin Lee"], "https://doi.org/10.1145/2304576.2304623", 12, "ics", 2012]], "Sangmin Seo": [0.8031909465789795, ["SnuCL: an OpenCL framework for heterogeneous CPU/GPU clusters", ["Jungwon Kim", "Sangmin Seo", "Jun Lee", "Jeongho Nah", "Gangwon Jo", "Jaejin Lee"], "https://doi.org/10.1145/2304576.2304623", 12, "ics", 2012]], "Jun Lee": [0.07243934646248817, ["SnuCL: an OpenCL framework for heterogeneous CPU/GPU clusters", ["Jungwon Kim", "Sangmin Seo", "Jun Lee", "Jeongho Nah", "Gangwon Jo", "Jaejin Lee"], "https://doi.org/10.1145/2304576.2304623", 12, "ics", 2012]], "Jeongho Nah": [0.9997519850730896, ["SnuCL: an OpenCL framework for heterogeneous CPU/GPU clusters", ["Jungwon Kim", "Sangmin Seo", "Jun Lee", "Jeongho Nah", "Gangwon Jo", "Jaejin Lee"], "https://doi.org/10.1145/2304576.2304623", 12, "ics", 2012]], "Gangwon Jo": [0.9966937750577927, ["SnuCL: an OpenCL framework for heterogeneous CPU/GPU clusters", ["Jungwon Kim", "Sangmin Seo", "Jun Lee", "Jeongho Nah", "Gangwon Jo", "Jaejin Lee"], "https://doi.org/10.1145/2304576.2304623", 12, "ics", 2012]], "Jaejin Lee": [1, ["SnuCL: an OpenCL framework for heterogeneous CPU/GPU clusters", ["Jungwon Kim", "Sangmin Seo", "Jun Lee", "Jeongho Nah", "Gangwon Jo", "Jaejin Lee"], "https://doi.org/10.1145/2304576.2304623", 12, "ics", 2012]], "Bor-Yiing Su": [0, ["clSpMV: A Cross-Platform OpenCL SpMV Framework on GPUs", ["Bor-Yiing Su", "Kurt Keutzer"], "https://doi.org/10.1145/2304576.2304624", 12, "ics", 2012]], "Kurt Keutzer": [0, ["clSpMV: A Cross-Platform OpenCL SpMV Framework on GPUs", ["Bor-Yiing Su", "Kurt Keutzer"], "https://doi.org/10.1145/2304576.2304624", 12, "ics", 2012]], "Fengguang Song": [6.845488176310255e-09, ["Enabling and scaling matrix computations on heterogeneous multi-core and multi-GPU systems", ["Fengguang Song", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/2304576.2304625", 12, "ics", 2012]], "Stanimire Tomov": [0, ["Enabling and scaling matrix computations on heterogeneous multi-core and multi-GPU systems", ["Fengguang Song", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/2304576.2304625", 12, "ics", 2012]], "Jack J. Dongarra": [0, ["Enabling and scaling matrix computations on heterogeneous multi-core and multi-GPU systems", ["Fengguang Song", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/2304576.2304625", 12, "ics", 2012]], "Jiajia Li": [0, ["An optimized large-scale hybrid DGEMM design for CPUs and ATI GPUs", ["Jiajia Li", "Xingjian Li", "Guangming Tan", "Mingyu Chen", "Ninghui Sun"], "https://doi.org/10.1145/2304576.2304626", 10, "ics", 2012]], "Xingjian Li": [0, ["An optimized large-scale hybrid DGEMM design for CPUs and ATI GPUs", ["Jiajia Li", "Xingjian Li", "Guangming Tan", "Mingyu Chen", "Ninghui Sun"], "https://doi.org/10.1145/2304576.2304626", 10, "ics", 2012]], "Guangming Tan": [0, ["An optimized large-scale hybrid DGEMM design for CPUs and ATI GPUs", ["Jiajia Li", "Xingjian Li", "Guangming Tan", "Mingyu Chen", "Ninghui Sun"], "https://doi.org/10.1145/2304576.2304626", 10, "ics", 2012]], "Mingyu Chen": [0, ["An optimized large-scale hybrid DGEMM design for CPUs and ATI GPUs", ["Jiajia Li", "Xingjian Li", "Guangming Tan", "Mingyu Chen", "Ninghui Sun"], "https://doi.org/10.1145/2304576.2304626", 10, "ics", 2012]], "Ninghui Sun": [0.00014232856847229414, ["An optimized large-scale hybrid DGEMM design for CPUs and ATI GPUs", ["Jiajia Li", "Xingjian Li", "Guangming Tan", "Mingyu Chen", "Ninghui Sun"], "https://doi.org/10.1145/2304576.2304626", 10, "ics", 2012]]}