#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Feb  1 10:19:22 2021
# Process ID: 14936
# Current directory: D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj
# Command line: vivado.exe -mode batch -source createproject.tcl
# Log file: D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/vivado.log
# Journal file: D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj\vivado.jou
#-----------------------------------------------------------
source createproject.tcl
# create_project -force stream_adapt_fil .
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj'
# set_property target_language VHDL [current_project]
# set_property part xc7z020clg484-1 [current_project]
# add_files -norecurse {D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/hdlsrc/stream_adaptation_model/stream_adapt.vhd}
# create_ip -name clk_wiz -vendor xilinx.com -library ip -module_name clk_wiz_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
# set_property -dict [list  CONFIG.PRIM_IN_FREQ {100.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.0000}] [get_ips clk_wiz_0]
# create_ip -name fifo_generator -vendor xilinx.com -library ip -module_name jtag_mac_fifo
# set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {4096} CONFIG.Read_Data_Count {true}  CONFIG.Use_Embedded_Registers {false} CONFIG.read_data_count_width {12} CONFIG.Almost_Full_Flag {true}] [get_ips jtag_mac_fifo]
# create_ip -name fifo_generator -vendor xilinx.com -library ip -module_name simcycle_fifo
# set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {16} CONFIG.Use_Embedded_Registers {false} ] [get_ips simcycle_fifo]
# generate_target all [get_ips] -force
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'simcycle_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'simcycle_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'simcycle_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'simcycle_fifo'...
# add_files -norecurse {D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac.v}
# add_files -norecurse {D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac_fifo_wrapper.vhd}
# add_files -norecurse {D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/simcycle_fifo_wrapper.vhd}
# add_files -norecurse {D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_dpscram.vhd}
# add_files -norecurse {D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_udfifo.vhd}
# add_files -norecurse {D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_bus2dut.vhd}
# add_files -norecurse {D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chifcore.vhd}
# add_files -norecurse {D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_controller.vhd}
# add_files -norecurse {D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_dut2bus.vhd}
# add_files -norecurse {D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_wrapper.vhd}
# add_files -norecurse {D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chiftop.vhd}
# add_files -norecurse {D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.vhd}
# add_files -norecurse {D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.xdc}
# set_property top stream_adapt_fil [current_fileset]
# launch_runs synth_1
[Mon Feb  1 10:19:34 2021] Launched clk_wiz_0_synth_1, simcycle_fifo_synth_1, jtag_mac_fifo_synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.runs/clk_wiz_0_synth_1/runme.log
simcycle_fifo_synth_1: D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.runs/simcycle_fifo_synth_1/runme.log
jtag_mac_fifo_synth_1: D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.runs/jtag_mac_fifo_synth_1/runme.log
[Mon Feb  1 10:19:35 2021] Launched synth_1...
Run output will be captured here: D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.runs/synth_1/runme.log
# wait_on_run synth_1
[Mon Feb  1 10:19:35 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log stream_adapt_fil.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source stream_adapt_fil.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source stream_adapt_fil.tcl -notrace
Command: synth_design -top stream_adapt_fil -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15640
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1177.496 ; gain = 34.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'stream_adapt_fil' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.vhd:27]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.runs/synth_1/.Xil/Vivado-13848-Jarvis/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'u_clk_wiz_0' of component 'clk_wiz_0' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.vhd:115]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.runs/synth_1/.Xil/Vivado-13848-Jarvis/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BSCANE2' declared at 'D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884' bound to instance 'u_BSCANE2' of component 'BSCANE2' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.vhd:123]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (1#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-3491] module 'jtag_mac' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac.v:13' bound to instance 'u_jtag_mac' of component 'jtag_mac' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.vhd:138]
INFO: [Synth 8-6157] synthesizing module 'jtag_mac' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac.v:13]
	Parameter VERSION bound to: 191724 - type: integer 
	Parameter idle bound to: 15'b000000000000000 
	Parameter user_rst bound to: 15'b000000000000001 
	Parameter get_cmd bound to: 15'b000000000000010 
	Parameter get_wr_len bound to: 15'b000000000000100 
	Parameter get_sim bound to: 15'b000000000001000 
	Parameter wr bound to: 15'b000000000010000 
	Parameter get_rd_len bound to: 15'b000000001000000 
	Parameter get_skip bound to: 15'b000000010000000 
	Parameter exe_skip bound to: 15'b000000100000000 
	Parameter rdbk_len bound to: 15'b000001000000000 
	Parameter rdbk_dat bound to: 15'b000010000000000 
	Parameter ver_get_skip bound to: 15'b000100000000000 
	Parameter ver_exe_skip bound to: 15'b001000000000000 
	Parameter ver_rdbk_len bound to: 15'b010000000000000 
	Parameter ver_rdbk_dat bound to: 15'b100000000000000 
INFO: [Synth 8-638] synthesizing module 'simcycle_fifo_wrapper' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/simcycle_fifo_wrapper.vhd:28]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/simcycle_fifo_wrapper.vhd:30]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/simcycle_fifo_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'simcycle_fifo' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.runs/synth_1/.Xil/Vivado-13848-Jarvis/realtime/simcycle_fifo_stub.vhdl:5' bound to instance 'u_simcycle_fifo' of component 'simcycle_fifo' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/simcycle_fifo_wrapper.vhd:46]
INFO: [Synth 8-638] synthesizing module 'simcycle_fifo' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.runs/synth_1/.Xil/Vivado-13848-Jarvis/realtime/simcycle_fifo_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'simcycle_fifo_wrapper' (2#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/simcycle_fifo_wrapper.vhd:28]
INFO: [Synth 8-638] synthesizing module 'jtag_mac_fifo_wrapper' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac_fifo_wrapper.vhd:30]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac_fifo_wrapper.vhd:32]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac_fifo_wrapper.vhd:32]
INFO: [Synth 8-3491] module 'jtag_mac_fifo' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.runs/synth_1/.Xil/Vivado-13848-Jarvis/realtime/jtag_mac_fifo_stub.vhdl:5' bound to instance 'u_jtag_mac_fifo' of component 'jtag_mac_fifo' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac_fifo_wrapper.vhd:50]
INFO: [Synth 8-638] synthesizing module 'jtag_mac_fifo' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.runs/synth_1/.Xil/Vivado-13848-Jarvis/realtime/jtag_mac_fifo_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'jtag_mac_fifo_wrapper' (3#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac_fifo_wrapper.vhd:30]
WARNING: [Synth 8-7071] port 'almost_full' of module 'jtag_mac_fifo_wrapper' is unconnected for instance 'u_pre_chif_fifo' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac.v:68]
WARNING: [Synth 8-7023] instance 'u_pre_chif_fifo' of module 'jtag_mac_fifo_wrapper' has 11 connections declared, but only 10 given [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac.v:68]
WARNING: [Synth 8-567] referenced signal 'wr_len' should be on the sensitivity list [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac.v:187]
WARNING: [Synth 8-567] referenced signal 'skip_len' should be on the sensitivity list [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac.v:187]
WARNING: [Synth 8-567] referenced signal 'act_rd_len' should be on the sensitivity list [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac.v:187]
INFO: [Synth 8-6155] done synthesizing module 'jtag_mac' (4#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/jtag_mac.v:13]
INFO: [Synth 8-3491] module 'mwfil_chiftop' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chiftop.vhd:13' bound to instance 'u_mwfil_chiftop' of component 'mwfil_chiftop' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.vhd:155]
INFO: [Synth 8-638] synthesizing module 'mwfil_chiftop' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chiftop.vhd:27]
	Parameter INWORD bound to: 5 - type: integer 
	Parameter OUTWORD bound to: 1 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter HASENABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_chifcore' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chifcore.vhd:15' bound to instance 'u_mwfil_chifcore' of component 'mwfil_chifcore' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chiftop.vhd:80]
INFO: [Synth 8-638] synthesizing module 'mwfil_chifcore' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chifcore.vhd:42]
	Parameter INWORD bound to: 5 - type: integer 
	Parameter OUTWORD bound to: 1 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter HASENABLE bound to: 1 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_bus2dut' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_bus2dut.vhd:13' bound to instance 'u_bus2dut' of component 'mwfil_bus2dut' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chifcore.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mwfil_bus2dut' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_bus2dut.vhd:34]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_bus2dut' (5#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_bus2dut.vhd:34]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_udfifo' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_udfifo.vhd:14' bound to instance 'u_b2dfifo' of component 'mwfil_udfifo' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chifcore.vhd:168]
INFO: [Synth 8-638] synthesizing module 'mwfil_udfifo' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_udfifo.vhd:33]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 40 - type: integer 
	Parameter DATA bound to: 40 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dpscram' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_dpscram.vhd:12' bound to instance 'u_dpscram' of component 'mwfil_dpscram' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_udfifo.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mwfil_dpscram' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_dpscram.vhd:31]
	Parameter DATA bound to: 40 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dpscram' (6#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_dpscram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mwfil_udfifo' (7#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_udfifo.vhd:33]
	Parameter HASENABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_controller' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_controller.vhd:15' bound to instance 'u_controller' of component 'mwfil_controller' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chifcore.vhd:195]
INFO: [Synth 8-638] synthesizing module 'mwfil_controller' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_controller.vhd:38]
	Parameter HASENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_controller' (8#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_controller.vhd:38]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_udfifo' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_udfifo.vhd:14' bound to instance 'u_d2bfifo' of component 'mwfil_udfifo' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chifcore.vhd:219]
INFO: [Synth 8-638] synthesizing module 'mwfil_udfifo__parameterized1' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_udfifo.vhd:33]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter DATA bound to: 8 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dpscram' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_dpscram.vhd:12' bound to instance 'u_dpscram' of component 'mwfil_dpscram' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_udfifo.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mwfil_dpscram__parameterized1' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_dpscram.vhd:31]
	Parameter DATA bound to: 8 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dpscram__parameterized1' (8#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_dpscram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mwfil_udfifo__parameterized1' (8#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_udfifo.vhd:33]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dut2bus' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_dut2bus.vhd:13' bound to instance 'u_dut2bus' of component 'mwfil_dut2bus' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chifcore.vhd:236]
INFO: [Synth 8-638] synthesizing module 'mwfil_dut2bus' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_dut2bus.vhd:34]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 1 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_dut2bus.vhd:70]
WARNING: [Synth 8-3919] null assignment ignored [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_dut2bus.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'mwfil_dut2bus' (9#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_dut2bus.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'mwfil_chifcore' (10#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chifcore.vhd:42]
INFO: [Synth 8-3491] module 'stream_adapt_wrapper' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_wrapper.vhd:13' bound to instance 'u_dut' of component 'stream_adapt_wrapper' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chiftop.vhd:101]
INFO: [Synth 8-638] synthesizing module 'stream_adapt_wrapper' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_wrapper.vhd:23]
WARNING: [Synth 8-5640] Port 'ce_out' is missing in component declaration [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'stream_adapt' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/hdlsrc/stream_adaptation_model/stream_adapt.vhd:41' bound to instance 'u_stream_adapt' of component 'stream_adapt' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_wrapper.vhd:54]
INFO: [Synth 8-638] synthesizing module 'stream_adapt' [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/hdlsrc/stream_adaptation_model/stream_adapt.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'stream_adapt' (11#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/hdlsrc/stream_adaptation_model/stream_adapt.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'stream_adapt_wrapper' (12#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_wrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mwfil_chiftop' (13#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/mwfil_chiftop.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'stream_adapt_fil' (14#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.012 ; gain = 94.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.012 ; gain = 94.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.012 ; gain = 94.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1238.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [d:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [d:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.gen/sources_1/ip/simcycle_fifo/simcycle_fifo/simcycle_fifo_in_context.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
Finished Parsing XDC File [d:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.gen/sources_1/ip/simcycle_fifo/simcycle_fifo/simcycle_fifo_in_context.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
Parsing XDC File [d:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.gen/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'
Finished Parsing XDC File [d:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.gen/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'
Parsing XDC File [d:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.gen/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
Finished Parsing XDC File [d:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.gen/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
Parsing XDC File [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk' already exists, overwriting the previous clock with the same name. [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.xdc:1]
WARNING: [Vivado 12-2489] -period contains time 15.151515 which will be rounded to 15.152 to ensure it is an integer multiple of 1 picosecond [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.xdc:6]
WARNING: [Vivado 12-2489] -waveform contains time 7.575758 which will be rounded to 7.576 to ensure it is an integer multiple of 1 picosecond [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.xdc:6]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.xdc:7]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.xdc:7]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.xdc:8]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.xdc:8]
Finished Parsing XDC File [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/stream_adapt_fil_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/filsrc/stream_adapt_fil.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stream_adapt_fil_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stream_adapt_fil_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1364.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1364.891 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1364.891 ; gain = 221.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1364.891 ; gain = 221.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  d:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  d:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for u_clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1364.891 ; gain = 221.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'jtag_mac'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                  000000000000000
                 get_cmd |                  000000000000010 |                  000000000000010
              get_wr_len |                  000001000000000 |                  000000000000100
                 get_sim |                  000000000010000 |                  000000000001000
                      wr |                  000000000100000 |                  000000000010000
              get_rd_len |                  001000000000000 |                  000000001000000
                get_skip |                  000010000000000 |                  000000010000000
                exe_skip |                  000000001000000 |                  000000100000000
                rdbk_len |                  000000010000000 |                  000001000000000
                rdbk_dat |                  100000000000000 |                  000010000000000
                user_rst |                  010000000000000 |                  000000000000001
            ver_get_skip |                  000100000000000 |                  000100000000000
            ver_exe_skip |                  000000100000000 |                  001000000000000
            ver_rdbk_len |                  000000000000100 |                  010000000000000
            ver_rdbk_dat |                  000000000001000 |                  100000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'jtag_mac'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1364.891 ; gain = 221.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---RAMs : 
	              640 Bit	(16 X 40 bit)          RAMs := 1     
	              128 Bit	(16 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   40 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 2     
	  15 Input   15 Bit        Muxes := 6     
	  38 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 12    
	   2 Input   13 Bit        Muxes := 3     
	   3 Input   13 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 13    
	   2 Input   10 Bit        Muxes := 12    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1364.891 ; gain = 221.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------+--------------------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name      | RTL Object                                                               | Inference | Size (Depth x Width) | Primitives  | 
+-----------------+--------------------------------------------------------------------------+-----------+----------------------+-------------+
|stream_adapt_fil | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg | Implied   | 16 x 40              | RAM32M x 7	 | 
|stream_adapt_fil | u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg             | Implied   | 16 x 1               | RAM32M x 2	 | 
+-----------------+--------------------------------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sysclk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1364.891 ; gain = 221.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1403.840 ; gain = 260.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------+--------------------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name      | RTL Object                                                               | Inference | Size (Depth x Width) | Primitives  | 
+-----------------+--------------------------------------------------------------------------+-----------+----------------------+-------------+
|stream_adapt_fil | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg | Implied   | 16 x 40              | RAM32M x 7	 | 
|stream_adapt_fil | u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg             | Implied   | 16 x 1               | RAM32M x 2	 | 
+-----------------+--------------------------------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1413.508 ; gain = 270.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1413.508 ; gain = 270.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1413.508 ; gain = 270.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1413.508 ; gain = 270.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1413.508 ; gain = 270.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1413.508 ; gain = 270.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1413.508 ; gain = 270.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |jtag_mac_fifo |         2|
|3     |simcycle_fifo |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |clk_wiz_0_bbox        |     1|
|2     |jtag_mac_fifo_bbox    |     1|
|3     |jtag_mac_fifo_bbox_2_ |     1|
|4     |simcycle_fifo_bbox    |     1|
|5     |BSCANE2               |     1|
|6     |BUFG                  |     1|
|7     |CARRY4                |    32|
|8     |LUT1                  |    26|
|9     |LUT2                  |    39|
|10    |LUT3                  |    53|
|11    |LUT4                  |    75|
|12    |LUT5                  |    76|
|13    |LUT6                  |   151|
|14    |RAM32M                |     6|
|15    |FDCE                  |    28|
|16    |FDPE                  |     4|
|17    |FDRE                  |   366|
|18    |FDSE                  |     6|
|19    |IBUF                  |     1|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1413.508 ; gain = 270.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1413.508 ; gain = 143.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1413.508 ; gain = 270.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1418.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1422.348 ; gain = 278.941
INFO: [Common 17-1381] The checkpoint 'D:/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/fil_prj/fpgaproj/stream_adapt_fil.runs/synth_1/stream_adapt_fil.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stream_adapt_fil_utilization_synth.rpt -pb stream_adapt_fil_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  1 10:22:45 2021...
[Mon Feb  1 10:22:51 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:16 . Memory (MB): peak = 1145.863 ; gain = 0.000
# if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {  
#   error "ERROR: Synthesis failed" 
# }
# close_project
INFO: [Common 17-206] Exiting Vivado at Mon Feb  1 10:22:51 2021...
