# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698" \
"../../../../test10-2.srcs/sources_1/new/wrapper_rx_fifo.v" \
"../../../../test10-2.srcs/sources_1/new/wrapper_fifo_axi.v" \
"../../../../test10-2.srcs/sources_1/new/uart_rx.v" \
"../../../../test10-2.ip_user_files/bd/design_1/ip/design_1_wrapper_rx_fifo_0_0/sim/design_1_wrapper_rx_fifo_0_0.v" \
"../../../../test10-2.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" \
"../../../../test10-2.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../../test10-2.ip_user_files/bd/design_1/ip/design_1_wrapper_fifo_axi_0_1/sim/design_1_wrapper_fifo_axi_0_1.v" \
"../../../../test10-2.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../test10-2.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../test10-2.ip_user_files/bd/design_1/ip/design_1_uart_rx_0_0/sim/design_1_uart_rx_0_0.v" \
"../../../../test10-2.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../test10-2.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../test10-2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../test10-2.srcs/sim_1/new/tb_uart.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
