// Seed: 740762410
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7, id_8;
  always #(id_2) begin : LABEL_0
    begin : LABEL_0
      @(-1) begin : LABEL_0
        id_3 = id_6;
      end
    end
  end
  wire id_9;
endmodule
module module_1 (
    input uwire id_0,
    input tri   id_1,
    input wor   id_2
);
  always id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule : SymbolIdentifier
