Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  1 19:37:58 2025
| Host         : lillys_rog running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.194        0.000                      0                   46        0.236        0.000                      0                   46        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.194        0.000                      0                   46        0.236        0.000                      0                   46        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 clock_inst/div_hundred_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.704ns (21.067%)  route 2.638ns (78.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    clock_inst/CLK
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  clock_inst/div_hundred_reg[18]/Q
                         net (fo=2, routed)           0.881     6.483    clock_inst/div_hundred[18]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.607 r  clock_inst/div_hundred[19]_i_2/O
                         net (fo=1, routed)           0.950     7.557    clock_inst/div_hundred[19]_i_2_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  clock_inst/div_hundred[19]_i_1/O
                         net (fo=21, routed)          0.807     8.488    clock_inst/div_hundred[19]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.849    clock_inst/CLK
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[17]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    14.682    clock_inst/div_hundred_reg[17]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 clock_inst/div_hundred_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.704ns (21.067%)  route 2.638ns (78.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    clock_inst/CLK
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  clock_inst/div_hundred_reg[18]/Q
                         net (fo=2, routed)           0.881     6.483    clock_inst/div_hundred[18]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.607 r  clock_inst/div_hundred[19]_i_2/O
                         net (fo=1, routed)           0.950     7.557    clock_inst/div_hundred[19]_i_2_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  clock_inst/div_hundred[19]_i_1/O
                         net (fo=21, routed)          0.807     8.488    clock_inst/div_hundred[19]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.849    clock_inst/CLK
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[18]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    14.682    clock_inst/div_hundred_reg[18]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 clock_inst/div_hundred_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.704ns (21.067%)  route 2.638ns (78.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    clock_inst/CLK
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  clock_inst/div_hundred_reg[18]/Q
                         net (fo=2, routed)           0.881     6.483    clock_inst/div_hundred[18]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.607 r  clock_inst/div_hundred[19]_i_2/O
                         net (fo=1, routed)           0.950     7.557    clock_inst/div_hundred[19]_i_2_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  clock_inst/div_hundred[19]_i_1/O
                         net (fo=21, routed)          0.807     8.488    clock_inst/div_hundred[19]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.849    clock_inst/CLK
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[19]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    14.682    clock_inst/div_hundred_reg[19]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 clock_inst/div_hundred_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.704ns (22.388%)  route 2.440ns (77.612%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    clock_inst/CLK
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  clock_inst/div_hundred_reg[18]/Q
                         net (fo=2, routed)           0.881     6.483    clock_inst/div_hundred[18]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.607 r  clock_inst/div_hundred[19]_i_2/O
                         net (fo=1, routed)           0.950     7.557    clock_inst/div_hundred[19]_i_2_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  clock_inst/div_hundred[19]_i_1/O
                         net (fo=21, routed)          0.610     8.291    clock_inst/div_hundred[19]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  clock_inst/div_hundred_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    14.843    clock_inst/CLK
    SLICE_X64Y25         FDRE                                         r  clock_inst/div_hundred_reg[0]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.558    clock_inst/div_hundred_reg[0]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 clock_inst/div_hundred_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.704ns (21.978%)  route 2.499ns (78.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    clock_inst/CLK
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  clock_inst/div_hundred_reg[18]/Q
                         net (fo=2, routed)           0.881     6.483    clock_inst/div_hundred[18]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.607 r  clock_inst/div_hundred[19]_i_2/O
                         net (fo=1, routed)           0.950     7.557    clock_inst/div_hundred[19]_i_2_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  clock_inst/div_hundred[19]_i_1/O
                         net (fo=21, routed)          0.668     8.350    clock_inst/div_hundred[19]_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  clock_inst/div_hundred_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    clock_inst/CLK
    SLICE_X65Y28         FDRE                                         r  clock_inst/div_hundred_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    clock_inst/div_hundred_reg[13]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 clock_inst/div_hundred_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.704ns (21.978%)  route 2.499ns (78.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    clock_inst/CLK
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  clock_inst/div_hundred_reg[18]/Q
                         net (fo=2, routed)           0.881     6.483    clock_inst/div_hundred[18]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.607 r  clock_inst/div_hundred[19]_i_2/O
                         net (fo=1, routed)           0.950     7.557    clock_inst/div_hundred[19]_i_2_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  clock_inst/div_hundred[19]_i_1/O
                         net (fo=21, routed)          0.668     8.350    clock_inst/div_hundred[19]_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  clock_inst/div_hundred_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    clock_inst/CLK
    SLICE_X65Y28         FDRE                                         r  clock_inst/div_hundred_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    clock_inst/div_hundred_reg[14]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 clock_inst/div_hundred_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.704ns (21.978%)  route 2.499ns (78.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    clock_inst/CLK
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  clock_inst/div_hundred_reg[18]/Q
                         net (fo=2, routed)           0.881     6.483    clock_inst/div_hundred[18]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.607 r  clock_inst/div_hundred[19]_i_2/O
                         net (fo=1, routed)           0.950     7.557    clock_inst/div_hundred[19]_i_2_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  clock_inst/div_hundred[19]_i_1/O
                         net (fo=21, routed)          0.668     8.350    clock_inst/div_hundred[19]_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  clock_inst/div_hundred_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    clock_inst/CLK
    SLICE_X65Y28         FDRE                                         r  clock_inst/div_hundred_reg[15]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    clock_inst/div_hundred_reg[15]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 clock_inst/div_hundred_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.704ns (21.978%)  route 2.499ns (78.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    clock_inst/CLK
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  clock_inst/div_hundred_reg[18]/Q
                         net (fo=2, routed)           0.881     6.483    clock_inst/div_hundred[18]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.607 r  clock_inst/div_hundred[19]_i_2/O
                         net (fo=1, routed)           0.950     7.557    clock_inst/div_hundred[19]_i_2_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  clock_inst/div_hundred[19]_i_1/O
                         net (fo=21, routed)          0.668     8.350    clock_inst/div_hundred[19]_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  clock_inst/div_hundred_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    clock_inst/CLK
    SLICE_X65Y28         FDRE                                         r  clock_inst/div_hundred_reg[16]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    clock_inst/div_hundred_reg[16]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 clock_inst/div_hundred_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.704ns (22.388%)  route 2.440ns (77.612%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    clock_inst/CLK
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  clock_inst/div_hundred_reg[18]/Q
                         net (fo=2, routed)           0.881     6.483    clock_inst/div_hundred[18]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.607 r  clock_inst/div_hundred[19]_i_2/O
                         net (fo=1, routed)           0.950     7.557    clock_inst/div_hundred[19]_i_2_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  clock_inst/div_hundred[19]_i_1/O
                         net (fo=21, routed)          0.610     8.291    clock_inst/div_hundred[19]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  clock_inst/div_hundred_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    14.843    clock_inst/CLK
    SLICE_X65Y25         FDRE                                         r  clock_inst/div_hundred_reg[1]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.429    14.653    clock_inst/div_hundred_reg[1]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 clock_inst/div_hundred_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.704ns (22.388%)  route 2.440ns (77.612%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    clock_inst/CLK
    SLICE_X65Y29         FDRE                                         r  clock_inst/div_hundred_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  clock_inst/div_hundred_reg[18]/Q
                         net (fo=2, routed)           0.881     6.483    clock_inst/div_hundred[18]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.607 r  clock_inst/div_hundred[19]_i_2/O
                         net (fo=1, routed)           0.950     7.557    clock_inst/div_hundred[19]_i_2_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  clock_inst/div_hundred[19]_i_1/O
                         net (fo=21, routed)          0.610     8.291    clock_inst/div_hundred[19]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  clock_inst/div_hundred_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    14.843    clock_inst/CLK
    SLICE_X65Y25         FDRE                                         r  clock_inst/div_hundred_reg[2]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.429    14.653    clock_inst/div_hundred_reg[2]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 mod4/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod4/digit_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.208ns (56.659%)  route 0.159ns (43.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.466    mod4/CLK
    SLICE_X64Y26         FDRE                                         r  mod4/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  mod4/digit_sel_reg[0]/Q
                         net (fo=6, routed)           0.159     1.789    mod4/digit_sel[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.044     1.833 r  mod4/digit_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    mod4/digit_sel[1]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  mod4/digit_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.978    mod4/CLK
    SLICE_X64Y26         FDRE                                         r  mod4/digit_sel_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131     1.597    mod4/digit_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mod4/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod4/digit_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.777%)  route 0.159ns (43.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.466    mod4/CLK
    SLICE_X64Y26         FDRE                                         r  mod4/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  mod4/digit_sel_reg[0]/Q
                         net (fo=6, routed)           0.159     1.789    mod4/digit_sel[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.834 r  mod4/digit_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    mod4/digit_sel[0]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  mod4/digit_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.978    mod4/CLK
    SLICE_X64Y26         FDRE                                         r  mod4/digit_sel_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.121     1.587    mod4/digit_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mod2/stable_btnS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod2/prev_btnS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.538%)  route 0.154ns (48.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.466    mod2/CLK
    SLICE_X64Y26         FDRE                                         r  mod2/stable_btnS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  mod2/stable_btnS_reg/Q
                         net (fo=3, routed)           0.154     1.784    mod2/stable_btnS_reg_n_0
    SLICE_X64Y26         FDRE                                         r  mod2/prev_btnS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.978    mod2/CLK
    SLICE_X64Y26         FDRE                                         r  mod2/prev_btnS_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.063     1.529    mod2/prev_btnS_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_inst/div_hundred_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    clock_inst/CLK
    SLICE_X65Y27         FDRE                                         r  clock_inst/div_hundred_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clock_inst/div_hundred_reg[12]/Q
                         net (fo=2, routed)           0.117     1.726    clock_inst/div_hundred[12]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clock_inst/div_hundred0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.834    clock_inst/div_hundred0_carry__1_n_4
    SLICE_X65Y27         FDRE                                         r  clock_inst/div_hundred_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    clock_inst/CLK
    SLICE_X65Y27         FDRE                                         r  clock_inst/div_hundred_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    clock_inst/div_hundred_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_inst/div_hundred_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    clock_inst/CLK
    SLICE_X65Y28         FDRE                                         r  clock_inst/div_hundred_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clock_inst/div_hundred_reg[16]/Q
                         net (fo=2, routed)           0.117     1.726    clock_inst/div_hundred[16]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clock_inst/div_hundred0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.834    clock_inst/div_hundred0_carry__2_n_4
    SLICE_X65Y28         FDRE                                         r  clock_inst/div_hundred_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.981    clock_inst/CLK
    SLICE_X65Y28         FDRE                                         r  clock_inst/div_hundred_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    clock_inst/div_hundred_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_inst/div_hundred_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.582     1.465    clock_inst/CLK
    SLICE_X65Y25         FDRE                                         r  clock_inst/div_hundred_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clock_inst/div_hundred_reg[4]/Q
                         net (fo=2, routed)           0.117     1.723    clock_inst/div_hundred[4]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  clock_inst/div_hundred0_carry/O[3]
                         net (fo=1, routed)           0.000     1.831    clock_inst/div_hundred0_carry_n_4
    SLICE_X65Y25         FDRE                                         r  clock_inst/div_hundred_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.850     1.977    clock_inst/CLK
    SLICE_X65Y25         FDRE                                         r  clock_inst/div_hundred_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    clock_inst/div_hundred_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_inst/div_hundred_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.582     1.465    clock_inst/CLK
    SLICE_X64Y25         FDRE                                         r  clock_inst/div_hundred_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  clock_inst/div_hundred_reg[0]/Q
                         net (fo=3, routed)           0.175     1.804    clock_inst/div_hundred[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.849 r  clock_inst/div_hundred[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    clock_inst/div_hundred[0]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  clock_inst/div_hundred_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.850     1.977    clock_inst/CLK
    SLICE_X64Y25         FDRE                                         r  clock_inst/div_hundred_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.120     1.585    clock_inst/div_hundred_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_inst/div_hundred_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.466    clock_inst/CLK
    SLICE_X65Y26         FDRE                                         r  clock_inst/div_hundred_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clock_inst/div_hundred_reg[8]/Q
                         net (fo=2, routed)           0.120     1.727    clock_inst/div_hundred[8]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  clock_inst/div_hundred0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.835    clock_inst/div_hundred0_carry__0_n_4
    SLICE_X65Y26         FDRE                                         r  clock_inst/div_hundred_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.978    clock_inst/CLK
    SLICE_X65Y26         FDRE                                         r  clock_inst/div_hundred_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    clock_inst/div_hundred_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_inst/div_hundred_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    clock_inst/CLK
    SLICE_X65Y27         FDRE                                         r  clock_inst/div_hundred_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clock_inst/div_hundred_reg[9]/Q
                         net (fo=2, routed)           0.116     1.725    clock_inst/div_hundred[9]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  clock_inst/div_hundred0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.840    clock_inst/div_hundred0_carry__1_n_7
    SLICE_X65Y27         FDRE                                         r  clock_inst/div_hundred_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    clock_inst/CLK
    SLICE_X65Y27         FDRE                                         r  clock_inst/div_hundred_reg[9]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    clock_inst/div_hundred_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_inst/div_hundred_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/div_hundred_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    clock_inst/CLK
    SLICE_X65Y27         FDRE                                         r  clock_inst/div_hundred_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clock_inst/div_hundred_reg[11]/Q
                         net (fo=2, routed)           0.120     1.730    clock_inst/div_hundred[11]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  clock_inst/div_hundred0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.841    clock_inst/div_hundred0_carry__1_n_5
    SLICE_X65Y27         FDRE                                         r  clock_inst/div_hundred_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    clock_inst/CLK
    SLICE_X65Y27         FDRE                                         r  clock_inst/div_hundred_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    clock_inst/div_hundred_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   clock_inst/display_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   clock_inst/div_hundred_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   clock_inst/div_hundred_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   clock_inst/div_hundred_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   clock_inst/div_hundred_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   clock_inst/div_hundred_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   clock_inst/div_hundred_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   clock_inst/div_hundred_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   clock_inst/div_hundred_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   clock_inst/display_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   clock_inst/display_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   clock_inst/div_hundred_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   clock_inst/div_hundred_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   clock_inst/div_hundred_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   clock_inst/div_hundred_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   clock_inst/div_hundred_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   clock_inst/div_hundred_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   clock_inst/div_hundred_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   clock_inst/div_hundred_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   clock_inst/display_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   clock_inst/display_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   clock_inst/div_hundred_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   clock_inst/div_hundred_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   clock_inst/div_hundred_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   clock_inst/div_hundred_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   clock_inst/div_hundred_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   clock_inst/div_hundred_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   clock_inst/div_hundred_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   clock_inst/div_hundred_reg[12]/C



