Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Tue Dec 11 23:04:44 2018
| Host             : Neuromancer running 64-bit Ubuntu 18.04.1 LTS
| Command          : report_power -file lenetSynthMatlab_power_routed.rpt -pb lenetSynthMatlab_power_summary_routed.pb -rpx lenetSynthMatlab_power_routed.rpx
| Design           : lenetSynthMatlab
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.121        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.032        |
| Device Static (W)        | 0.089        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.003 |     7416 |       --- |             --- |
|   LUT as Logic           |     0.003 |     4100 |     63400 |            6.47 |
|   CARRY4                 |    <0.001 |      247 |     15850 |            1.56 |
|   LUT as Distributed RAM |    <0.001 |      224 |     19000 |            1.18 |
|   Register               |    <0.001 |     1844 |    126800 |            1.45 |
|   F7/F8 Muxes            |    <0.001 |        5 |     63400 |           <0.01 |
|   Others                 |     0.000 |      391 |       --- |             --- |
| Signals                  |     0.005 |     7135 |       --- |             --- |
| Block RAM                |     0.022 |      112 |       135 |           82.96 |
| DSPs                     |     0.001 |       16 |       240 |            6.67 |
| Static Power             |     0.089 |          |           |                 |
| Total                    |     0.121 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.048 |       0.030 |      0.018 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.002 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |           100.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------+-----------+
| Name                                                | Power (W) |
+-----------------------------------------------------+-----------+
| lenetSynthMatlab                                    |     0.032 |
|   b_pool2ActivationMap_U                            |    <0.001 |
|     lenetSynthMatlab_rcU_ram_U                      |    <0.001 |
|   biasConv1_U                                       |    <0.001 |
|     lenetSynthMatlab_cud_rom_U                      |    <0.001 |
|   biasConv2_U                                       |    <0.001 |
|     lenetSynthMatlab_eOg_rom_U                      |    <0.001 |
|   biasFC2_U                                         |    <0.001 |
|     lenetSynthMatlab_jbC_rom_U                      |    <0.001 |
|   biasFC3_U                                         |    <0.001 |
|     lenetSynthMatlab_lbW_rom_U                      |    <0.001 |
|   conv1ActivationMap_U                              |     0.002 |
|     lenetSynthMatlab_ncg_ram_U                      |     0.002 |
|   conv2ActivationMap_U                              |    <0.001 |
|     lenetSynthMatlab_sc4_ram_U                      |    <0.001 |
|   d_relu3ActivationMap_U                            |    <0.001 |
|     lenetSynthMatlab_CeG_ram_U                      |    <0.001 |
|   fc1ActivationMap_U                                |    <0.001 |
|     lenetSynthMatlab_zec_ram_U                      |    <0.001 |
|   fv10_U                                            |    <0.001 |
|     lenetSynthMatlab_pcA_ram_U                      |    <0.001 |
|       ram_reg_0_15_0_0                              |    <0.001 |
|       ram_reg_0_15_0_0__0                           |    <0.001 |
|       ram_reg_0_15_0_0__1                           |    <0.001 |
|       ram_reg_0_15_0_0__10                          |    <0.001 |
|       ram_reg_0_15_0_0__11                          |    <0.001 |
|       ram_reg_0_15_0_0__12                          |    <0.001 |
|       ram_reg_0_15_0_0__13                          |    <0.001 |
|       ram_reg_0_15_0_0__14                          |    <0.001 |
|       ram_reg_0_15_0_0__15                          |    <0.001 |
|       ram_reg_0_15_0_0__16                          |    <0.001 |
|       ram_reg_0_15_0_0__17                          |    <0.001 |
|       ram_reg_0_15_0_0__18                          |    <0.001 |
|       ram_reg_0_15_0_0__19                          |    <0.001 |
|       ram_reg_0_15_0_0__2                           |    <0.001 |
|       ram_reg_0_15_0_0__20                          |    <0.001 |
|       ram_reg_0_15_0_0__21                          |    <0.001 |
|       ram_reg_0_15_0_0__22                          |    <0.001 |
|       ram_reg_0_15_0_0__23                          |    <0.001 |
|       ram_reg_0_15_0_0__24                          |    <0.001 |
|       ram_reg_0_15_0_0__25                          |    <0.001 |
|       ram_reg_0_15_0_0__26                          |    <0.001 |
|       ram_reg_0_15_0_0__27                          |    <0.001 |
|       ram_reg_0_15_0_0__28                          |    <0.001 |
|       ram_reg_0_15_0_0__29                          |    <0.001 |
|       ram_reg_0_15_0_0__3                           |    <0.001 |
|       ram_reg_0_15_0_0__30                          |    <0.001 |
|       ram_reg_0_15_0_0__31                          |    <0.001 |
|       ram_reg_0_15_0_0__32                          |    <0.001 |
|       ram_reg_0_15_0_0__33                          |    <0.001 |
|       ram_reg_0_15_0_0__34                          |    <0.001 |
|       ram_reg_0_15_0_0__35                          |    <0.001 |
|       ram_reg_0_15_0_0__36                          |    <0.001 |
|       ram_reg_0_15_0_0__37                          |    <0.001 |
|       ram_reg_0_15_0_0__38                          |    <0.001 |
|       ram_reg_0_15_0_0__39                          |    <0.001 |
|       ram_reg_0_15_0_0__4                           |    <0.001 |
|       ram_reg_0_15_0_0__40                          |    <0.001 |
|       ram_reg_0_15_0_0__41                          |    <0.001 |
|       ram_reg_0_15_0_0__42                          |    <0.001 |
|       ram_reg_0_15_0_0__43                          |    <0.001 |
|       ram_reg_0_15_0_0__44                          |    <0.001 |
|       ram_reg_0_15_0_0__45                          |    <0.001 |
|       ram_reg_0_15_0_0__46                          |    <0.001 |
|       ram_reg_0_15_0_0__47                          |    <0.001 |
|       ram_reg_0_15_0_0__48                          |    <0.001 |
|       ram_reg_0_15_0_0__49                          |    <0.001 |
|       ram_reg_0_15_0_0__5                           |    <0.001 |
|       ram_reg_0_15_0_0__50                          |    <0.001 |
|       ram_reg_0_15_0_0__51                          |    <0.001 |
|       ram_reg_0_15_0_0__52                          |    <0.001 |
|       ram_reg_0_15_0_0__53                          |    <0.001 |
|       ram_reg_0_15_0_0__54                          |    <0.001 |
|       ram_reg_0_15_0_0__55                          |    <0.001 |
|       ram_reg_0_15_0_0__56                          |    <0.001 |
|       ram_reg_0_15_0_0__57                          |    <0.001 |
|       ram_reg_0_15_0_0__58                          |    <0.001 |
|       ram_reg_0_15_0_0__59                          |    <0.001 |
|       ram_reg_0_15_0_0__6                           |    <0.001 |
|       ram_reg_0_15_0_0__60                          |    <0.001 |
|       ram_reg_0_15_0_0__61                          |    <0.001 |
|       ram_reg_0_15_0_0__62                          |    <0.001 |
|       ram_reg_0_15_0_0__7                           |    <0.001 |
|       ram_reg_0_15_0_0__8                           |    <0.001 |
|       ram_reg_0_15_0_0__9                           |    <0.001 |
|   fv11_U                                            |    <0.001 |
|     lenetSynthMatlab_qcK_ram_U                      |    <0.001 |
|       ram_reg_0_7_0_0                               |    <0.001 |
|       ram_reg_0_7_10_10                             |    <0.001 |
|       ram_reg_0_7_11_11                             |    <0.001 |
|       ram_reg_0_7_12_12                             |    <0.001 |
|       ram_reg_0_7_13_13                             |    <0.001 |
|       ram_reg_0_7_14_14                             |    <0.001 |
|       ram_reg_0_7_15_15                             |    <0.001 |
|       ram_reg_0_7_16_16                             |    <0.001 |
|       ram_reg_0_7_17_17                             |    <0.001 |
|       ram_reg_0_7_18_18                             |    <0.001 |
|       ram_reg_0_7_19_19                             |    <0.001 |
|       ram_reg_0_7_1_1                               |    <0.001 |
|       ram_reg_0_7_20_20                             |    <0.001 |
|       ram_reg_0_7_21_21                             |    <0.001 |
|       ram_reg_0_7_22_22                             |    <0.001 |
|       ram_reg_0_7_23_23                             |    <0.001 |
|       ram_reg_0_7_24_24                             |    <0.001 |
|       ram_reg_0_7_25_25                             |    <0.001 |
|       ram_reg_0_7_26_26                             |    <0.001 |
|       ram_reg_0_7_27_27                             |    <0.001 |
|       ram_reg_0_7_28_28                             |    <0.001 |
|       ram_reg_0_7_29_29                             |    <0.001 |
|       ram_reg_0_7_2_2                               |    <0.001 |
|       ram_reg_0_7_30_30                             |    <0.001 |
|       ram_reg_0_7_31_31                             |    <0.001 |
|       ram_reg_0_7_3_3                               |    <0.001 |
|       ram_reg_0_7_4_4                               |    <0.001 |
|       ram_reg_0_7_5_5                               |    <0.001 |
|       ram_reg_0_7_6_6                               |    <0.001 |
|       ram_reg_0_7_7_7                               |    <0.001 |
|       ram_reg_0_7_8_8                               |    <0.001 |
|       ram_reg_0_7_9_9                               |    <0.001 |
|   fv12_U                                            |    <0.001 |
|     lenetSynthMatlab_udo_ram_U                      |    <0.001 |
|   fv13_U                                            |    <0.001 |
|     lenetSynthMatlab_vdy_ram_U                      |    <0.001 |
|       ram_reg_0_15_0_0                              |    <0.001 |
|       ram_reg_0_15_0_0__0                           |    <0.001 |
|       ram_reg_0_15_0_0__1                           |    <0.001 |
|       ram_reg_0_15_0_0__10                          |    <0.001 |
|       ram_reg_0_15_0_0__11                          |    <0.001 |
|       ram_reg_0_15_0_0__12                          |    <0.001 |
|       ram_reg_0_15_0_0__13                          |    <0.001 |
|       ram_reg_0_15_0_0__14                          |    <0.001 |
|       ram_reg_0_15_0_0__15                          |    <0.001 |
|       ram_reg_0_15_0_0__16                          |    <0.001 |
|       ram_reg_0_15_0_0__17                          |    <0.001 |
|       ram_reg_0_15_0_0__18                          |    <0.001 |
|       ram_reg_0_15_0_0__19                          |    <0.001 |
|       ram_reg_0_15_0_0__2                           |    <0.001 |
|       ram_reg_0_15_0_0__20                          |    <0.001 |
|       ram_reg_0_15_0_0__21                          |    <0.001 |
|       ram_reg_0_15_0_0__22                          |    <0.001 |
|       ram_reg_0_15_0_0__23                          |    <0.001 |
|       ram_reg_0_15_0_0__24                          |    <0.001 |
|       ram_reg_0_15_0_0__25                          |    <0.001 |
|       ram_reg_0_15_0_0__26                          |    <0.001 |
|       ram_reg_0_15_0_0__27                          |    <0.001 |
|       ram_reg_0_15_0_0__28                          |    <0.001 |
|       ram_reg_0_15_0_0__29                          |    <0.001 |
|       ram_reg_0_15_0_0__3                           |    <0.001 |
|       ram_reg_0_15_0_0__30                          |    <0.001 |
|       ram_reg_0_15_0_0__31                          |    <0.001 |
|       ram_reg_0_15_0_0__32                          |    <0.001 |
|       ram_reg_0_15_0_0__33                          |    <0.001 |
|       ram_reg_0_15_0_0__34                          |    <0.001 |
|       ram_reg_0_15_0_0__35                          |    <0.001 |
|       ram_reg_0_15_0_0__36                          |    <0.001 |
|       ram_reg_0_15_0_0__37                          |    <0.001 |
|       ram_reg_0_15_0_0__38                          |    <0.001 |
|       ram_reg_0_15_0_0__39                          |    <0.001 |
|       ram_reg_0_15_0_0__4                           |    <0.001 |
|       ram_reg_0_15_0_0__40                          |    <0.001 |
|       ram_reg_0_15_0_0__41                          |    <0.001 |
|       ram_reg_0_15_0_0__42                          |    <0.001 |
|       ram_reg_0_15_0_0__43                          |    <0.001 |
|       ram_reg_0_15_0_0__44                          |    <0.001 |
|       ram_reg_0_15_0_0__45                          |    <0.001 |
|       ram_reg_0_15_0_0__46                          |    <0.001 |
|       ram_reg_0_15_0_0__47                          |    <0.001 |
|       ram_reg_0_15_0_0__48                          |    <0.001 |
|       ram_reg_0_15_0_0__49                          |    <0.001 |
|       ram_reg_0_15_0_0__5                           |    <0.001 |
|       ram_reg_0_15_0_0__50                          |    <0.001 |
|       ram_reg_0_15_0_0__51                          |    <0.001 |
|       ram_reg_0_15_0_0__52                          |    <0.001 |
|       ram_reg_0_15_0_0__53                          |    <0.001 |
|       ram_reg_0_15_0_0__54                          |    <0.001 |
|       ram_reg_0_15_0_0__55                          |    <0.001 |
|       ram_reg_0_15_0_0__56                          |    <0.001 |
|       ram_reg_0_15_0_0__57                          |    <0.001 |
|       ram_reg_0_15_0_0__58                          |    <0.001 |
|       ram_reg_0_15_0_0__59                          |    <0.001 |
|       ram_reg_0_15_0_0__6                           |    <0.001 |
|       ram_reg_0_15_0_0__60                          |    <0.001 |
|       ram_reg_0_15_0_0__61                          |    <0.001 |
|       ram_reg_0_15_0_0__62                          |    <0.001 |
|       ram_reg_0_15_0_0__7                           |    <0.001 |
|       ram_reg_0_15_0_0__8                           |    <0.001 |
|       ram_reg_0_15_0_0__9                           |    <0.001 |
|   fv14_U                                            |    <0.001 |
|     lenetSynthMatlab_wdI_ram_U                      |    <0.001 |
|       ram_reg_0_7_0_0                               |    <0.001 |
|       ram_reg_0_7_10_10                             |    <0.001 |
|       ram_reg_0_7_11_11                             |    <0.001 |
|       ram_reg_0_7_12_12                             |    <0.001 |
|       ram_reg_0_7_13_13                             |    <0.001 |
|       ram_reg_0_7_14_14                             |    <0.001 |
|       ram_reg_0_7_15_15                             |    <0.001 |
|       ram_reg_0_7_16_16                             |    <0.001 |
|       ram_reg_0_7_17_17                             |    <0.001 |
|       ram_reg_0_7_18_18                             |    <0.001 |
|       ram_reg_0_7_19_19                             |    <0.001 |
|       ram_reg_0_7_1_1                               |    <0.001 |
|       ram_reg_0_7_20_20                             |    <0.001 |
|       ram_reg_0_7_21_21                             |    <0.001 |
|       ram_reg_0_7_22_22                             |    <0.001 |
|       ram_reg_0_7_23_23                             |    <0.001 |
|       ram_reg_0_7_24_24                             |    <0.001 |
|       ram_reg_0_7_25_25                             |    <0.001 |
|       ram_reg_0_7_26_26                             |    <0.001 |
|       ram_reg_0_7_27_27                             |    <0.001 |
|       ram_reg_0_7_28_28                             |    <0.001 |
|       ram_reg_0_7_29_29                             |    <0.001 |
|       ram_reg_0_7_2_2                               |    <0.001 |
|       ram_reg_0_7_30_30                             |    <0.001 |
|       ram_reg_0_7_31_31                             |    <0.001 |
|       ram_reg_0_7_3_3                               |    <0.001 |
|       ram_reg_0_7_4_4                               |    <0.001 |
|       ram_reg_0_7_5_5                               |    <0.001 |
|       ram_reg_0_7_6_6                               |    <0.001 |
|       ram_reg_0_7_7_7                               |    <0.001 |
|       ram_reg_0_7_8_8                               |    <0.001 |
|       ram_reg_0_7_9_9                               |    <0.001 |
|   fv15_U                                            |    <0.001 |
|     lenetSynthMatlab_yd2_ram_U                      |    <0.001 |
|   fv16_U                                            |    <0.001 |
|     lenetSynthMatlab_Aem_ram_U                      |    <0.001 |
|       ram_reg_0_15_0_0                              |    <0.001 |
|       ram_reg_0_15_10_10                            |    <0.001 |
|       ram_reg_0_15_11_11                            |    <0.001 |
|       ram_reg_0_15_12_12                            |    <0.001 |
|       ram_reg_0_15_13_13                            |    <0.001 |
|       ram_reg_0_15_14_14                            |    <0.001 |
|       ram_reg_0_15_15_15                            |    <0.001 |
|       ram_reg_0_15_16_16                            |    <0.001 |
|       ram_reg_0_15_17_17                            |    <0.001 |
|       ram_reg_0_15_18_18                            |    <0.001 |
|       ram_reg_0_15_19_19                            |    <0.001 |
|       ram_reg_0_15_1_1                              |    <0.001 |
|       ram_reg_0_15_20_20                            |    <0.001 |
|       ram_reg_0_15_21_21                            |    <0.001 |
|       ram_reg_0_15_22_22                            |    <0.001 |
|       ram_reg_0_15_23_23                            |    <0.001 |
|       ram_reg_0_15_24_24                            |    <0.001 |
|       ram_reg_0_15_25_25                            |    <0.001 |
|       ram_reg_0_15_26_26                            |    <0.001 |
|       ram_reg_0_15_27_27                            |    <0.001 |
|       ram_reg_0_15_28_28                            |    <0.001 |
|       ram_reg_0_15_29_29                            |    <0.001 |
|       ram_reg_0_15_2_2                              |    <0.001 |
|       ram_reg_0_15_30_30                            |    <0.001 |
|       ram_reg_0_15_31_31                            |    <0.001 |
|       ram_reg_0_15_3_3                              |    <0.001 |
|       ram_reg_0_15_4_4                              |    <0.001 |
|       ram_reg_0_15_5_5                              |    <0.001 |
|       ram_reg_0_15_6_6                              |    <0.001 |
|       ram_reg_0_15_7_7                              |    <0.001 |
|       ram_reg_0_15_8_8                              |    <0.001 |
|       ram_reg_0_15_9_9                              |    <0.001 |
|   grp_c_sum_fu_1398                                 |    <0.001 |
|     lenetSynthMatlab_bkb_U5                         |    <0.001 |
|       lenetSynthMatlab_ap_fadd_0_full_dsp_32_u      |    <0.001 |
|         U0                                          |    <0.001 |
|           i_synth                                   |    <0.001 |
|             ADDSUB_OP.ADDSUB                        |    <0.001 |
|               SPEED_OP.DSP.OP                       |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD              |    <0.001 |
|                   DSP2                              |    <0.001 |
|                   ZERO_14_DET.CARRY_MUX             |    <0.001 |
|                   ZERO_14_DET.ZERO_DET              |    <0.001 |
|                     CARRY_ZERO_DET                  |    <0.001 |
|                 DSP48E1_BODY.EXP                    |    <0.001 |
|                   COND_DET_A                        |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET    |    <0.001 |
|                       CARRY_ZERO_DET                |    <0.001 |
|                   COND_DET_B                        |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET    |    <0.001 |
|                       CARRY_ZERO_DET                |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                |    <0.001 |
|                   NUMB_CMP                          |    <0.001 |
|                     NOT_FAST.CMP                    |    <0.001 |
|                       C_CHAIN                       |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD         |    <0.001 |
|                 DSP48E1_BODY.NORM_RND               |    <0.001 |
|                   FULL_USAGE_DSP.LOD                |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND          |    <0.001 |
|   grp_d_sum_fu_1410                                 |    <0.001 |
|     lenetSynthMatlab_bkb_U8                         |    <0.001 |
|       lenetSynthMatlab_ap_fadd_0_full_dsp_32_u      |    <0.001 |
|         U0                                          |    <0.001 |
|           i_synth                                   |    <0.001 |
|             ADDSUB_OP.ADDSUB                        |    <0.001 |
|               SPEED_OP.DSP.OP                       |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD              |    <0.001 |
|                   DSP2                              |    <0.001 |
|                   ZERO_14_DET.CARRY_MUX             |    <0.001 |
|                   ZERO_14_DET.ZERO_DET              |    <0.001 |
|                     CARRY_ZERO_DET                  |    <0.001 |
|                 DSP48E1_BODY.EXP                    |    <0.001 |
|                   COND_DET_A                        |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET    |    <0.001 |
|                       CARRY_ZERO_DET                |    <0.001 |
|                   COND_DET_B                        |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET    |    <0.001 |
|                       CARRY_ZERO_DET                |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                |    <0.001 |
|                   NUMB_CMP                          |    <0.001 |
|                     NOT_FAST.CMP                    |    <0.001 |
|                       C_CHAIN                       |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD         |    <0.001 |
|                 DSP48E1_BODY.NORM_RND               |    <0.001 |
|                   FULL_USAGE_DSP.LOD                |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND          |    <0.001 |
|   grp_f_sum_fu_1404                                 |    <0.001 |
|     lenetSynthMatlab_bkb_U11                        |    <0.001 |
|       lenetSynthMatlab_ap_fadd_0_full_dsp_32_u      |    <0.001 |
|         U0                                          |    <0.001 |
|           i_synth                                   |    <0.001 |
|             ADDSUB_OP.ADDSUB                        |    <0.001 |
|               SPEED_OP.DSP.OP                       |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD              |    <0.001 |
|                   DSP2                              |    <0.001 |
|                   ZERO_14_DET.CARRY_MUX             |    <0.001 |
|                   ZERO_14_DET.ZERO_DET              |    <0.001 |
|                     CARRY_ZERO_DET                  |    <0.001 |
|                 DSP48E1_BODY.EXP                    |    <0.001 |
|                   COND_DET_A                        |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET    |    <0.001 |
|                       CARRY_ZERO_DET                |    <0.001 |
|                   COND_DET_B                        |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET    |    <0.001 |
|                       CARRY_ZERO_DET                |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                |    <0.001 |
|                   NUMB_CMP                          |    <0.001 |
|                     NOT_FAST.CMP                    |    <0.001 |
|                       C_CHAIN                       |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD         |    <0.001 |
|                 DSP48E1_BODY.NORM_RND               |    <0.001 |
|                   FULL_USAGE_DSP.LOD                |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND          |    <0.001 |
|   grp_g_sum_fu_1416                                 |    <0.001 |
|     lenetSynthMatlab_bkb_U14                        |    <0.001 |
|       lenetSynthMatlab_ap_fadd_0_full_dsp_32_u      |    <0.001 |
|         U0                                          |    <0.001 |
|           i_synth                                   |    <0.001 |
|             ADDSUB_OP.ADDSUB                        |    <0.001 |
|               SPEED_OP.DSP.OP                       |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD              |    <0.001 |
|                   DSP2                              |    <0.001 |
|                   ZERO_14_DET.CARRY_MUX             |    <0.001 |
|                   ZERO_14_DET.ZERO_DET              |    <0.001 |
|                     CARRY_ZERO_DET                  |    <0.001 |
|                 DSP48E1_BODY.EXP                    |    <0.001 |
|                   COND_DET_A                        |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET    |    <0.001 |
|                       CARRY_ZERO_DET                |    <0.001 |
|                   COND_DET_B                        |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET    |    <0.001 |
|                       CARRY_ZERO_DET                |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                |    <0.001 |
|                   NUMB_CMP                          |    <0.001 |
|                     NOT_FAST.CMP                    |    <0.001 |
|                       C_CHAIN                       |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD         |    <0.001 |
|                 DSP48E1_BODY.NORM_RND               |    <0.001 |
|                   FULL_USAGE_DSP.LOD                |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND          |    <0.001 |
|   grp_sum_fu_1422                                   |    <0.001 |
|     lenetSynthMatlab_bkb_U1                         |    <0.001 |
|       lenetSynthMatlab_ap_fadd_0_full_dsp_32_u      |    <0.001 |
|         U0                                          |    <0.001 |
|           i_synth                                   |    <0.001 |
|             ADDSUB_OP.ADDSUB                        |    <0.001 |
|               SPEED_OP.DSP.OP                       |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD              |    <0.001 |
|                   DSP2                              |    <0.001 |
|                   ZERO_14_DET.CARRY_MUX             |    <0.001 |
|                   ZERO_14_DET.ZERO_DET              |    <0.001 |
|                     CARRY_ZERO_DET                  |    <0.001 |
|                 DSP48E1_BODY.EXP                    |    <0.001 |
|                   COND_DET_A                        |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET    |    <0.001 |
|                       CARRY_ZERO_DET                |    <0.001 |
|                   COND_DET_B                        |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET    |    <0.001 |
|                       CARRY_ZERO_DET                |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                |    <0.001 |
|                   NUMB_CMP                          |    <0.001 |
|                     NOT_FAST.CMP                    |    <0.001 |
|                       C_CHAIN                       |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD         |    <0.001 |
|                 DSP48E1_BODY.NORM_RND               |    <0.001 |
|                   FULL_USAGE_DSP.LOD                |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND          |    <0.001 |
|   lenetSynthMatlab_DeQ_U18                          |    <0.001 |
|     lenetSynthMatlab_ap_fmul_0_max_dsp_32_u         |    <0.001 |
|       U0                                            |    <0.001 |
|         i_synth                                     |    <0.001 |
|           MULT.OP                                   |    <0.001 |
|             EXP                                     |    <0.001 |
|               COND_DET_A                            |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET        |    <0.001 |
|                   CARRY_ZERO_DET                    |    <0.001 |
|               COND_DET_B                            |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET        |    <0.001 |
|                   CARRY_ZERO_DET                    |    <0.001 |
|               EXP_ADD.C_CHAIN                       |    <0.001 |
|             MULT                                    |    <0.001 |
|               DSP48E1_SPD_SGL_VARIANT.FIX_MULT      |    <0.001 |
|                 DSP1                                |    <0.001 |
|                 DSP2                                |    <0.001 |
|             R_AND_R                                 |    <0.001 |
|               LAT_OPT.FULL.R_AND_R                  |    <0.001 |
|                 DSP48E1_SGL_EXP_IP.OLD_ADD.ADD      |    <0.001 |
|   lenetSynthMatlab_Ee0_U19                          |    <0.001 |
|     lenetSynthMatlab_ap_uitofp_0_no_dsp_32_u        |    <0.001 |
|       U0                                            |    <0.001 |
|         i_synth                                     |    <0.001 |
|           FIX_TO_FLT_OP.SPD.OP                      |    <0.001 |
|             FIXED_DATA_SIGNED.M_ABS                 |    <0.001 |
|             LZE                                     |    <0.001 |
|               ZERO_DET_CC_1                         |    <0.001 |
|               ZERO_DET_CC_2.CC                      |    <0.001 |
|             NEED_Z_DET.Z_DET                        |    <0.001 |
|             ROUND                                   |    <0.001 |
|               LOGIC.RND1                            |     0.000 |
|               LOGIC.RND2                            |    <0.001 |
|               RND_BIT_GEN                           |     0.000 |
|                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1 |     0.000 |
|   lenetSynthMatlab_Ffa_U20                          |    <0.001 |
|     lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u          |    <0.001 |
|       U0                                            |    <0.001 |
|         i_synth                                     |    <0.001 |
|           COMP_OP.SPD.OP                            |    <0.001 |
|             STRUCT_CMP.A_EQ_B_DET                   |    <0.001 |
|               WIDE_AND                              |    <0.001 |
|             STRUCT_CMP.A_EXP_ALL_ONE_DET            |    <0.001 |
|               CARRY_ZERO_DET                        |    <0.001 |
|             STRUCT_CMP.A_FRAC_NOT_ZERO_DET          |    <0.001 |
|               WIDE_NOR                              |    <0.001 |
|             STRUCT_CMP.A_GT_B_DET                   |    <0.001 |
|               C_CHAIN                               |    <0.001 |
|             STRUCT_CMP.B_EXP_ALL_ONE_DET            |    <0.001 |
|               CARRY_ZERO_DET                        |    <0.001 |
|             STRUCT_CMP.B_FRAC_NOT_ZERO_DET          |    <0.001 |
|               WIDE_NOR                              |    <0.001 |
|             STRUCT_CMP.EXP_ALL_ZERO_DET             |    <0.001 |
|               CARRY_ZERO_DET                        |    <0.001 |
|   lenetSynthMatlab_bkb_U17                          |    <0.001 |
|     lenetSynthMatlab_ap_fadd_0_full_dsp_32_u        |    <0.001 |
|       U0                                            |    <0.001 |
|         i_synth                                     |    <0.001 |
|           ADDSUB_OP.ADDSUB                          |    <0.001 |
|             SPEED_OP.DSP.OP                         |    <0.001 |
|               DSP48E1_BODY.ALIGN_ADD                |    <0.001 |
|                 DSP2                                |    <0.001 |
|                 ZERO_14_DET.CARRY_MUX               |    <0.001 |
|                 ZERO_14_DET.ZERO_DET                |    <0.001 |
|                   CARRY_ZERO_DET                    |    <0.001 |
|               DSP48E1_BODY.EXP                      |    <0.001 |
|                 COND_DET_A                          |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET      |    <0.001 |
|                     CARRY_ZERO_DET                  |    <0.001 |
|                 COND_DET_B                          |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET      |    <0.001 |
|                     CARRY_ZERO_DET                  |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                  |    <0.001 |
|                 NUMB_CMP                            |    <0.001 |
|                   NOT_FAST.CMP                      |    <0.001 |
|                     C_CHAIN                         |    <0.001 |
|                 merged_sub_mux.STRUCT_ADD           |    <0.001 |
|               DSP48E1_BODY.NORM_RND                 |    <0.001 |
|                 FULL_USAGE_DSP.LOD                  |    <0.001 |
|                 FULL_USAGE_DSP.SHIFT_RND            |    <0.001 |
|   pool1ActivationMap_U                              |    <0.001 |
|     lenetSynthMatlab_mb6_ram_U                      |    <0.001 |
|   pool2ActivationMap_U                              |    <0.001 |
|     lenetSynthMatlab_rcU_ram_U                      |    <0.001 |
|   relu1ActivationMap_U                              |     0.004 |
|     lenetSynthMatlab_ocq_ram_U                      |     0.004 |
|   relu2ActivationMap_U                              |     0.001 |
|     lenetSynthMatlab_tde_ram_U                      |     0.001 |
|   relu3ActivationMap_U                              |    <0.001 |
|     lenetSynthMatlab_zec_ram_U                      |    <0.001 |
|   weightsConv1_U                                    |    <0.001 |
|     lenetSynthMatlab_dEe_rom_U                      |    <0.001 |
|   weightsConv2_U                                    |    <0.001 |
|     lenetSynthMatlab_fYi_rom_U                      |    <0.001 |
|   weightsFC1_U                                      |     0.011 |
|     lenetSynthMatlab_g8j_rom_U                      |     0.011 |
|   weightsFC2_U                                      |     0.003 |
|     lenetSynthMatlab_ibs_rom_U                      |     0.003 |
|   weightsFC3_U                                      |    <0.001 |
|     lenetSynthMatlab_kbM_rom_U                      |    <0.001 |
+-----------------------------------------------------+-----------+


