<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › drivers › pci › pcie-sh7786.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>pcie-sh7786.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7786 PCI-Express controller definitions.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008, 2009 Renesas Technology Corp.</span>
<span class="cm"> * All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __PCI_SH7786_H</span>
<span class="cp">#define __PCI_SH7786_H</span>

<span class="cm">/* PCIe bus-0(x4) on SH7786 */</span>			<span class="c1">// Rev1.171</span>
<span class="cp">#define SH4A_PCIE_SPW_BASE	0xFE000000	</span><span class="cm">/* spw config address for controller 0 */</span><span class="cp"></span>
<span class="cp">#define SH4A_PCIE_SPW_BASE1	0xFE200000	</span><span class="cm">/* spw config address for controller 1 (Rev1.14)*/</span><span class="cp"></span>
<span class="cp">#define SH4A_PCIE_SPW_BASE2	0xFCC00000	</span><span class="cm">/* spw config address for controller 2 (Rev1.171)*/</span><span class="cp"></span>
<span class="cp">#define SH4A_PCIE_SPW_BASE_LEN	0x00080000</span>

<span class="cp">#define SH4A_PCI_CNFG_BASE	0xFE040000	</span><span class="cm">/* pci config address for controller 0 */</span><span class="cp"></span>
<span class="cp">#define SH4A_PCI_CNFG_BASE1	0xFE240000	</span><span class="cm">/* pci config address for controller 1 (Rev1.14)*/</span><span class="cp"></span>
<span class="cp">#define SH4A_PCI_CNFG_BASE2	0xFCC40000	</span><span class="cm">/* pci config address for controller 2 (Rev1.171)*/</span><span class="cp"></span>
<span class="cp">#define SH4A_PCI_CNFG_BASE_LEN	0x00040000</span>

<span class="cp">#define SH4A_PCIPIO_ADDR_OFFSET	0x000001c0	</span><span class="cm">/* offset to pci config_address */</span><span class="cp"></span>
<span class="cp">#define SH4A_PCIPIO_DATA_OFFSET	0x00000220	</span><span class="cm">/* offset to pci config_data */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * for PEX8111(Max Payload Size=128B,PCIIO_SIZE=64K),</span>
<span class="cm"> * for other(Max Payload Size=4096B,PCIIO_SIZE=8M)</span>
<span class="cm"> */</span>

<span class="cm">/* PCI0: PCI memory target transfer 32-bit address translation value(Rev1.11T)*/</span>
<span class="cp">#define SH4A_PCIBMSTR_TRANSLATION	0x20000000</span>

<span class="cm">/*	SPVCR0		*/</span>
<span class="cp">#define	SH4A_PCIEVCR0		(0x000000)	</span><span class="cm">/* R - 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_TOP_MB	(24)</span>
<span class="cp">#define		MASK_TOP_MB	(0xff&lt;&lt;BITS_TOP_MB)</span>
<span class="cp">#define		BITS_BOT_MB	(16)</span>
<span class="cp">#define		MASK_BOT_MB	(0xff&lt;&lt;BITS_BOT_MB)</span>
<span class="cp">#define		BITS_VC_ID	(0)</span>
<span class="cp">#define		MASK_VC_ID	(0xffff&lt;&lt;BITS_VC_ID)</span>

<span class="cm">/*	SPVCR1		*/</span>
<span class="cp">#define	SH4A_PCIEVCR1		(0x000004)	</span><span class="cm">/* R - 0x0000 0000 32*/</span><span class="cp"></span>
<span class="cp">#define		BITS_BADOPC	(5)		</span><span class="cm">/* 5 BADOPC 0 R/W */</span><span class="cp"></span>
<span class="cp">#define		MASK_BADOPC	(1&lt;&lt;BITS_BADOPC)</span>
<span class="cp">#define		BITS_BADDEST	(4)		</span><span class="cm">/*4 BADDEST 0 R/W  */</span><span class="cp"></span>
<span class="cp">#define		MASK_BADDEST	(1&lt;&lt;BITS_BADDEST)</span>
<span class="cp">#define		BITS_UNSOLRESP	(3)		</span><span class="cm">/* 3 UNSOLRESP 0 R/W  */</span><span class="cp"></span>
<span class="cp">#define		MASK_UNSOLRESP	(1&lt;&lt;BITS_UNSOLRESP)</span>
<span class="cp">#define		BITS_ERRSNT	(1)		</span><span class="cm">/* 1 ERRSNT 0 */</span><span class="cp"></span>
<span class="cp">#define		MASK_ERRSNT	(1&lt;&lt;BITS_ERRSNT)</span>
<span class="cp">#define		BITS_ERRRCV	(0)		</span><span class="cm">/* 0 ERRRCV 0 */</span><span class="cp"></span>
<span class="cp">#define		MASK_ERRRCV	(1&lt;&lt;BITS_ERRRCV)</span>

<span class="cm">/*	PCIEENBLR	 */</span>
<span class="cp">#define	SH4A_PCIEENBLR		(0x000008)	</span><span class="cm">/* R/W - 0x0000 0001 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEECR		*/</span>
<span class="cp">#define	SH4A_PCIEECR		(0x00000C)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_ENBL	(0)	</span><span class="cm">/* 0 ENBL 0 R/W */</span><span class="cp"></span>
<span class="cp">#define		MASK_ENBL	(1&lt;&lt;BITS_ENBL)</span>

<span class="cm">/*	PCIEPAR		*/</span>
<span class="cp">#define	SH4A_PCIEPAR		(0x000010)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_BN		(24)</span>
<span class="cp">#define		MASK_BN		(0xff&lt;&lt;BITS_BN)</span>
<span class="cp">#define		BITS_DN		(19)</span>
<span class="cp">#define		MASK_DN		(0x1f&lt;&lt;BITS_DN)</span>
<span class="cp">#define		BITS_FN		(16)</span>
<span class="cp">#define		MASK_FN		(0x7&lt;&lt;BITS_FN)</span>
<span class="cp">#define		BITS_EREGNO	(8)</span>
<span class="cp">#define		MASK_EREGNO	(0xff&lt;&lt;BITS_EREGNO)</span>
<span class="cp">#define		BITS_REGNO	(2)</span>
<span class="cp">#define		MASK_REGNO	(0x3f&lt;&lt;BITS_REGNO)</span>

<span class="cm">/*	PCIEPCTLR	*/</span>
<span class="cp">#define	SH4A_PCIEPCTLR		(0x000018)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_CCIE	(31)	</span><span class="cm">/*  31 CCIE */</span><span class="cp"></span>
<span class="cp">#define		MASK_CCIE	(1&lt;&lt;BITS_CCIE)</span>
<span class="cp">#define		BITS_TYPE	(8)</span>
<span class="cp">#define		MASK_TYPE	(1&lt;&lt;BITS_TYPE)</span>
<span class="cp">#define		BITS_C_VC	(0)</span>
<span class="cp">#define		MASK_C_VC	(1&lt;&lt;BITS_C_VC)</span>

<span class="cm">/*	PCIEPDR		*/</span>
<span class="cp">#define	SH4A_PCIEPDR		(0x000020)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_PDR	(0)</span>
<span class="cp">#define		MASK_PDR	(0xffffffff&lt;&lt;BITS_PDR)</span>

<span class="cm">/*	PCIEMSGALR	*/</span>
<span class="cp">#define	SH4A_PCIEMSGALR		(0x000030)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_MSGADRL	(0)</span>
<span class="cp">#define		MASK_MSGADRL	(0xffffffff&lt;&lt;BITS_MSGADRL)</span>

<span class="cm">/*	PCIEMSGAHR	*/</span>
<span class="cp">#define	SH4A_PCIEMSGAHR		(0x000034)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_MSGADRH	(0)</span>
<span class="cp">#define		MASK_MSGADRH	(0xffffffff&lt;&lt;BITS_MSGADRH)</span>

<span class="cm">/*	PCIEMSGCTLR	*/</span>
<span class="cp">#define	SH4A_PCIEMSGCTLR	(0x000038)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_MSGIE	(31)</span>
<span class="cp">#define		MASK_MSGIE	(1&lt;&lt;BITS_MSGIE)</span>
<span class="cp">#define		BITS_MROUTE	(16)</span>
<span class="cp">#define		MASK_MROUTE	(0x7&lt;&lt;BITS_MROUTE)</span>
<span class="cp">#define		BITS_MCODE	(8)</span>
<span class="cp">#define		MASK_MCODE	(0xff&lt;&lt;BITS_MCODE)</span>
<span class="cp">#define		BITS_M_VC	(0)</span>
<span class="cp">#define		MASK_M_VC	(1&lt;&lt;BITS_M_VC)</span>

<span class="cm">/*	PCIEMSG		*/</span>
<span class="cp">#define	SH4A_PCIEMSG		(0x000040)	</span><span class="cm">/* W - - 32	*/</span><span class="cp"></span>
<span class="cp">#define		BITS_MDATA	(0)</span>
<span class="cp">#define		MASK_MDATA	(0xffffffff&lt;&lt;BITS_MDATA)</span>

<span class="cm">/*	PCIEUNLOCKCR	*/</span>
<span class="cp">#define	SH4A_PCIEUNLOCKCR	(0x000048)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEIDR		*/</span>
<span class="cp">#define	SH4A_PCIEIDR		(0x000060)	</span><span class="cm">/* R/W - 0x0101 1101 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEDBGCTLR	*/</span>
<span class="cp">#define	SH4A_PCIEDBGCTLR	(0x000100)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEINTXR	*/</span>
<span class="cp">#define	SH4A_PCIEINTXR		(0x004000)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIERMSGR	*/</span>
<span class="cp">#define	SH4A_PCIERMSGR		(0x004010)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIERSTR	*/</span>
<span class="cp">#define SH4A_PCIERSTR(x)	(0x008000 + ((x) * 0x4)) </span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIESRSTR	 */</span>
<span class="cp">#define SH4A_PCIESRSTR		(0x008040)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEPHYCTLR	*/</span>
<span class="cp">#define	SH4A_PCIEPHYCTLR	(0x010000)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_CKE	(0)</span>
<span class="cp">#define		MASK_CKE	(1&lt;&lt;BITS_CKE)</span>

<span class="cm">/*	PCIERMSGIER	*/</span>
<span class="cp">#define	SH4A_PCIERMSGIER	(0x004040)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEPHYCTLR	*/</span>
<span class="cp">#define SH4A_PCIEPHYCTLR	(0x010000)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEPHYADRR	*/</span>
<span class="cp">#define	SH4A_PCIEPHYADRR	(0x010004)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_ACK	(24)			</span><span class="c1">// Rev1.171</span>
<span class="cp">#define		MASK_ACK	(1&lt;&lt;BITS_ACK)		</span><span class="c1">// Rev1.171</span>
<span class="cp">#define		BITS_CMD	(16)			</span><span class="c1">// Rev1.171</span>
<span class="cp">#define		MASK_CMD	(0x03&lt;&lt;BITS_CMD)	</span><span class="c1">// Rev1.171</span>
<span class="cp">#define		BITS_LANE	(8)</span>
<span class="cp">#define		MASK_LANE	(0x0f&lt;&lt;BITS_LANE)</span>
<span class="cp">#define		BITS_ADR	(0)</span>
<span class="cp">#define		MASK_ADR	(0xff&lt;&lt;BITS_ADR)</span>

<span class="cm">/*	PCIEPHYDINR	*/</span>							<span class="c1">// Rev1.171 start.</span>
<span class="cp">#define	SH4A_PCIEPHYDINR	(0x010008)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEPHYDOUTR	*/</span>
<span class="cp">#define	SH4A_PCIEPHYDOUTR	(0x01000C)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEPHYSR	*/</span>
<span class="cp">#define	SH4A_PCIEPHYSR		(0x010010)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp">	</span><span class="c1">// Rev1.171 end.</span>

<span class="cm">/*	PCIEPHYDATAR	*/</span>
<span class="cp">#define	SH4A_PCIEPHYDATAR	(0x00008)	</span><span class="cm">/* R/W - 0xxxxx xxxx 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_DATA	(0)</span>
<span class="cp">#define		MASK_DATA	(0xffffffff&lt;&lt;BITS_DATA)</span>

<span class="cm">/*	PCIETCTLR	*/</span>
<span class="cp">#define	SH4A_PCIETCTLR		(0x020000)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_CFINT	(0)</span>
<span class="cp">#define		MASK_CFINT	(1&lt;&lt;BITS_CFINT)</span>

<span class="cm">/*	PCIETSTR	*/</span>
<span class="cp">#define	SH4A_PCIETSTR		(0x020004)	</span><span class="cm">/* R 0x0000 0000 32  */</span><span class="cp"></span>

<span class="cm">/*	PCIEINTR	*/</span>
<span class="cp">#define	SH4A_PCIEINTR		(0x020008)	</span><span class="cm">/* R/W R/W 0x0000 0000 32  */</span><span class="cp"></span>
<span class="cp">#define		BITS_INT_RX_ERP			(31)</span>
<span class="cp">#define		MASK_INT_RX_ERP			(1&lt;&lt;BITS_INT_RX_ERP)</span>
<span class="cp">#define		BITS_INT_RX_VCX_Posted		(30)</span>
<span class="cp">#define		MASK_INT_RX_VCX_Posted		(1&lt;&lt;BITS_INT_RX_VCX_Posted)</span>
<span class="cp">#define		BITS_INT_RX_VCX_NonPosted	(29)</span>
<span class="cp">#define		MASK_INT_RX_VCX_NonPosted	(1&lt;&lt;BITS_INT_RX_VCX_NonPosted)</span>
<span class="cp">#define		BITS_INT_RX_VCX_CPL		(28)</span>
<span class="cp">#define		MASK_INT_RX_VCX_CPL		(1&lt;&lt;BITS_INT_RX_VCX_CPL)</span>
<span class="cp">#define		BITS_INT_TX_VCX_Posted		(26)</span>
<span class="cp">#define		MASK_INT_TX_VCX_Posted		(1&lt;&lt;BITS_INT_TX_VCX_Posted)</span>
<span class="cp">#define		BITS_INT_TX_VCX_NonPosted	(25)</span>
<span class="cp">#define		MASK_INT_TX_VCX_NonPosted	(1&lt;&lt;BITS_INT_TX_VCX_NonPosted)</span>
<span class="cp">#define		BITS_INT_TX_VCX_CPL		(24)</span>
<span class="cp">#define		MASK_INT_TX_VCX_CPL		(1&lt;&lt;BITS_INT_TX_VCX_CPL)</span>
<span class="cp">#define		BITS_INT_RX_VC0_Posted		(22)</span>
<span class="cp">#define		MASK_INT_RX_VC0_Posted		(1&lt;&lt;BITS_INT_RX_VC0_Posted)</span>
<span class="cp">#define		BITS_INT_RX_VC0_NonPosted	(21)</span>
<span class="cp">#define		MASK_INT_RX_VC0_NonPosted	(1&lt;&lt;BITS_INT_RX_VC0_NonPosted)</span>
<span class="cp">#define		BITS_INT_RX_VC0_CPL		(20)</span>
<span class="cp">#define		MASK_INT_RX_VC0_CPL		(1&lt;&lt;BITS_INT_RX_VC0_CPL)</span>
<span class="cp">#define		BITS_INT_TX_VC0_Posted		(18)</span>
<span class="cp">#define		MASK_INT_TX_VC0_Posted		(1&lt;&lt;BITS_INT_TX_VC0_Posted)</span>
<span class="cp">#define		BITS_INT_TX_VC0_NonPosted	(17)</span>
<span class="cp">#define		MASK_INT_TX_VC0_NonPosted	(1&lt;&lt;BITS_INT_TX_VC0_NonPosted)</span>
<span class="cp">#define		BITS_INT_TX_VC0_CPL		(16)</span>
<span class="cp">#define		MASK_INT_TX_VC0_CPL		(1&lt;&lt;BITS_INT_TX_VC0_CPL)</span>
<span class="cp">#define		BITS_INT_RX_CTRL		(15)</span>
<span class="cp">#define		MASK_INT_RX_CTRL		(1&lt;&lt;BITS_INT_RX_CTRL)</span>
<span class="cp">#define		BITS_INT_TX_CTRL		(14)</span>
<span class="cp">#define		MASK_INT_TX_CTRL		(1&lt;&lt;BITS_INT_TX_CTRL)</span>
<span class="cp">#define		BITS_INTTL			(11)</span>
<span class="cp">#define		MASK_INTTL			(1&lt;&lt;BITS_INTTL)</span>
<span class="cp">#define		BITS_INTDL			(10)</span>
<span class="cp">#define		MASK_INTDL			(1&lt;&lt;BITS_INTDL)</span>
<span class="cp">#define		BITS_INTMAC			(9)</span>
<span class="cp">#define		MASK_INTMAC			(1&lt;&lt;BITS_INTMAC)</span>
<span class="cp">#define		BITS_INTPM			(8)</span>
<span class="cp">#define		MASK_INTPM			(1&lt;&lt;BITS_INTPM)</span>

<span class="cm">/*	PCIEINTER	*/</span>
<span class="cp">#define	SH4A_PCIEINTER		(0x02000C)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_INT_RX_ERP			(31)</span>
<span class="cp">#define		MASK_INT_RX_ERP			(1&lt;&lt;BITS_INT_RX_ERP)</span>
<span class="cp">#define		BITS_INT_RX_VCX_Posted		(30)</span>
<span class="cp">#define		MASK_INT_RX_VCX_Posted		(1&lt;&lt;BITS_INT_RX_VCX_Posted)</span>
<span class="cp">#define		BITS_INT_RX_VCX_NonPosted	(29)</span>
<span class="cp">#define		MASK_INT_RX_VCX_NonPosted	(1&lt;&lt;BITS_INT_RX_VCX_NonPosted)</span>
<span class="cp">#define		BITS_INT_RX_VCX_CPL		(28)</span>
<span class="cp">#define		MASK_INT_RX_VCX_CPL		(1&lt;&lt;BITS_INT_RX_VCX_CPL)</span>
<span class="cp">#define		BITS_INT_TX_VCX_Posted		(26)</span>
<span class="cp">#define		MASK_INT_TX_VCX_Posted		(1&lt;&lt;BITS_INT_TX_VCX_Posted)</span>
<span class="cp">#define		BITS_INT_TX_VCX_NonPosted	(25)</span>
<span class="cp">#define		MASK_INT_TX_VCX_NonPosted	(1&lt;&lt;BITS_INT_TX_VCX_NonPosted)</span>
<span class="cp">#define		BITS_INT_TX_VCX_CPL		(24)</span>
<span class="cp">#define		MASK_INT_TX_VCX_CPL		(1&lt;&lt;BITS_INT_TX_VCX_CPL)</span>
<span class="cp">#define		BITS_INT_RX_VC0_Posted		(22)</span>
<span class="cp">#define		MASK_INT_RX_VC0_Posted		(1&lt;&lt;BITS_INT_RX_VC0_Posted)</span>
<span class="cp">#define		BITS_INT_RX_VC0_NonPosted	(21)</span>
<span class="cp">#define		MASK_INT_RX_VC0_NonPosted	(1&lt;&lt;BITS_INT_RX_VC0_NonPosted)</span>
<span class="cp">#define		BITS_INT_RX_VC0_CPL		(20)</span>
<span class="cp">#define		MASK_INT_RX_VC0_CPL		(1&lt;&lt;BITS_INT_RX_VC0_CPL)</span>
<span class="cp">#define		BITS_INT_TX_VC0_Posted		(18)</span>
<span class="cp">#define		MASK_INT_TX_VC0_Posted		(1&lt;&lt;BITS_INT_TX_VC0_Posted)</span>
<span class="cp">#define		BITS_INT_TX_VC0_NonPosted	(17)</span>
<span class="cp">#define		MASK_INT_TX_VC0_NonPosted	(1&lt;&lt;BITS_INT_TX_VC0_NonPosted)</span>
<span class="cp">#define		BITS_INT_TX_VC0_CPL		(16)</span>
<span class="cp">#define		MASK_INT_TX_VC0_CPL		(1&lt;&lt;BITS_INT_TX_VC0_CPL)</span>
<span class="cp">#define		BITS_INT_RX_CTRL		(15)</span>
<span class="cp">#define		MASK_INT_RX_CTRL		(1&lt;&lt;BITS_INT_RX_CTRL)</span>
<span class="cp">#define		BITS_INT_TX_CTRL		(14)</span>
<span class="cp">#define		MASK_INT_TX_CTRL		(1&lt;&lt;BITS_INT_TX_CTRL)</span>
<span class="cp">#define		BITS_INTTL			(11)</span>
<span class="cp">#define		MASK_INTTL			(1&lt;&lt;BITS_INTTL)</span>
<span class="cp">#define		BITS_INTDL			(10)</span>
<span class="cp">#define		MASK_INTDL			(1&lt;&lt;BITS_INTDL)</span>
<span class="cp">#define		BITS_INTMAC			(9)</span>
<span class="cp">#define		MASK_INTMAC			(1&lt;&lt;BITS_INTMAC)</span>
<span class="cp">#define		BITS_INTPM			(8)</span>
<span class="cp">#define		MASK_INTPM			(1&lt;&lt;BITS_INTPM)</span>

<span class="cm">/*	PCIEEH0R	*/</span>
<span class="cp">#define SH4A_PCIEEHR(x)		(0x020010 + ((x) * 0x4)) </span><span class="cm">/* R - 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEAIR	 */</span>
<span class="cp">#define	SH4A_PCIEAIR		(SH4A_PCIE_BASE + 0x020010)	</span><span class="cm">/* R/W R/W 0xxxxx xxxx 32 */</span><span class="cp"></span>

<span class="cm">/*	 PCIECIR	 */</span>
<span class="cp">#define	SH4A_PCIECIR		(SH4A_PCIE_BASE)	</span><span class="cm">/* R/W R/W 0xxxxx xxxx 32 */</span><span class="cp"></span>

<span class="cm">/*	 PCIEERRFR	 */</span>								<span class="c1">// Rev1.18</span>
<span class="cp">#define	SH4A_PCIEERRFR		(0x020020)		</span><span class="cm">/* R/W R/W 0xxxxx xxxx 32 */</span><span class="cp">	</span><span class="c1">// Rev1.18</span>

<span class="cm">/*	PCIEERRFER	*/</span>
<span class="cp">#define SH4A_PCIEERRFER		(0x020024)		</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEERRFR2	*/</span>
<span class="cp">#define SH4A_PCIEERRFR2		(0x020028)		</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEMSIR	*/</span>
<span class="cp">#define SH4A_PCIEMSIR		(0x020040)		</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEMSIFR	*/</span>
<span class="cp">#define SH4A_PCIEMSIFR		(0x020044)		</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEPWRCTLR	*/</span>
<span class="cp">#define SH4A_PCIEPWRCTLR	(0x020100)		</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEPCCTLR	*/</span>
<span class="cp">#define SH4A_PCIEPCCTLR		(0x020180)		</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>Rev1.18</p></td><td class="code"><div class="highlight"><pre><span class="cm">/*	PCIELAR0	*/</span>
<span class="cp">#define	SH4A_PCIELAR0		(0x020200)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_LARn	(20)</span>
<span class="cp">#define		MASK_LARn	(0xfff&lt;&lt;BITS_LARn)</span>

<span class="cp">#define	SH4A_PCIE_020204	(0x020204)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIELAMR0	*/</span>
<span class="cp">#define	SH4A_PCIELAMR0		(0x020208)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_LAMRn	(20)</span>
<span class="cp">#define		MASK_LAMRn	(0x1ff&lt;&lt;BITS_LAMRn)</span>
<span class="cp">#define		BITS_LAREn	(0)</span>
<span class="cp">#define		MASK_LAREn	(0x1&lt;&lt;BITS_LAREn)</span>

<span class="cm">/*	PCIECSCR0	*/</span>
<span class="cp">#define	SH4A_PCIECSCR0		(0x020210)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_RANGE	(2)</span>
<span class="cp">#define		MASK_RANGE	(0x7&lt;&lt;BITS_RANGE)</span>
<span class="cp">#define		BITS_SNPMD	(0)</span>
<span class="cp">#define		MASK_SNPMD	(0x3&lt;&lt;BITS_SNPMD)</span>

<span class="cm">/*	PCIECSAR0	*/</span>
<span class="cp">#define	SH4A_PCIECSAR0		(0x020214)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_CSADR	(0)</span>
<span class="cp">#define		MASK_CSADR	(0xffffffff&lt;&lt;BITS_CSADR)</span>

<span class="cm">/*	PCIESTCTLR0	*/</span>
<span class="cp">#define	SH4A_PCIESTCTLR0	(0x020218)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_SHPRI	(8)</span>
<span class="cp">#define		MASK_SHPRI	(0x0f&lt;&lt;BITS_SHPRI)</span>

<span class="cp">#define	SH4A_PCIE_020224	(0x020224)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cp">#define	SH4A_PCIELAR1		(0x020220)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIELAMR1		(0x020228)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIECSCR1		(0x020230)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIECSAR1		(0x020234)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIESTCTLR1	(0x020238)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cp">#define	SH4A_PCIELAR2		(0x020240)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIE_020244	(0x020244)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIELAMR2		(0x020248)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIECSCR2		(0x020250)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIECSAR2		(0x020254)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIESTCTLR2	(0x020258)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cp">#define	SH4A_PCIELAR3		(0x020260)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIE_020264	(0x020264)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIELAMR3		(0x020268)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIECSCR3		(0x020270)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIECSAR3		(0x020274)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIESTCTLR3	(0x020278)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cp">#define	SH4A_PCIELAR4		(0x020280)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIE_020284	(0x020284)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIELAMR4		(0x020288)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIECSCR4		(0x020290)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIECSAR4		(0x020294)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIESTCTLR4	(0x020298)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cp">#define	SH4A_PCIELAR5		(0x0202A0)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIE_0202A4	(0x0202A4)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIELAMR5		(0x0202A8)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIECSCR5		(0x0202B0)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIECSAR5		(0x0202B4)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIESTCTLR5	(0x0202B8)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>

<span class="cm">/*	PCIEPARL	*/</span>
<span class="cp">#define	SH4A_PCIEPARL(x)	(0x020400 + ((x) * 0x20)) </span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_PAL	(18)</span>
<span class="cp">#define		MASK_PAL	(0x3fff&lt;&lt;BITS_PAL)</span>

<span class="cm">/*	PCIEPARH	*/</span>
<span class="cp">#define	SH4A_PCIEPARH(x)	(0x020404 + ((x) * 0x20)) </span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_PAH	(0)</span>
<span class="cp">#define		MASK_PAH	(0xffffffff&lt;&lt;BITS_PAH)</span>

<span class="cm">/*	PCIEPAMR	 */</span>
<span class="cp">#define	SH4A_PCIEPAMR(x)	(0x020408 + ((x) * 0x20)) </span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define		BITS_PAM	(18)</span>
<span class="cp">#define		MASK_PAM	(0x3fff&lt;&lt;BITS_PAM)</span>

<span class="cm">/*	PCIEPTCTLR	*/</span>
<span class="cp">#define SH4A_PCIEPTCTLR(x)	(0x02040C + ((x) * 0x20))</span>
<span class="cp">#define		BITS_PARE	(31)</span>
<span class="cp">#define		MASK_PARE	(0x1&lt;&lt;BITS_PARE)</span>
<span class="cp">#define		BITS_TC		(20)</span>
<span class="cp">#define		MASK_TC		(0x7&lt;&lt;BITS_TC)</span>
<span class="cp">#define		BITS_T_VC	(16)</span>
<span class="cp">#define		MASK_T_VC	(0x1&lt;&lt;BITS_T_VC)</span>
<span class="cp">#define		BITS_LOCK	(12)</span>
<span class="cp">#define		MASK_LOCK	(0x1&lt;&lt;BITS_LOCK)</span>
<span class="cp">#define		BITS_SPC	(8)</span>
<span class="cp">#define		MASK_SPC	(0x1&lt;&lt;BITS_SPC)</span>

<span class="cp">#define	SH4A_PCIEDMAOR		(0x021000)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSAR0		(0x021100)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSAHR0	(0x021104)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMDAR0		(0x021108)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMDAHR0	(0x02110C)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMBCNTR0	(0x021110)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSBCNTR0	(0x021114)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSTRR0	(0x021118)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCCAR0	(0x02111C)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCCR0		(0x021120)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCC2R0	(0x021124)	</span><span class="cm">/* R/W R/W 0x0000 0000 - */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCCCR0	(0x021128)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define SH4A_PCIEDMCHSR0	(0x02112C)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSAR1		(0x021140)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSAHR1	(0x021144)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMDAR1		(0x021148)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMDAHR1	(0x02114C)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMBCNTR1	(0x021150)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSBCNTR1	(0x021154)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSTRR1	(0x021158)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCCAR1	(0x02115C)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCCR1		(0x021160)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCC2R1	(0x021164)	</span><span class="cm">/* R/W R/W 0x0000 0000 - */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCCCR1	(0x021168)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define SH4A_PCIEDMCHSR1	(0x02116C)	</span><span class="cm">/* R/W - 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSAR2		(0x021180)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSAHR2	(0x021184)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMDAR2		(0x021188)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMDAHR2	(0x02118C)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMBCNTR2	(0x021190)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSBCNTR2	(0x021194)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSTRR2	(0x021198)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCCAR2	(0x02119C)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCCR2		(0x0211A0)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCC2R2	(0x0211A4)	</span><span class="cm">/* R/W R/W 0x0000 0000 -  */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCCCR2	(0x0211A8)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSAR3		(0x0211C0)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSAHR3	(0x0211C4)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMDAR3		(0x0211C8)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMDAHR3	(0x0211CC)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMBCNTR3	(0x0211D0)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSBCNTR3	(0x0211D4)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMSTRR3	(0x0211D8)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCCAR3	(0x0211DC)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCCR3		(0x0211E0)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCC2R3	(0x0211E4)	</span><span class="cm">/* R/W R/W 0x0000 0000 -  */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDMCCCR3	(0x0211E8)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define SH4A_PCIEDMCHSR3	(0x0211EC)	</span><span class="cm">/* R/W R/W 0x0000 0000 32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF0	(0x040000)	</span><span class="cm">/* R R - 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF1	(0x040004)	</span><span class="cm">/* R/W R/W 0x0008 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF2	(0x040008)	</span><span class="cm">/* R/W R/W 0xFF00 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF3	(0x04000C)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF4	(0x040010)	</span><span class="cm">/* - R/W - 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF5	(0x040014)	</span><span class="cm">/* - R/W - 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF6	(0x040018)	</span><span class="cm">/* - R/W - 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF7	(0x04001C)	</span><span class="cm">/* - R/W - 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF8	(0x040020)	</span><span class="cm">/* - R/W - 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF9	(0x040024)	</span><span class="cm">/* - R/W - 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF10	(0x040028)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF11	(0x04002C)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF12	(0x040030)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF13	(0x040034)	</span><span class="cm">/* R/W R/W 0x0000 0040 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF14	(0x040038)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPCICONF15	(0x04003C)	</span><span class="cm">/* R/W R/W 0x0000 00FF 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPMCAP0		(0x040040)	</span><span class="cm">/* R/W R 0x0003 5001 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPMCAP1		(0x040044)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEMSICAP0	(0x040050)	</span><span class="cm">/* R/W R/W 0x0180 7005 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEMSICAP1	(0x040054)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEMSICAP2	(0x040058)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEMSICAP3	(0x04005C)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEMSICAP4	(0x040060)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEMSICAP5	(0x040064)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEEXPCAP0	(0x040070)	</span><span class="cm">/* R/W R/W 0x0001 0010 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEEXPCAP1	(0x040074)	</span><span class="cm">/* R/W R 0x0000 0005 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEEXPCAP2	(0x040078)	</span><span class="cm">/* R/W R/W 0x0000 0801 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEEXPCAP3	(0x04007C)	</span><span class="cm">/* R/W R 0x0003 F421 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEEXPCAP4	(0x040080)	</span><span class="cm">/* R/W R/W 0x0041 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEEXPCAP5	(0x040084)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEEXPCAP6	(0x040088)	</span><span class="cm">/* R/W R/W 0x0000 03C0 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEEXPCAP7	(0x04008C)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEEXPCAP8	(0x040090)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCCAP0		(0x040100)	</span><span class="cm">/* R/W R 0x1B01 0002 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCCAP1		(0x040104)	</span><span class="cm">/* R R 0x0000 0001 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCCAP2		(0x040108)	</span><span class="cm">/* R R 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCCAP3		(0x04010C)	</span><span class="cm">/* R R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCCAP4		(0x040110)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCCAP5		(0x040114)	</span><span class="cm">/* R/W R/W 0x8000 00FF 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCCAP6		(0x040118)	</span><span class="cm">/* R/W R 0x0002 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCCAP7		(0x04011C)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCCAP8		(0x040120)	</span><span class="cm">/* R/W R/W 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCCAP9		(0x040124)	</span><span class="cm">/* R/W R 0x0002 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIENUMCAP0	(0x0001B0)	</span><span class="cm">/* RW R 0x0001 0003 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIENUMCAP1	(0x0001B4)	</span><span class="cm">/* R R 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIENUMCAP2	(0x0001B8)	</span><span class="cm">/* R R 0x0000 0000 8/16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEIDSETR0	(0x041000)	</span><span class="cm">/* R/W R 0x0000 FFFF 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEIDSETR1	(0x041004)	</span><span class="cm">/* R/W R 0xFF00 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEBAR0SETR	(0x041008)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEBAR1SETR	(0x04100C)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEBAR2SETR	(0x041010)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEBAR3SETR	(0x041014)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEBAR4SETR	(0x041018)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEBAR5SETR	(0x04101C)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIECISSETR	(0x041020)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEIDSETR2	(0x041024)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEEROMSETR	(0x041028)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDSERSETR0	(0x04102C)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDSERSETR1	(0x041030)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIECTLR		(0x041040)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIETLSR		(0x041044)	</span><span class="cm">/* R/W1C R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIETLCTLR		(0x041048)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDLSR		(0x04104C)	</span><span class="cm">/* R/W1C R 0x4003 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDLCTLR		(0x041050)	</span><span class="cm">/* R R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEMACSR		(0x041054)	</span><span class="cm">/* R/W1C R 0x0041 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEMACCTLR	(0x041058)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define		PCIEMACCTLR_SCR_DIS	(1 &lt;&lt; 27)	</span><span class="cm">/* scramble disable */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPMSTR		(0x04105C)	</span><span class="cm">/* R/W1C R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPMCTLR		(0x041060)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIETLINTENR	(0x041064)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEDLINTENR	(0x041068)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define		PCIEDLINTENR_DLL_ACT_ENABLE	(1 &lt;&lt; 31) </span><span class="cm">/* DL active irq */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEMACINTENR	(0x04106C)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEPMINTENR	(0x041070)	</span><span class="cm">/* R/W R 0x0000 0000 16/32 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIETXDCTLR	(0x044000)	</span><span class="cm">/* R/W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIETXCTLR		(0x044020)	</span><span class="cm">/* R/W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIETXSR		(0x044028)	</span><span class="cm">/* R - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIETXVC0DCTLR	(0x044100)	</span><span class="cm">/* R/W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIETXVC0SR	(0x044108)	</span><span class="cm">/* R/W - H&#39;00888000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0PDTXR	(0x044110)	</span><span class="cm">/* W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0PHTXR	(0x044118)	</span><span class="cm">/* W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0NPDTXR	(0x044120)	</span><span class="cm">/* W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0NPHTXR	(0x044128)	</span><span class="cm">/* W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0CDTXR	(0x044130)	</span><span class="cm">/* W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0CHTXR	(0x044138)	</span><span class="cm">/* W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIETXVCXDCTLR	(0x044200)	</span><span class="cm">/* R/W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIETXVCXSR	(0x044208)	</span><span class="cm">/* R/W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXPDTXR	(0x044210)	</span><span class="cm">/* W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXPHTXR	(0x044218)	</span><span class="cm">/* W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXNPDTXR	(0x044220)	</span><span class="cm">/* W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXNPHTXR	(0x044228)	</span><span class="cm">/* W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXCDTXR	(0x044230)	</span><span class="cm">/* W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXCHTXR	(0x044238)	</span><span class="cm">/* W - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIERDCTLR		(0x046000)	</span><span class="cm">/* RW - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEERPCTLR	(0x046008)	</span><span class="cm">/* RW - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEERPHR		(0x046010)	</span><span class="cm">/* R - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEERPERR		(0x046018)	</span><span class="cm">/* R - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIERXVC0DCTLR	(0x046100)	</span><span class="cm">/* RW - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIERXVC0SR	(0x046108)	</span><span class="cm">/* RW - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0PDRXR	(0x046140)	</span><span class="cm">/* R - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0PHRXR	(0x046148)	</span><span class="cm">/* R - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0PERR	(0x046150)	</span><span class="cm">/* R - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0NPDRXR	(0x046158)	</span><span class="cm">/* R - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0NPHRXR	(0x046160)	</span><span class="cm">/* R - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0NPERR	(0x046168)	</span><span class="cm">/* R - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0CDRXR	(0x046170)	</span><span class="cm">/* R - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0CHRXR	(0x046178)	</span><span class="cm">/* R - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVC0CERR	(0x046180)	</span><span class="cm">/* R - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIERXVCXDCTLR	(0x046200)	</span><span class="cm">/* RW - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIERXVCXSR	(0x046208)	</span><span class="cm">/* RW - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXPDRXR	(0x046240)	</span><span class="cm">/* R - H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXPHRXR	(0x046248)	</span><span class="cm">/* R H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXPERR	(0x046250)	</span><span class="cm">/* R H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXNPDRXR	(0x046258)	</span><span class="cm">/* R H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXNPHRXR	(0x046260)	</span><span class="cm">/* R H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXNPERR	(0x046268)	</span><span class="cm">/* R H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXCDRXR	(0x046270)	</span><span class="cm">/* R H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXCHRXR	(0x046278)	</span><span class="cm">/* R H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>
<span class="cp">#define	SH4A_PCIEVCXCERR	(0x046280)	</span><span class="cm">/* R H&#39;00000000_00000000 32/64 */</span><span class="cp"></span>

<span class="cm">/* SSI Register Definition for MSI WORK AROUND --hamada */</span>
<span class="cp">#define SH4A_PCI_SSI_BASE	0xFFE00000	</span><span class="cm">/* spw config address	*/</span><span class="cp"></span>
<span class="cp">#define SH4A_PCI_SSI_BASE_LEN	0x00100000	</span><span class="cm">/* 1MB			*/</span><span class="cp"></span>

<span class="cp">#define	SH4A_SSICR0		(0x000000)</span>
<span class="cp">#define	SH4A_SSICR1		(0x010000)</span>
<span class="cp">#define	SH4A_SSICR2		(0x020000)</span>
<span class="cp">#define	SH4A_SSICR3		(0x030000)</span>

<span class="cp">#define PCI_REG(x)		((x) + 0x40000)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">pci_write_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span>
<span class="nf">pci_read_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* __PCI_SH7786_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
