<p><u>Results</u></p><p> </p><p><u>Highlights</u></p><p> </p><p><u>Lowlights</u></p><p> </p><p><u>Engineering Progress</u></p><ul><li>Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Significant improvements in Performance Model capabilities with completion of Sprint #5.</li><li>Extensive work on specification and modeling of arbitration / scheduling algorithms.</li><li>Finalized Exclusives, locks, modifiable transactions.</li><li>Updated configuration, errors/interrupt, power, clocks and resiliency chapters in ArchDef 0.7 spec (FrameMaker).</li><li>Completed first pass on PPA comparison to FlexNoc.</li><li>HW 0.7 / SW 0.5 Schedule progress: 32 tasks complete and 46 started.</li></ul></ul></ul><p> </p><p> </p><p> </p><p> </p><ul><ul><li>Ncore3.0 / Sonata</li><ul><li>System-level architecture essentially at Rev0.7 level.  Focus shifting to finalizing architectural requirements for the units to enable micro-architecture completion.</li><li>Aligned on Non-coherent Atomic traffic handling in TI.</li><li>Delivered 5 configurations to Oski  Continuing to field questions and enablement of Formal verification.</li></ul></ul></ul><p> </p><ul><li>Software</li><ul><li>Ncore</li><ul><li>Continue to Scope Ncore performance modeling requirements for MobileEye.</li><li>Aligned across Engineering and AE on best approach to handle Atomics in Concerto Transport Interconnect.</li><li>25 outstanding Jiras for Ncore v2.2 final sprint. </li><li>Progress on Smartflow - upload and download of event data. Download of events is limited to 24 hours.  </li></ul><li>Symphony</li><ul><li>Working with Austin performance modeling team on integration of tracing code</li><li>Initial discussions and first code draft of a baseline Symphony performance model</li><li>Investigate memory + controller modeling in the existing HW performance model</li><li>Reviewing critical resource requirements especially around physical aware and topology synthesis.</li></ul><li>Assessed SW scope of stand-alone LLC for PRD.</li></ul></ul><ul><li>Piano v2.2</li><ul><li>Released Piano2.2 rc6.  Should be final version modulo bug fixes.  Forking db to enable v2.5.</li><li>Auto-pipe bug receiving top priority.  Critical gate to release.</li><li>Need to finalize Ncore flow, complete QA and documentation before enabling release.</li></ul></ul><p> </p><ul><li>Ncore v2.0.1</li><ul><li>Still continuing to source errata bugs but no drivers for release to date.  Regular review process with CAE.</li><li>DMI functional coverage and System level test plan complete.</li></ul></ul><p> </p><ul><li>Ncore v2.2 (Dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301</a>)</li></ul><ul><ul><li>Verification regressions getting close to 2.0 levels.</li><li>No open RTL bugs.  Remaining timing issue at -40pS.</li><li>First release review Friday 8/11/2017.</li><li>Key Deliverables</li><ul><li>RTL Feature complete à 7/7/2017 <strong>DONE</strong></li></ul></ul></ul><ul><ul><ul><li>Resiliency Verification complete à 7/15/2017 Now 8/07/2017.  All work done except for system level verification.</li></ul></ul></ul><ul><ul><ul><li>OTT programmable depth and remaining v2.2 verification complete à 7/31/2017 <strong>DONE.</strong></li><li>DCE Snoop Filter checking - 07/20 expected completion. <strong>DONE</strong>.</li><li>NCB performance changes - 07/31 expected completion.  <strong>DONE</strong>.</li><li><em>New build flow migration for all units and system - 08/15 expected completion. </em>In progress.</li><li>Ncore v2.2 Release Candidate à 8/10/2017.  Release review scheduled for 8/11/2017.</li></ul></ul></ul><p> </p><ul><li>Ncore v3.0</li><ul><li>Weekly meetings with Oski ongoing.</li><li>SMART 8/09/2017 to close on 3.x staging.</li><li>CHI AIU, DII, CCP, ACE-Lite-E AIU and DMI micro-architecture in progress.</li><li>CHI BFM and CHI TB work started.</li><li>Key Deliverables</li><ul><li>TACHL intercept plan à 06/23 (<strong>DONE</strong>)</li><li>ISO2626 initial internal audit à 06/23 Engineering process documentation sent to Resiltech.  First engineering training session 8/8/2017.</li><li>Ncore 3.0 detailed schedule à 06/30  Now 8/31/2017 given late closure of scope definition and recent scope additions.</li><li>Ncore 3.0 Micro Arch complete à 09/15 (<em>RTL Coding start 8/31 depending on Arch 0.7 completion</em>).</li><li>CHI-E BFM - 08/15 expected bring up completion.  Now 8/31.  In progress.</li><li>CHI-E testbench - 08/31 expected bring up completion. In progress.</li><li>DMI scoreboard review - 07/19 expected completion.  Now 8/10/2017.</li><li>DMI stimulus upgrades - 08/10 expected completion. Now 8/10/2017.</li></ul></ul></ul><p> </p><ul><li>NC-LLC (ArCache)</li><ul><li>SMART process and finalize features 8/09/2017.</li><li>Micro arch work started.</li><li>Reviewed verification project with Oski.</li></ul></ul><p> </p><ul><li>SystemC Performance Model for Ncore</li><ul><li>SOW delivered to Synopsys and Circuit Sutra to scope performance modeling of Ncore v2.2.</li></ul></ul><p> </p><ul><li>Infrastructure</li><ul><li>New build flow under progress.  DCE done, other units in progress.</li><li>Working on porting old Carbon scripts into newly written well understood scripts.</li><li>Adding unit tests to infrastructure scripts to have script changes tested before check in.</li><li>Discussed SVUnit unit testing for DV testbench changes à will use SVUnit in new Ncore v3.0 development.</li></ul></ul><p> </p><ul><li>Symphony HW Design</li></ul><ul><ul><li>New address: <u>Amber Oaks Building G, 9601 Amberglen Boulevard, Suite 117, Austin, Texas 78729</u>.</li><li>Performance</li><ul><li>Sprints: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;view=detail&amp;selectedIssue=SYM-186" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;view=detail&amp;selectedIssue=SYM-186</a></li><li>Finished sprint V of adding basic credit management framework and adding visualizer. Started ‘Sprint VI: cleaning up’</li><li>We are doing course correction and based on feedback from architects we are working on thoroughly verifying arbitration scheme using unit testing environment.</li><li>We are also adding support for flow control in initiators, modifying our visualizer and adding Read/Write response for credit management.  For sprint V, we worked on fixing bugs in ft_switch and arbitration logic, adding basic credit management framework and adding visualizer..</li></ul><li>Design</li><ul><li>uArch: First pass of  lock, exclusive and non-modifiable transaction</li><li>uArch: Continue looking on to ATU and how can we split transaction in the initiator ATU</li><li>uArch: First pass on PPA comparison to FlexNoC</li></ul><li>Verification</li><ul><li>Saad is working on improving Symphony verification strategy based on feedback he have collected from Monica, Architects, SW team and Designers.</li></ul><li>Key Deliverables</li><ul><li>uArch presentation by August 17</li><li>Verification strategy by August 17</li><li>Symphony planning phase: Design and DV requirements and top level schedule by 9/30.</li><li>Perf modeling QoS support for Arch 0.7 by Sept 9/5  -&gt; finished sprint 4 (total 9 sprints)</li><li>Hiring – 2 Logic, 2 DV, 1 Physical Design.  SW expertise and interface role required.</li><ul><li>Phone screening DV candidates this week</li><li>Phone screened two RTL candidates and invited for full round of interview</li><li>Planned Full round of interview for PD Candidate.</li></ul></ul></ul></ul><p> </p><ul><ul><li>Top Issues</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Coordinated the resolution of CHI-E non-coherent Atomics handing in Concerto TI.</li><li>Working on SystemC plan for MobileEye.</li><li>Denso follow-up from visit.</li><li>Significant investment in audit readiness and documentation of engineering processes.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li><strong>Ncore 2.0.1</strong>, 2.2 and 3.0 release schedules and execution.  Improve release quality and build HW/SW Integration capability.</li><li>Build plan to support CHI-E in Ncore v3.0 with early access Q4’17 and full release Q1’18.</li><li>Symphony Architecture Definition Rev0.9 by EOY in support of Company board commitment.  HW Rev0.7/SW Rev0.5 by 9/30/2017.</li><li>Deliver production quality Piano out of engineering to enable company revenue goals.  Piano2.2 with Ncore support by 8/31/2017.</li><li>Complete NXP Audit in August with internal audit complete 8/14/2017.</li><li><em>New!</em> Add NC LLC (“ArCache”) roadmap of products with v1.0 by 11/30/2017.</li><li><em>New!</em> Deliver SystemC Performance Modeling capabilities for MobileEye EyeQ6 by 11/30/2017.</li></ul></ul><p> </p><p> </p><p><u>Near term deliverables</u></p><ul><li>Ncore v2.0.1 with Proxy Cache and CMC bug fixes à <strong>Done</strong> <strong>7/02/2017</strong>.</li><li>Ncore v2.2 for Renesas/Samsung AP à release candidate 8/10/2017 and full release 8/31/2017.</li><li>Symphony Scope Definition 6/30/2017 which includes scope of first release à <strong>Done 7/19/2017</strong></li><li>Piano v2.2 with Ncore support 6/30/2017.  Trend now end-August based on QA testing and documentation critical path.</li><li>Symphony HW Arch Rev0.7 / SW Arch Rev0.5 à 9/30/2017.  Rev1.0 by EOY.</li><li>Ncore v3.0 Early Access Release à Target 11/22/2017;  Full Release 2/28/2018 (Pending bottom’s up schedule).</li><li>NC LLC “ArCache v1.0 à Target 11/30/2017 (Pending PRD and bottom’s up schedule).</li><li>Plan for SystemC Performance Modeling capabilities for EyeQ6 by 8/16/2017 to enable 8/23/2017 Exec Staff decision.</li></ul><p> </p><p><u>2017 Travel</u>:</p><p>August Austin visit TBD.</p><p> </p>