verilog xil_defaultlib --include "../../../../Demo_IP_HLS.srcs/sources_1/bd/design_IP/ipshared/ec67/hdl" --include "../../../../Demo_IP_HLS.srcs/sources_1/bd/design_IP/ipshared/8c62/hdl" --include "../../../../Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0" --include "../../../../Demo_IP_HLS.srcs/sources_1/bd/design_IP/ipshared/c923" \
"../../../bd/design_IP/ip/design_IP_processing_system7_0_0/sim/design_IP_processing_system7_0_0.v" \
"../../../bd/design_IP/ip/design_IP_clk_wiz_0_0/design_IP_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_IP/ip/design_IP_clk_wiz_0_0/design_IP_clk_wiz_0_0.v" \
"../../../bd/design_IP/ip/design_IP_xbar_0/sim/design_IP_xbar_0.v" \
"../../../bd/design_IP/ip/design_IP_xbar_1/sim/design_IP_xbar_1.v" \
"../../../bd/design_IP/ip/design_IP_auto_us_0/sim/design_IP_auto_us_0.v" \
"../../../bd/design_IP/ip/design_IP_auto_cc_0/sim/design_IP_auto_cc_0.v" \
"../../../bd/design_IP/ip/design_IP_auto_us_1/sim/design_IP_auto_us_1.v" \
"../../../bd/design_IP/ip/design_IP_auto_cc_1/sim/design_IP_auto_cc_1.v" \
"../../../bd/design_IP/ip/design_IP_auto_us_2/sim/design_IP_auto_us_2.v" \
"../../../bd/design_IP/ip/design_IP_auto_cc_2/sim/design_IP_auto_cc_2.v" \
"../../../bd/design_IP/ip/design_IP_auto_us_3/sim/design_IP_auto_us_3.v" \
"../../../bd/design_IP/ip/design_IP_auto_cc_3/sim/design_IP_auto_cc_3.v" \
"../../../bd/design_IP/ip/design_IP_auto_pc_0/sim/design_IP_auto_pc_0.v" \
"../../../bd/design_IP/ip/design_IP_auto_pc_1/sim/design_IP_auto_pc_1.v" \
"../../../bd/design_IP/ip/design_IP_auto_cc_4/sim/design_IP_auto_cc_4.v" \
"../../../bd/design_IP/ip/design_IP_auto_cc_5/sim/design_IP_auto_cc_5.v" \
"../../../bd/design_IP/ip/design_IP_auto_pc_2/sim/design_IP_auto_pc_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
