0.7
2020.2
Oct 14 2022
05:20:55
C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/AESL_automem_A.v,1680012215,systemVerilog,,,,AESL_automem_A,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/csv_file_dump.svh,1680012215,verilog,,,,,,,,,,,,
C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/dataflow_monitor.sv,1680012215,systemVerilog,C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/nodf_module_interface.svh,,C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/dump_file_agent.svh;C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/csv_file_dump.svh;C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/sample_agent.svh;C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/sample_manager.svh;C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/nodf_module_interface.svh;C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/dump_file_agent.svh,1680012215,verilog,,,,,,,,,,,,
C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/fifo_para.vh,1680012215,verilog,,,,,,,,,,,,
C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/loop_pipeline.autotb.v,1680012215,systemVerilog,,,C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/fifo_para.vh,apatb_loop_pipeline_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/loop_pipeline.v,1680012134,systemVerilog,,,,loop_pipeline,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/loop_pipeline_ama_addmuladd_9s_9s_8ns_20s_20_4_1.v,1680012135,systemVerilog,,,,loop_pipeline_ama_addmuladd_9s_9s_8ns_20s_20_4_1;loop_pipeline_ama_addmuladd_9s_9s_8ns_20s_20_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/nodf_module_interface.svh,1680012215,verilog,,,,nodf_module_intf,,,,,,,,
C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/nodf_module_monitor.svh,1680012215,verilog,,,,,,,,,,,,
C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/sample_agent.svh,1680012215,verilog,,,,,,,,,,,,
C:/dev/VitisHLSRepos/LoopPipeline/solution_pipeline_I/sim/verilog/sample_manager.svh,1680012215,verilog,,,,,,,,,,,,
