#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Wed Apr 20 13:37:39 2016
# Process ID: 25264
# Log file: /home/INTRA/rauno.padari/workspace/audio-mixer/vivado/vivado.log
# Journal file: /home/INTRA/rauno.padari/workspace/audio-mixer/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project audio-mixer . -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "audio_mixer"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
validate_bd_design
make_wrapper -files [get_files /home/INTRA/rauno.padari/workspace/audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd] -top
add_files -norecurse /home/INTRA/rauno.padari/workspace/audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::infer_core -vendor user.org -library user -taxonomy /UserIP /home/INTRA/rauno.padari/workspace/audio-mixer/ip_repo/zedboard_audio
ipx::edit_ip_in_project -upgrade true -name audio_ip -directory /home/INTRA/rauno.padari/workspace/audio-mixer/vivado/audio-mixer.tmp /home/INTRA/rauno.padari/workspace/audio-mixer/ip_repo/zedboard_audio/component.xml
ipx::current_core /home/INTRA/rauno.padari/workspace/audio-mixer/ip_repo/zedboard_audio/component.xml
update_compile_order -fileset sim_1
remove_files /home/INTRA/rauno.padari/workspace/audio-mixer/ip_repo/zedboard_audio/hdl/audio_testbench.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property name zed_audio [ipx::current_core]
set_property display_name zed_audio_v1_0 [ipx::current_core]
set_property description zed_audio_v1_0 [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property previous_version_for_upgrade user.org:user:audio_testbench:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  /home/INTRA/rauno.padari/workspace/audio-mixer/ip_repo/zedboard_audio [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv user.org:user:zed_audio:1.0 zed_audio_0
endgroup
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins zed_audio_0/clk_100] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
create_bd_port -dir O AC_ADR0
connect_bd_net [get_bd_pins /zed_audio_0/AC_ADR0] [get_bd_ports AC_ADR0]
endgroup
startgroup
create_bd_port -dir O AC_ADR1
connect_bd_net [get_bd_pins /zed_audio_0/AC_ADR1] [get_bd_ports AC_ADR1]
endgroup
startgroup
create_bd_port -dir O AC_GPIO0
connect_bd_net [get_bd_pins /zed_audio_0/AC_GPIO0] [get_bd_ports AC_GPIO0]
endgroup
startgroup
create_bd_port -dir I AC_GPIO1
connect_bd_net [get_bd_pins /zed_audio_0/AC_GPIO1] [get_bd_ports AC_GPIO1]
endgroup
startgroup
create_bd_port -dir I AC_GPIO2
connect_bd_net [get_bd_pins /zed_audio_0/AC_GPIO2] [get_bd_ports AC_GPIO2]
endgroup
startgroup
create_bd_port -dir I AC_GPIO3
connect_bd_net [get_bd_pins /zed_audio_0/AC_GPIO3] [get_bd_ports AC_GPIO3]
endgroup
startgroup
create_bd_port -dir O AC_MCLK
connect_bd_net [get_bd_pins /zed_audio_0/AC_MCLK] [get_bd_ports AC_MCLK]
endgroup
startgroup
create_bd_port -dir O AC_SCK
connect_bd_net [get_bd_pins /zed_audio_0/AC_SCK] [get_bd_ports AC_SCK]
endgroup
startgroup
create_bd_port -dir IO AC_SDA
connect_bd_net [get_bd_pins /zed_audio_0/AC_SDA] [get_bd_ports AC_SDA]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 206 184} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins zed_audio_0/hphone_l_valid]
connect_bd_net -net [get_bd_nets xlconstant_0_dout] [get_bd_pins zed_audio_0/hphone_r_valid_dummy] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins zed_audio_0/line_in_l] [get_bd_pins zed_audio_0/hphone_l]
connect_bd_net [get_bd_pins zed_audio_0/line_in_r] [get_bd_pins zed_audio_0/hphone_r]
validate_bd_design
add_files -fileset constrs_1 -norecurse /home/INTRA/rauno.padari/workspace/audio-mixer/ip_repo/zedboard_audio/constraints/zed_audio.xdc
validate_bd_design -force
save_bd_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file mkdir /home/INTRA/rauno.padari/workspace/audio-mixer/vivado/audio-mixer.sdk
file copy -force /home/INTRA/rauno.padari/workspace/audio-mixer/vivado/audio-mixer.runs/impl_1/audio_mixer_wrapper.sysdef /home/INTRA/rauno.padari/workspace/audio-mixer/vivado/audio-mixer.sdk/audio_mixer_wrapper.hdf

launch_sdk -workspace /home/INTRA/rauno.padari/workspace/audio-mixer/vivado/audio-mixer.sdk -hwspec /home/INTRA/rauno.padari/workspace/audio-mixer/vivado/audio-mixer.sdk/audio_mixer_wrapper.hdf
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
endgroup
delete_bd_objs [get_bd_nets zed_audio_0_line_in_r]
delete_bd_objs [get_bd_nets zed_audio_0_line_in_l]
validate_bd_design
validate_bd_design -force
startgroup
create_bd_port -dir I -from 23 -to 0 hphone_l
connect_bd_net [get_bd_pins /zed_audio_0/hphone_l] [get_bd_ports hphone_l]
endgroup
startgroup
create_bd_port -dir I -from 23 -to 0 hphone_r
connect_bd_net [get_bd_pins /zed_audio_0/hphone_r] [get_bd_ports hphone_r]
endgroup
delete_bd_objs [get_bd_cells xlconstant_0]
undo
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins zed_audio_0/hphone_r_valid_dummy]
set_property location {1 228 243} [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
delete_bd_objs [get_bd_cells xlconstant_0]
set_property location {107 177} [get_bd_ports hphone_r]
startgroup
create_bd_port -dir I hphone_l_valid
connect_bd_net [get_bd_pins /zed_audio_0/hphone_l_valid] [get_bd_ports hphone_l_valid]
endgroup
connect_bd_net -net [get_bd_nets hphone_l_valid_1] [get_bd_ports hphone_l_valid] [get_bd_pins zed_audio_0/hphone_r_valid_dummy]
delete_bd_objs [get_bd_nets hphone_l_1] [get_bd_ports hphone_l]
delete_bd_objs [get_bd_ports hphone_l_valid]
delete_bd_objs [get_bd_nets hphone_r_1] [get_bd_ports hphone_r]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
set_property -dict [list CONFIG.NUM_READ_OUTSTANDING [get_property CONFIG.NUM_READ_OUTSTANDING [get_bd_intf_pins axi_interconnect_0/xbar/S00_AXI]] CONFIG.NUM_WRITE_OUTSTANDING [get_property CONFIG.NUM_WRITE_OUTSTANDING [get_bd_intf_pins axi_interconnect_0/xbar/S00_AXI]]] [get_bd_intf_ports S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_ports S00_AXI]
endgroup
startgroup
create_bd_port -dir I -from 23 -to 0 hphone_l
connect_bd_net [get_bd_pins /zed_audio_0/hphone_l] [get_bd_ports hphone_l]
endgroup
delete_bd_objs [get_bd_intf_nets S00_AXI_1] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_ports S00_AXI]
delete_bd_objs [get_bd_nets hphone_l_1] [get_bd_ports hphone_l]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 hphone_l
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_ports hphone_l]
undo
undo
save_bd_design
