<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-failed">
description: A module testing do..while loop
rc: 1 (means success: 0)
tags: 12.7.5
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-12
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-12/12.7.5--dowhile.sv.html" target="file-frame">tests/chapter-12/12.7.5--dowhile.sv</a>
defines: 
time_elapsed: 0.008s
ram usage: 10164 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpq6qeb25h/run.sh
+ cat /tmpfs/tmp/tmpq6qeb25h/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/tests/chapter-12  <a href="../../../tests/chapter-12/12.7.5--dowhile.sv.html" target="file-frame">tests/chapter-12/12.7.5--dowhile.sv</a>
+ yosys -Q -T /tmpfs/tmp/tmpq6qeb25h/scr.ys

-- Executing script file `/tmpfs/tmp/tmpq6qeb25h/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../tests/chapter-12/12.7.5--dowhile.sv.html" target="file-frame">tests/chapter-12/12.7.5--dowhile.sv</a>
<a href="../../../tests/chapter-12/12.7.5--dowhile.sv.html#l-7" target="file-frame">tests/chapter-12/12.7.5--dowhile.sv:7</a>: ERROR: syntax error, unexpected &#39;=&#39;, expecting &#39;(&#39;

</pre>
</body>