Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Sep 12 16:15:55 2024
| Host         : SaverZY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_design_timing_summary_routed.rpt -pb top_design_timing_summary_routed.pb -rpx top_design_timing_summary_routed.rpx -warn_on_violation
| Design       : top_design
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     196         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   28          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (320)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (312)
5. checking no_input_delay (11)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (320)
--------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: U1/clk_500khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[3]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: U1/key_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U7/flag_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (312)
--------------------------------------------------
 There are 312 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.642        0.000                      0                  239        0.122        0.000                      0                  239        9.500        0.000                       0                   259  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            12.642        0.000                      0                  239        0.122        0.000                      0                  239        9.500        0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.642ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 2.670ns (36.514%)  route 4.642ns (63.486%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 24.372 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.374     4.640    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379     5.019 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.023     6.042    U4/total_money[14]_i_23[3]
    SLICE_X49Y93         LUT4 (Prop_lut4_I3_O)        0.115     6.157 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.358     6.515    U4/ticket_num_reg[2]_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.267     6.782 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.315     7.097    U7/DI[0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.434 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          1.483     8.917    U7/U6/total_money3[5]
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.250     9.167 r  U7/recharge_auto[14]_i_28/O
                         net (fo=1, routed)           0.229     9.396    U7/recharge_auto[14]_i_28_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.105     9.501 r  U7/recharge_auto[14]_i_24/O
                         net (fo=1, routed)           0.000     9.501    U7/recharge_auto[14]_i_24_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    10.031 r  U7/recharge_auto_reg[14]_i_21/O[3]
                         net (fo=23, routed)          0.773    10.804    U7/U6/recharge_auto30_out[7]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.257    11.061 r  U7/recharge_auto[14]_i_15/O
                         net (fo=1, routed)           0.000    11.061    U7/recharge_auto[14]_i_15_n_0
    SLICE_X44Y89         MUXF7 (Prop_muxf7_I0_O)      0.178    11.239 r  U7/recharge_auto_reg[14]_i_11/O
                         net (fo=2, routed)           0.461    11.700    U7/recharge_auto_reg[14]_i_11_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I0_O)        0.252    11.952 r  U7/recharge_auto[14]_i_2/O
                         net (fo=1, routed)           0.000    11.952    U6/recharge_auto_reg[14]_0[13]
    SLICE_X43Y89         FDRE                                         r  U6/recharge_auto_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.266    24.372    U6/sys_clk_IBUF_BUFG
    SLICE_X43Y89         FDRE                                         r  U6/recharge_auto_reg[14]/C
                         clock pessimism              0.225    24.598    
                         clock uncertainty           -0.035    24.562    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.032    24.594    U6/recharge_auto_reg[14]
  -------------------------------------------------------------------
                         required time                         24.594    
                         arrival time                         -11.952    
  -------------------------------------------------------------------
                         slack                                 12.642    

Slack (MET) :             12.661ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.670ns (36.601%)  route 4.625ns (63.399%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.374     4.640    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379     5.019 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.023     6.042    U4/total_money[14]_i_23[3]
    SLICE_X49Y93         LUT4 (Prop_lut4_I3_O)        0.115     6.157 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.358     6.515    U4/ticket_num_reg[2]_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.267     6.782 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.315     7.097    U7/DI[0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.434 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          1.483     8.917    U7/U6/total_money3[5]
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.250     9.167 r  U7/recharge_auto[14]_i_28/O
                         net (fo=1, routed)           0.229     9.396    U7/recharge_auto[14]_i_28_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.105     9.501 r  U7/recharge_auto[14]_i_24/O
                         net (fo=1, routed)           0.000     9.501    U7/recharge_auto[14]_i_24_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    10.031 r  U7/recharge_auto_reg[14]_i_21/O[3]
                         net (fo=23, routed)          0.773    10.804    U7/U6/recharge_auto30_out[7]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.257    11.061 r  U7/recharge_auto[14]_i_15/O
                         net (fo=1, routed)           0.000    11.061    U7/recharge_auto[14]_i_15_n_0
    SLICE_X44Y89         MUXF7 (Prop_muxf7_I0_O)      0.178    11.239 r  U7/recharge_auto_reg[14]_i_11/O
                         net (fo=2, routed)           0.443    11.683    U7/recharge_auto_reg[14]_i_11_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I3_O)        0.252    11.935 r  U7/recharge_auto[11]_i_1/O
                         net (fo=1, routed)           0.000    11.935    U6/recharge_auto_reg[14]_0[10]
    SLICE_X43Y90         FDRE                                         r  U6/recharge_auto_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.267    24.373    U6/sys_clk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  U6/recharge_auto_reg[11]/C
                         clock pessimism              0.225    24.599    
                         clock uncertainty           -0.035    24.563    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.032    24.595    U6/recharge_auto_reg[11]
  -------------------------------------------------------------------
                         required time                         24.595    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                 12.661    

Slack (MET) :             12.889ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 2.017ns (28.395%)  route 5.086ns (71.605%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.374     4.640    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379     5.019 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.023     6.042    U4/total_money[14]_i_23[3]
    SLICE_X49Y93         LUT4 (Prop_lut4_I3_O)        0.115     6.157 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.358     6.515    U4/ticket_num_reg[2]_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.267     6.782 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.315     7.097    U7/DI[0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.434 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          1.483     8.917    U7/U6/total_money3[5]
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.250     9.167 r  U7/recharge_auto[14]_i_28/O
                         net (fo=1, routed)           0.229     9.396    U7/recharge_auto[14]_i_28_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.105     9.501 r  U7/recharge_auto[14]_i_24/O
                         net (fo=1, routed)           0.000     9.501    U7/recharge_auto[14]_i_24_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     9.688 r  U7/recharge_auto_reg[14]_i_21/O[1]
                         net (fo=23, routed)          1.029    10.716    U7/U6/recharge_auto30_out[5]
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.250    10.966 r  U7/recharge_auto[12]_i_2/O
                         net (fo=4, routed)           0.650    11.616    U7/recharge_auto[12]_i_2_n_0
    SLICE_X43Y90         LUT4 (Prop_lut4_I2_O)        0.127    11.743 r  U7/recharge_auto[12]_i_1/O
                         net (fo=1, routed)           0.000    11.743    U6/recharge_auto_reg[14]_0[11]
    SLICE_X43Y90         FDRE                                         r  U6/recharge_auto_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.267    24.373    U6/sys_clk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  U6/recharge_auto_reg[12]/C
                         clock pessimism              0.225    24.599    
                         clock uncertainty           -0.035    24.563    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.069    24.632    U6/recharge_auto_reg[12]
  -------------------------------------------------------------------
                         required time                         24.632    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                 12.889    

Slack (MET) :             12.890ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 1.995ns (28.070%)  route 5.112ns (71.930%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 24.372 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.374     4.640    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379     5.019 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.023     6.042    U4/total_money[14]_i_23[3]
    SLICE_X49Y93         LUT4 (Prop_lut4_I3_O)        0.115     6.157 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.358     6.515    U4/ticket_num_reg[2]_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.267     6.782 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.315     7.097    U7/DI[0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.434 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          1.483     8.917    U7/U6/total_money3[5]
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.250     9.167 r  U7/recharge_auto[14]_i_28/O
                         net (fo=1, routed)           0.229     9.396    U7/recharge_auto[14]_i_28_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.105     9.501 r  U7/recharge_auto[14]_i_24/O
                         net (fo=1, routed)           0.000     9.501    U7/recharge_auto[14]_i_24_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     9.688 r  U7/recharge_auto_reg[14]_i_21/O[1]
                         net (fo=23, routed)          1.029    10.716    U7/U6/recharge_auto30_out[5]
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.250    10.966 r  U7/recharge_auto[12]_i_2/O
                         net (fo=4, routed)           0.675    11.642    U7/recharge_auto[12]_i_2_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I2_O)        0.105    11.747 r  U7/recharge_auto[9]_i_1/O
                         net (fo=1, routed)           0.000    11.747    U6/recharge_auto_reg[14]_0[8]
    SLICE_X42Y89         FDSE                                         r  U6/recharge_auto_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.266    24.372    U6/sys_clk_IBUF_BUFG
    SLICE_X42Y89         FDSE                                         r  U6/recharge_auto_reg[9]/C
                         clock pessimism              0.225    24.598    
                         clock uncertainty           -0.035    24.562    
    SLICE_X42Y89         FDSE (Setup_fdse_C_D)        0.074    24.636    U6/recharge_auto_reg[9]
  -------------------------------------------------------------------
                         required time                         24.636    
                         arrival time                         -11.747    
  -------------------------------------------------------------------
                         slack                                 12.890    

Slack (MET) :             12.928ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 1.995ns (28.385%)  route 5.033ns (71.615%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.374     4.640    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379     5.019 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.023     6.042    U4/total_money[14]_i_23[3]
    SLICE_X49Y93         LUT4 (Prop_lut4_I3_O)        0.115     6.157 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.358     6.515    U4/ticket_num_reg[2]_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.267     6.782 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.315     7.097    U7/DI[0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.434 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          1.483     8.917    U7/U6/total_money3[5]
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.250     9.167 r  U7/recharge_auto[14]_i_28/O
                         net (fo=1, routed)           0.229     9.396    U7/recharge_auto[14]_i_28_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.105     9.501 r  U7/recharge_auto[14]_i_24/O
                         net (fo=1, routed)           0.000     9.501    U7/recharge_auto[14]_i_24_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     9.688 r  U7/recharge_auto_reg[14]_i_21/O[1]
                         net (fo=23, routed)          1.029    10.716    U7/U6/recharge_auto30_out[5]
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.250    10.966 r  U7/recharge_auto[12]_i_2/O
                         net (fo=4, routed)           0.597    11.563    U7/recharge_auto[12]_i_2_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I3_O)        0.105    11.668 r  U7/recharge_auto[8]_i_1/O
                         net (fo=1, routed)           0.000    11.668    U6/recharge_auto_reg[14]_0[7]
    SLICE_X43Y90         FDRE                                         r  U6/recharge_auto_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.267    24.373    U6/sys_clk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  U6/recharge_auto_reg[8]/C
                         clock pessimism              0.225    24.599    
                         clock uncertainty           -0.035    24.563    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.033    24.596    U6/recharge_auto_reg[8]
  -------------------------------------------------------------------
                         required time                         24.596    
                         arrival time                         -11.668    
  -------------------------------------------------------------------
                         slack                                 12.928    

Slack (MET) :             12.981ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.995ns (28.427%)  route 5.023ns (71.573%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 24.372 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.374     4.640    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379     5.019 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.023     6.042    U4/total_money[14]_i_23[3]
    SLICE_X49Y93         LUT4 (Prop_lut4_I3_O)        0.115     6.157 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.358     6.515    U4/ticket_num_reg[2]_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.267     6.782 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.315     7.097    U7/DI[0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.434 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          1.483     8.917    U7/U6/total_money3[5]
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.250     9.167 r  U7/recharge_auto[14]_i_28/O
                         net (fo=1, routed)           0.229     9.396    U7/recharge_auto[14]_i_28_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.105     9.501 r  U7/recharge_auto[14]_i_24/O
                         net (fo=1, routed)           0.000     9.501    U7/recharge_auto[14]_i_24_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     9.688 r  U7/recharge_auto_reg[14]_i_21/O[1]
                         net (fo=23, routed)          1.064    10.752    U7/U6/recharge_auto30_out[5]
    SLICE_X42Y89         LUT6 (Prop_lut6_I2_O)        0.250    11.002 r  U7/recharge_auto[13]_i_4/O
                         net (fo=1, routed)           0.551    11.552    U7/recharge_auto[13]_i_4_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.105    11.657 r  U7/recharge_auto[13]_i_1/O
                         net (fo=1, routed)           0.000    11.657    U6/recharge_auto_reg[14]_0[12]
    SLICE_X42Y89         FDRE                                         r  U6/recharge_auto_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.266    24.372    U6/sys_clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  U6/recharge_auto_reg[13]/C
                         clock pessimism              0.225    24.598    
                         clock uncertainty           -0.035    24.562    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.076    24.638    U6/recharge_auto_reg[13]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                         -11.657    
  -------------------------------------------------------------------
                         slack                                 12.981    

Slack (MET) :             13.238ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 1.995ns (29.528%)  route 4.761ns (70.472%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 24.372 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.374     4.640    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379     5.019 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.023     6.042    U4/total_money[14]_i_23[3]
    SLICE_X49Y93         LUT4 (Prop_lut4_I3_O)        0.115     6.157 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.358     6.515    U4/ticket_num_reg[2]_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.267     6.782 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.315     7.097    U7/DI[0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.434 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          1.483     8.917    U7/U6/total_money3[5]
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.250     9.167 r  U7/recharge_auto[14]_i_28/O
                         net (fo=1, routed)           0.229     9.396    U7/recharge_auto[14]_i_28_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.105     9.501 r  U7/recharge_auto[14]_i_24/O
                         net (fo=1, routed)           0.000     9.501    U7/recharge_auto[14]_i_24_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     9.688 r  U7/recharge_auto_reg[14]_i_21/O[1]
                         net (fo=23, routed)          1.023    10.710    U7/U6/recharge_auto30_out[5]
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.250    10.960 r  U7/recharge_auto[13]_i_2/O
                         net (fo=2, routed)           0.331    11.291    U7/recharge_auto[13]_i_2_n_0
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.105    11.396 r  U7/recharge_auto[10]_i_1/O
                         net (fo=1, routed)           0.000    11.396    U6/recharge_auto_reg[14]_0[9]
    SLICE_X42Y89         FDSE                                         r  U6/recharge_auto_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.266    24.372    U6/sys_clk_IBUF_BUFG
    SLICE_X42Y89         FDSE                                         r  U6/recharge_auto_reg[10]/C
                         clock pessimism              0.225    24.598    
                         clock uncertainty           -0.035    24.562    
    SLICE_X42Y89         FDSE (Setup_fdse_C_D)        0.072    24.634    U6/recharge_auto_reg[10]
  -------------------------------------------------------------------
                         required time                         24.634    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                 13.238    

Slack (MET) :             13.304ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 2.365ns (35.400%)  route 4.316ns (64.600%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 24.374 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.374     4.640    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379     5.019 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.023     6.042    U4/total_money[14]_i_23[3]
    SLICE_X49Y93         LUT4 (Prop_lut4_I3_O)        0.115     6.157 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.358     6.515    U4/ticket_num_reg[2]_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.267     6.782 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.315     7.097    U7/DI[0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.434 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          1.483     8.917    U7/U6/total_money3[5]
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.250     9.167 r  U7/recharge_auto[14]_i_28/O
                         net (fo=1, routed)           0.229     9.396    U7/recharge_auto[14]_i_28_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.105     9.501 r  U7/recharge_auto[14]_i_24/O
                         net (fo=1, routed)           0.000     9.501    U7/recharge_auto[14]_i_24_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.982 r  U7/recharge_auto_reg[14]_i_21/O[2]
                         net (fo=23, routed)          0.908    10.889    U7/U6/recharge_auto30_out[6]
    SLICE_X43Y92         LUT6 (Prop_lut6_I3_O)        0.253    11.142 r  U7/recharge_auto[4]_i_2/O
                         net (fo=1, routed)           0.000    11.142    U7/recharge_auto[4]_i_2_n_0
    SLICE_X43Y92         MUXF7 (Prop_muxf7_I0_O)      0.178    11.320 r  U7/recharge_auto_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.320    U6/recharge_auto_reg[14]_0[4]
    SLICE_X43Y92         FDRE                                         r  U6/recharge_auto_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.268    24.374    U6/sys_clk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  U6/recharge_auto_reg[4]/C
                         clock pessimism              0.225    24.600    
                         clock uncertainty           -0.035    24.564    
    SLICE_X43Y92         FDRE (Setup_fdre_C_D)        0.060    24.624    U6/recharge_auto_reg[4]
  -------------------------------------------------------------------
                         required time                         24.624    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                 13.304    

Slack (MET) :             13.435ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 2.422ns (36.974%)  route 4.129ns (63.026%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 24.375 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.374     4.640    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379     5.019 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.023     6.042    U4/total_money[14]_i_23[3]
    SLICE_X49Y93         LUT4 (Prop_lut4_I3_O)        0.115     6.157 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.358     6.515    U4/ticket_num_reg[2]_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.267     6.782 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.315     7.097    U7/DI[0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.434 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          1.483     8.917    U7/U6/total_money3[5]
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.250     9.167 r  U7/recharge_auto[14]_i_28/O
                         net (fo=1, routed)           0.229     9.396    U7/recharge_auto[14]_i_28_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.105     9.501 r  U7/recharge_auto[14]_i_24/O
                         net (fo=1, routed)           0.000     9.501    U7/recharge_auto[14]_i_24_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    10.031 r  U7/recharge_auto_reg[14]_i_21/O[3]
                         net (fo=23, routed)          0.720    10.751    U7/U6/recharge_auto30_out[7]
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.257    11.008 r  U7/recharge_auto[3]_i_3/O
                         net (fo=1, routed)           0.000    11.008    U7/recharge_auto[3]_i_3_n_0
    SLICE_X41Y92         MUXF7 (Prop_muxf7_I1_O)      0.182    11.190 r  U7/recharge_auto_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.190    U6/recharge_auto_reg[14]_0[3]
    SLICE_X41Y92         FDRE                                         r  U6/recharge_auto_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.269    24.375    U6/sys_clk_IBUF_BUFG
    SLICE_X41Y92         FDRE                                         r  U6/recharge_auto_reg[3]/C
                         clock pessimism              0.225    24.601    
                         clock uncertainty           -0.035    24.565    
    SLICE_X41Y92         FDRE (Setup_fdre_C_D)        0.060    24.625    U6/recharge_auto_reg[3]
  -------------------------------------------------------------------
                         required time                         24.625    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                 13.435    

Slack (MET) :             13.490ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 2.068ns (31.847%)  route 4.426ns (68.153%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.374     4.640    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379     5.019 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.023     6.042    U4/total_money[14]_i_23[3]
    SLICE_X49Y93         LUT4 (Prop_lut4_I3_O)        0.115     6.157 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.358     6.515    U4/ticket_num_reg[2]_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.267     6.782 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.315     7.097    U7/DI[0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.434 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          1.483     8.917    U7/U6/total_money3[5]
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.250     9.167 r  U7/recharge_auto[14]_i_28/O
                         net (fo=1, routed)           0.229     9.396    U7/recharge_auto[14]_i_28_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.105     9.501 r  U7/recharge_auto[14]_i_24/O
                         net (fo=1, routed)           0.000     9.501    U7/recharge_auto[14]_i_24_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     9.688 r  U7/recharge_auto_reg[14]_i_21/O[1]
                         net (fo=23, routed)          1.017    10.705    U7/U6/recharge_auto30_out[5]
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.250    10.955 r  U7/recharge_auto[5]_i_2/O
                         net (fo=1, routed)           0.000    10.955    U7/recharge_auto[5]_i_2_n_0
    SLICE_X43Y90         MUXF7 (Prop_muxf7_I0_O)      0.178    11.133 r  U7/recharge_auto_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.133    U6/recharge_auto_reg[14]_0[5]
    SLICE_X43Y90         FDRE                                         r  U6/recharge_auto_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.267    24.373    U6/sys_clk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  U6/recharge_auto_reg[5]/C
                         clock pessimism              0.225    24.599    
                         clock uncertainty           -0.035    24.563    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.060    24.623    U6/recharge_auto_reg[5]
  -------------------------------------------------------------------
                         required time                         24.623    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                 13.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U7/key_in_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/flag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.862%)  route 0.293ns (61.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.561     1.539    U7/sys_clk_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  U7/key_in_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  U7/key_in_d2_reg[1]/Q
                         net (fo=2, routed)           0.293     1.972    U7/key_in_d2_reg_n_0_[1]
    SLICE_X51Y91         LUT6 (Prop_lut6_I1_O)        0.045     2.017 r  U7/flag[1]_i_1/O
                         net (fo=1, routed)           0.000     2.017    U7/flag[1]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  U7/flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.832     2.056    U7/sys_clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  U7/flag_reg[1]/C
                         clock pessimism             -0.251     1.805    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.091     1.896    U7/flag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.303%)  route 0.157ns (45.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.569     1.547    U1/sys_clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.157     1.844    U1/count_reg_n_0_[0]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.889 r  U1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.889    U1/p_0_in[2]
    SLICE_X30Y100        FDRE                                         r  U1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.838     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  U1/count_reg[2]/C
                         clock pessimism             -0.480     1.583    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.704    U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.303%)  route 0.157ns (45.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.569     1.547    U1/sys_clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.157     1.844    U1/count_reg_n_0_[0]
    SLICE_X30Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.889 r  U1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.889    U1/p_0_in[3]
    SLICE_X30Y100        FDRE                                         r  U1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.838     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  U1/count_reg[3]/C
                         clock pessimism             -0.480     1.583    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.704    U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/clk_500khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.363%)  route 0.163ns (46.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.569     1.547    U1/sys_clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  U1/count_reg[5]/Q
                         net (fo=7, routed)           0.163     1.851    U1/count_reg[5]
    SLICE_X30Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.896 r  U1/clk_500khz_i_1/O
                         net (fo=1, routed)           0.000     1.896    U1/clk_500khz_i_1_n_0
    SLICE_X30Y100        FDRE                                         r  U1/clk_500khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.838     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  U1/clk_500khz_reg/C
                         clock pessimism             -0.480     1.583    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.120     1.703    U1/clk_500khz_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U7/counter_reg[2][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/flag_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.231ns (63.999%)  route 0.130ns (36.001%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.561     1.539    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  U7/counter_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.680 f  U7/counter_reg[2][17]/Q
                         net (fo=3, routed)           0.075     1.755    U7/counter_reg[2]_1[17]
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.800 r  U7/flag[2]_i_2/O
                         net (fo=1, routed)           0.054     1.855    U7/flag[2]_i_2_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.900 r  U7/flag[2]_i_1/O
                         net (fo=1, routed)           0.000     1.900    U7/flag[2]_i_1_n_0
    SLICE_X46Y87         FDRE                                         r  U7/flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.055    U7/sys_clk_IBUF_BUFG
    SLICE_X46Y87         FDRE                                         r  U7/flag_reg[2]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.120     1.672    U7/flag_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U7/key_in_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/key_in_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.567     1.545    U7/sys_clk_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  U7/key_in_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.128     1.673 r  U7/key_in_d1_reg[3]/Q
                         net (fo=1, routed)           0.116     1.789    U7/key_in_d1[3]
    SLICE_X33Y89         FDRE                                         r  U7/key_in_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.838     2.062    U7/sys_clk_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  U7/key_in_d2_reg[3]/C
                         clock pessimism             -0.517     1.545    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.012     1.557    U7/key_in_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.430%)  route 0.155ns (42.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.568     1.546    U1/sys_clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.710 r  U1/count_reg[2]/Q
                         net (fo=7, routed)           0.155     1.865    U1/count_reg[2]
    SLICE_X29Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.910 r  U1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.910    U1/p_0_in[4]
    SLICE_X29Y100        FDRE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.838     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  U1/count_reg[4]/C
                         clock pessimism             -0.480     1.583    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.092     1.675    U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.961%)  route 0.158ns (43.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.568     1.546    U1/sys_clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.710 r  U1/count_reg[2]/Q
                         net (fo=7, routed)           0.158     1.868    U1/count_reg[2]
    SLICE_X29Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.913 r  U1/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.913    U1/p_0_in[5]
    SLICE_X29Y100        FDRE                                         r  U1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.838     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  U1/count_reg[5]/C
                         clock pessimism             -0.480     1.583    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.092     1.675    U1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.501%)  route 0.149ns (44.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.569     1.547    U1/sys_clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  U1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  U1/count_reg[1]/Q
                         net (fo=7, routed)           0.149     1.837    U1/count_reg[1]
    SLICE_X29Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.882 r  U1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.882    U1/p_0_in[1]
    SLICE_X29Y100        FDRE                                         r  U1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.838     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  U1/count_reg[1]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.092     1.639    U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.336%)  route 0.150ns (44.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.569     1.547    U1/sys_clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  U1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.688 f  U1/count_reg[1]/Q
                         net (fo=7, routed)           0.150     1.838    U1/count_reg[1]
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.883 r  U1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    U1/p_0_in[0]
    SLICE_X29Y100        FDRE                                         r  U1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.838     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  U1/count_reg[0]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.091     1.638    U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X30Y100  U1/clk_500khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X29Y100  U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X29Y100  U1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X30Y100  U1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X30Y100  U1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X29Y100  U1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X29Y100  U1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X28Y84   U3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X29Y85   U3/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  U1/clk_500khz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  U1/clk_500khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X29Y100  U1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X29Y100  U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X29Y100  U1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X29Y100  U1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  U1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  U1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  U1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  U1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  U1/clk_500khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  U1/clk_500khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X29Y100  U1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X29Y100  U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X29Y100  U1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X29Y100  U1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  U1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  U1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  U1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  U1/count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           295 Endpoints
Min Delay           295 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/end_station_value_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.302ns  (logic 1.513ns (9.281%)  route 14.789ns (90.719%))
  Logic Levels:           10  (FDRE=1 LUT4=2 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDRE                         0.000     0.000 r  U2/end_station_value_reg[6]/C
    SLICE_X40Y107        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[6]/Q
                         net (fo=18, routed)          1.141     1.525    U2/end_station_value[6]
    SLICE_X40Y111        LUT5 (Prop_lut5_I0_O)        0.119     1.644 r  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         3.062     4.706    U2/price_reg[3]_i_338_n_0
    SLICE_X43Y128        LUT4 (Prop_lut4_I0_O)        0.275     4.981 f  U2/price_reg[3]_i_345/O
                         net (fo=95, routed)          4.658     9.639    U2/U4/p_0_in55_in
    SLICE_X30Y144        LUT5 (Prop_lut5_I0_O)        0.105     9.744 r  U2/price_reg[2]_i_73/O
                         net (fo=3, routed)           1.150    10.894    U2/price_reg[2]_i_73_n_0
    SLICE_X36Y136        LUT5 (Prop_lut5_I1_O)        0.105    10.999 f  U2/price_reg[2]_i_21/O
                         net (fo=5, routed)           0.800    11.799    U2/price_reg[2]_i_21_n_0
    SLICE_X36Y137        LUT5 (Prop_lut5_I1_O)        0.105    11.904 f  U2/price_reg[2]_i_31/O
                         net (fo=5, routed)           0.701    12.605    U2/price_reg[2]_i_31_n_0
    SLICE_X36Y139        LUT6 (Prop_lut6_I5_O)        0.105    12.710 f  U2/price_reg[3]_i_21/O
                         net (fo=5, routed)           0.607    13.317    U2/price_reg[3]_i_21_n_0
    SLICE_X38Y134        LUT5 (Prop_lut5_I0_O)        0.105    13.422 f  U2/price_reg[2]_i_9/O
                         net (fo=4, routed)           1.263    14.685    U2/price_reg[2]_i_9_n_0
    SLICE_X37Y124        LUT6 (Prop_lut6_I1_O)        0.105    14.790 f  U2/price_reg[3]_i_6/O
                         net (fo=1, routed)           0.946    15.736    U2/price_reg[3]_i_6_n_0
    SLICE_X43Y133        LUT4 (Prop_lut4_I2_O)        0.105    15.841 r  U2/price_reg[3]_i_1/O
                         net (fo=1, routed)           0.461    16.301    U4/D[3]
    SLICE_X43Y133        LDCE                                         r  U4/price_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.770ns  (logic 1.513ns (9.594%)  route 14.257ns (90.406%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDRE                         0.000     0.000 r  U2/end_station_value_reg[6]/C
    SLICE_X40Y107        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[6]/Q
                         net (fo=18, routed)          1.141     1.525    U2/end_station_value[6]
    SLICE_X40Y111        LUT5 (Prop_lut5_I0_O)        0.119     1.644 r  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         3.062     4.706    U2/price_reg[3]_i_338_n_0
    SLICE_X43Y128        LUT4 (Prop_lut4_I0_O)        0.275     4.981 f  U2/price_reg[3]_i_345/O
                         net (fo=95, routed)          4.658     9.639    U2/U4/p_0_in55_in
    SLICE_X30Y144        LUT5 (Prop_lut5_I0_O)        0.105     9.744 r  U2/price_reg[2]_i_73/O
                         net (fo=3, routed)           1.150    10.894    U2/price_reg[2]_i_73_n_0
    SLICE_X36Y136        LUT5 (Prop_lut5_I1_O)        0.105    10.999 f  U2/price_reg[2]_i_21/O
                         net (fo=5, routed)           0.800    11.799    U2/price_reg[2]_i_21_n_0
    SLICE_X36Y137        LUT5 (Prop_lut5_I1_O)        0.105    11.904 f  U2/price_reg[2]_i_31/O
                         net (fo=5, routed)           0.492    12.396    U2/price_reg[2]_i_31_n_0
    SLICE_X34Y139        LUT6 (Prop_lut6_I0_O)        0.105    12.501 f  U2/price_reg[1]_i_49/O
                         net (fo=1, routed)           0.711    13.213    U2/price_reg[1]_i_49_n_0
    SLICE_X35Y139        LUT6 (Prop_lut6_I1_O)        0.105    13.318 f  U2/price_reg[1]_i_13/O
                         net (fo=1, routed)           0.918    14.236    U2/price_reg[1]_i_13_n_0
    SLICE_X38Y134        LUT6 (Prop_lut6_I4_O)        0.105    14.341 r  U2/price_reg[1]_i_4/O
                         net (fo=1, routed)           0.608    14.949    U2/price_reg[1]_i_4_n_0
    SLICE_X38Y124        LUT6 (Prop_lut6_I0_O)        0.105    15.054 r  U2/price_reg[1]_i_1/O
                         net (fo=1, routed)           0.716    15.770    U4/D[1]
    SLICE_X39Y129        LDCE                                         r  U4/price_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.488ns  (logic 1.513ns (9.769%)  route 13.975ns (90.231%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDRE                         0.000     0.000 r  U2/end_station_value_reg[6]/C
    SLICE_X40Y107        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[6]/Q
                         net (fo=18, routed)          1.141     1.525    U2/end_station_value[6]
    SLICE_X40Y111        LUT5 (Prop_lut5_I0_O)        0.119     1.644 r  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         3.062     4.706    U2/price_reg[3]_i_338_n_0
    SLICE_X43Y128        LUT4 (Prop_lut4_I0_O)        0.275     4.981 f  U2/price_reg[3]_i_345/O
                         net (fo=95, routed)          4.658     9.639    U2/U4/p_0_in55_in
    SLICE_X30Y144        LUT5 (Prop_lut5_I0_O)        0.105     9.744 r  U2/price_reg[2]_i_73/O
                         net (fo=3, routed)           1.150    10.894    U2/price_reg[2]_i_73_n_0
    SLICE_X36Y136        LUT5 (Prop_lut5_I1_O)        0.105    10.999 f  U2/price_reg[2]_i_21/O
                         net (fo=5, routed)           0.800    11.799    U2/price_reg[2]_i_21_n_0
    SLICE_X36Y137        LUT5 (Prop_lut5_I1_O)        0.105    11.904 f  U2/price_reg[2]_i_31/O
                         net (fo=5, routed)           0.701    12.605    U2/price_reg[2]_i_31_n_0
    SLICE_X36Y139        LUT6 (Prop_lut6_I5_O)        0.105    12.710 f  U2/price_reg[3]_i_21/O
                         net (fo=5, routed)           1.074    13.784    U2/price_reg[3]_i_21_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I2_O)        0.105    13.889 f  U2/price_reg[0]_i_16/O
                         net (fo=1, routed)           0.646    14.536    U2/price_reg[0]_i_16_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I4_O)        0.105    14.641 r  U2/price_reg[0]_i_4/O
                         net (fo=1, routed)           0.350    14.991    U2/price_reg[0]_i_4_n_0
    SLICE_X36Y131        LUT6 (Prop_lut6_I0_O)        0.105    15.096 r  U2/price_reg[0]_i_1/O
                         net (fo=1, routed)           0.392    15.488    U4/D[0]
    SLICE_X38Y129        LDCE                                         r  U4/price_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.906ns  (logic 1.408ns (9.446%)  route 13.498ns (90.554%))
  Logic Levels:           9  (FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDRE                         0.000     0.000 r  U2/end_station_value_reg[6]/C
    SLICE_X40Y107        FDRE (Prop_fdre_C_Q)         0.384     0.384 f  U2/end_station_value_reg[6]/Q
                         net (fo=18, routed)          1.141     1.525    U2/end_station_value[6]
    SLICE_X40Y111        LUT5 (Prop_lut5_I0_O)        0.119     1.644 f  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         3.062     4.706    U2/price_reg[3]_i_338_n_0
    SLICE_X43Y128        LUT4 (Prop_lut4_I0_O)        0.275     4.981 r  U2/price_reg[3]_i_345/O
                         net (fo=95, routed)          5.566    10.547    U2/U4/p_0_in55_in
    SLICE_X29Y133        LUT6 (Prop_lut6_I0_O)        0.105    10.652 r  U2/price_reg[2]_i_274/O
                         net (fo=4, routed)           0.717    11.369    U2/price_reg[2]_i_274_n_0
    SLICE_X31Y132        LUT3 (Prop_lut3_I2_O)        0.105    11.474 f  U2/price_reg[2]_i_121/O
                         net (fo=3, routed)           0.699    12.173    U2/price_reg[2]_i_121_n_0
    SLICE_X33Y132        LUT3 (Prop_lut3_I2_O)        0.105    12.278 r  U2/price_reg[2]_i_41/O
                         net (fo=5, routed)           0.810    13.088    U2/price_reg[2]_i_41_n_0
    SLICE_X36Y133        LUT6 (Prop_lut6_I5_O)        0.105    13.193 r  U2/price_reg[2]_i_15/O
                         net (fo=1, routed)           0.457    13.650    U2/price_reg[2]_i_15_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I2_O)        0.105    13.755 r  U2/price_reg[2]_i_4/O
                         net (fo=1, routed)           0.633    14.388    U2/price_reg[2]_i_4_n_0
    SLICE_X37Y135        LUT6 (Prop_lut6_I0_O)        0.105    14.493 r  U2/price_reg[2]_i_1/O
                         net (fo=1, routed)           0.412    14.906    U4/D[2]
    SLICE_X38Y135        LDCE                                         r  U4/price_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.031ns  (logic 1.513ns (10.783%)  route 12.518ns (89.217%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDRE                         0.000     0.000 r  U2/end_station_value_reg[6]/C
    SLICE_X40Y107        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[6]/Q
                         net (fo=18, routed)          1.141     1.525    U2/end_station_value[6]
    SLICE_X40Y111        LUT5 (Prop_lut5_I0_O)        0.119     1.644 r  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         3.062     4.706    U2/price_reg[3]_i_338_n_0
    SLICE_X43Y128        LUT4 (Prop_lut4_I0_O)        0.275     4.981 f  U2/price_reg[3]_i_345/O
                         net (fo=95, routed)          4.389     9.371    U2/U4/p_0_in55_in
    SLICE_X33Y149        LUT2 (Prop_lut2_I1_O)        0.105     9.476 f  U2/price_reg[3]_i_2179/O
                         net (fo=2, routed)           0.322     9.798    U2/U4/price13865_out
    SLICE_X33Y149        LUT6 (Prop_lut6_I3_O)        0.105     9.903 f  U2/price_reg[3]_i_2237/O
                         net (fo=1, routed)           0.795    10.698    U2/price_reg[3]_i_2237_n_0
    SLICE_X35Y148        LUT6 (Prop_lut6_I0_O)        0.105    10.803 f  U2/price_reg[3]_i_1377/O
                         net (fo=1, routed)           0.346    11.148    U2/price_reg[3]_i_1377_n_0
    SLICE_X35Y148        LUT6 (Prop_lut6_I4_O)        0.105    11.253 f  U2/price_reg[3]_i_503/O
                         net (fo=1, routed)           0.763    12.016    U2/price_reg[3]_i_503_n_0
    SLICE_X35Y147        LUT6 (Prop_lut6_I4_O)        0.105    12.121 f  U2/price_reg[3]_i_106/O
                         net (fo=1, routed)           0.237    12.358    U2/price_reg[3]_i_106_n_0
    SLICE_X37Y146        LUT5 (Prop_lut5_I4_O)        0.105    12.463 f  U2/price_reg[3]_i_19/O
                         net (fo=1, routed)           0.747    13.210    U2/price_reg[3]_i_19_n_0
    SLICE_X48Y143        LUT6 (Prop_lut6_I5_O)        0.105    13.315 f  U2/price_reg[3]_i_3/O
                         net (fo=1, routed)           0.716    14.031    U4/AR[3]
    SLICE_X43Y133        LDCE                                         f  U4/price_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P2IO[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 4.056ns (54.517%)  route 3.384ns (45.483%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE                         0.000     0.000 r  U1/key_flag_reg/C
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  U1/key_flag_reg/Q
                         net (fo=4, routed)           0.442     0.875    U1/key_valid
    SLICE_X30Y97         LUT1 (Prop_lut1_I0_O)        0.125     1.000 r  U1/P2IO_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.942     3.942    P2IO_OBUF[8]
    Y2                   OBUF (Prop_obuf_I_O)         3.498     7.439 r  P2IO_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.439    P2IO[8]
    Y2                                                                r  P2IO[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.215ns  (logic 0.777ns (10.769%)  route 6.438ns (89.231%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE                         0.000     0.000 r  U2/end_station_value_reg[0]_rep__3/C
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.384     0.384 f  U2/end_station_value_reg[0]_rep__3/Q
                         net (fo=119, routed)         4.527     4.911    U2/end_station_value_reg[0]_rep__3_n_0
    SLICE_X57Y133        LUT4 (Prop_lut4_I1_O)        0.126     5.037 f  U2/price_reg[0]_i_10/O
                         net (fo=137, routed)         1.380     6.418    U2/U4/p_0_in121_in
    SLICE_X38Y129        LUT5 (Prop_lut5_I0_O)        0.267     6.685 f  U2/price_reg[0]_i_3/O
                         net (fo=1, routed)           0.530     7.215    U4/AR[0]
    SLICE_X38Y129        LDCE                                         f  U4/price_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 3.707ns (55.095%)  route 3.021ns (44.905%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE                         0.000     0.000 r  U1/col_reg[1]_lopt_replica/C
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.021     3.400    lopt_1
    R3                   OBUF (Prop_obuf_I_O)         3.328     6.728 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.728    col[1]
    R3                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.634ns  (logic 3.708ns (55.898%)  route 2.926ns (44.102%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE                         0.000     0.000 r  U1/col_reg[0]_lopt_replica/C
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.926     3.305    lopt
    V2                   OBUF (Prop_obuf_I_O)         3.329     6.634 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.634    col[0]
    V2                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.411ns  (logic 3.722ns (58.059%)  route 2.689ns (41.941%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE                         0.000     0.000 r  U1/col_reg[3]_lopt_replica/C
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.689     3.068    lopt_3
    W2                   OBUF (Prop_obuf_I_O)         3.343     6.411 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.411    col[3]
    W2                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.295%)  route 0.117ns (38.705%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[3]/C
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.117     0.258    U1/FSM_onehot_state_reg_n_0_[3]
    SLICE_X29Y97         LUT5 (Prop_lut5_I0_O)        0.045     0.303 r  U1/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.303    U1/FSM_onehot_state[4]_i_1_n_0
    SLICE_X29Y97         FDRE                                         r  U1/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE                         0.000     0.000 r  U1/col_reg[1]/C
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[1]/Q
                         net (fo=1, routed)           0.171     0.312    U1/col_reg[3]_0[1]
    SLICE_X30Y99         FDRE                                         r  U1/col_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.049%)  route 0.172ns (54.951%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE                         0.000     0.000 r  U1/col_reg[3]/C
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[3]/Q
                         net (fo=1, routed)           0.172     0.313    U1/col_reg[3]_0[3]
    SLICE_X30Y99         FDRE                                         r  U1/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.357%)  route 0.127ns (40.643%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[4]/C
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.127     0.268    U1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  U1/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     0.313    U1/FSM_onehot_state[5]_i_2_n_0
    SLICE_X29Y97         FDRE                                         r  U1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/thv_one_unit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/ticket_hand_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.212ns (67.200%)  route 0.103ns (32.800%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE                         0.000     0.000 r  U2/thv_one_unit_reg[1]/C
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/thv_one_unit_reg[1]/Q
                         net (fo=3, routed)           0.103     0.270    U1/thv_one_unit_reg[3]_1[1]
    SLICE_X39Y101        LUT6 (Prop_lut6_I4_O)        0.045     0.315 r  U1/ticket_hand_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.315    U2/ticket_hand_value_reg[7]_0[0]
    SLICE_X39Y101        FDRE                                         r  U2/ticket_hand_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.141ns (40.744%)  route 0.205ns (59.256%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE                         0.000     0.000 r  U1/col_reg[0]/C
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[0]/Q
                         net (fo=1, routed)           0.205     0.346    U1/col_reg[3]_0[0]
    SLICE_X30Y99         FDRE                                         r  U1/col_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/thv_one_unit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/thv_one_unit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.191ns (55.131%)  route 0.155ns (44.869%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE                         0.000     0.000 r  U2/thv_one_unit_reg[3]/C
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/thv_one_unit_reg[3]/Q
                         net (fo=1, routed)           0.155     0.301    U1/thv_one_unit_reg[3]_1[3]
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.346 r  U1/thv_one_unit[3]_i_1/O
                         net (fo=6, routed)           0.000     0.346    U2/thv_one_unit_reg[3]_1[3]
    SLICE_X41Y101        FDRE                                         r  U2/thv_one_unit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/thv_ten_unit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/thv_ten_unit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.191ns (55.131%)  route 0.155ns (44.869%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE                         0.000     0.000 r  U2/thv_ten_unit_reg[0]/C
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/thv_ten_unit_reg[0]/Q
                         net (fo=1, routed)           0.155     0.301    U1/thv_ten_unit_reg[3]_0[0]
    SLICE_X37Y101        LUT5 (Prop_lut5_I1_O)        0.045     0.346 r  U1/thv_ten_unit[0]_i_1/O
                         net (fo=8, routed)           0.000     0.346    U2/thv_ten_unit_reg[3]_1[0]
    SLICE_X37Y101        FDRE                                         r  U2/thv_ten_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/pay_auto_coin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.155%)  route 0.164ns (46.845%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[0]/C
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[0]/Q
                         net (fo=18, routed)          0.164     0.305    U7/pay_auto_coin[0]
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.045     0.350 r  U7/pay_auto_coin[1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    U7/p_0_in__3[1]
    SLICE_X35Y91         FDRE                                         r  U7/pay_auto_coin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.584%)  route 0.168ns (47.416%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[4]/C
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.168     0.309    U1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X29Y97         LUT4 (Prop_lut4_I0_O)        0.045     0.354 r  U1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U1/FSM_onehot_state[0]_i_1_n_0
    SLICE_X29Y97         FDRE                                         r  U1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay           181 Endpoints
Min Delay           181 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/start_station_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.806ns  (logic 1.252ns (16.039%)  route 6.554ns (83.961%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.378     4.644    U5/sys_clk_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.379     5.023 f  U5/led_reg[3]/Q
                         net (fo=22, routed)          1.969     6.991    U5/Q[2]
    SLICE_X35Y100        LUT4 (Prop_lut4_I2_O)        0.115     7.106 r  U5/start_one_unit[3]_i_3/O
                         net (fo=51, routed)          2.303     9.410    U1/phv_one_unit_reg[0]
    SLICE_X37Y107        LUT5 (Prop_lut5_I2_O)        0.267     9.677 r  U1/start_ten_unit[0]_i_1/O
                         net (fo=8, routed)           0.713    10.390    U1/start_ten_unit_reg[0]
    SLICE_X39Y107        LUT6 (Prop_lut6_I5_O)        0.105    10.495 f  U1/start_station_value[2]_i_2/O
                         net (fo=2, routed)           0.546    11.041    U1/start_station_value[2]_i_2_n_0
    SLICE_X39Y107        LUT3 (Prop_lut3_I1_O)        0.119    11.160 r  U1/start_station_value[7]_i_2/O
                         net (fo=5, routed)           1.022    12.182    U1/start_station_value[7]_i_2_n_0
    SLICE_X38Y107        LUT4 (Prop_lut4_I3_O)        0.267    12.449 r  U1/start_station_value[3]_i_1/O
                         net (fo=1, routed)           0.000    12.449    U2/start_station_value_reg[7]_0[2]
    SLICE_X38Y107        FDRE                                         r  U2/start_station_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/start_station_value_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 1.252ns (16.422%)  route 6.372ns (83.578%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.378     4.644    U5/sys_clk_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.379     5.023 f  U5/led_reg[3]/Q
                         net (fo=22, routed)          1.969     6.991    U5/Q[2]
    SLICE_X35Y100        LUT4 (Prop_lut4_I2_O)        0.115     7.106 r  U5/start_one_unit[3]_i_3/O
                         net (fo=51, routed)          2.303     9.410    U1/phv_one_unit_reg[0]
    SLICE_X37Y107        LUT5 (Prop_lut5_I2_O)        0.267     9.677 r  U1/start_ten_unit[0]_i_1/O
                         net (fo=8, routed)           0.713    10.390    U1/start_ten_unit_reg[0]
    SLICE_X39Y107        LUT6 (Prop_lut6_I5_O)        0.105    10.495 f  U1/start_station_value[2]_i_2/O
                         net (fo=2, routed)           0.546    11.041    U1/start_station_value[2]_i_2_n_0
    SLICE_X39Y107        LUT3 (Prop_lut3_I1_O)        0.119    11.160 r  U1/start_station_value[7]_i_2/O
                         net (fo=5, routed)           0.840    12.000    U1/start_station_value[7]_i_2_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I0_O)        0.267    12.267 r  U1/start_station_value[5]_i_1/O
                         net (fo=1, routed)           0.000    12.267    U2/start_station_value_reg[7]_0[4]
    SLICE_X38Y108        FDRE                                         r  U2/start_station_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/start_station_value_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.302ns  (logic 1.252ns (17.146%)  route 6.050ns (82.854%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.378     4.644    U5/sys_clk_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.379     5.023 f  U5/led_reg[3]/Q
                         net (fo=22, routed)          1.969     6.991    U5/Q[2]
    SLICE_X35Y100        LUT4 (Prop_lut4_I2_O)        0.115     7.106 r  U5/start_one_unit[3]_i_3/O
                         net (fo=51, routed)          2.303     9.410    U1/phv_one_unit_reg[0]
    SLICE_X37Y107        LUT5 (Prop_lut5_I2_O)        0.267     9.677 r  U1/start_ten_unit[0]_i_1/O
                         net (fo=8, routed)           0.713    10.390    U1/start_ten_unit_reg[0]
    SLICE_X39Y107        LUT6 (Prop_lut6_I5_O)        0.105    10.495 f  U1/start_station_value[2]_i_2/O
                         net (fo=2, routed)           0.546    11.041    U1/start_station_value[2]_i_2_n_0
    SLICE_X39Y107        LUT3 (Prop_lut3_I1_O)        0.119    11.160 r  U1/start_station_value[7]_i_2/O
                         net (fo=5, routed)           0.518    11.679    U1/start_station_value[7]_i_2_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I0_O)        0.267    11.946 r  U1/start_station_value[7]_i_1/O
                         net (fo=1, routed)           0.000    11.946    U2/start_station_value_reg[7]_0[6]
    SLICE_X38Y108        FDRE                                         r  U2/start_station_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/start_station_value_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.287ns  (logic 1.252ns (17.181%)  route 6.035ns (82.819%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.378     4.644    U5/sys_clk_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.379     5.023 f  U5/led_reg[3]/Q
                         net (fo=22, routed)          1.969     6.991    U5/Q[2]
    SLICE_X35Y100        LUT4 (Prop_lut4_I2_O)        0.115     7.106 r  U5/start_one_unit[3]_i_3/O
                         net (fo=51, routed)          2.303     9.410    U1/phv_one_unit_reg[0]
    SLICE_X37Y107        LUT5 (Prop_lut5_I2_O)        0.267     9.677 r  U1/start_ten_unit[0]_i_1/O
                         net (fo=8, routed)           0.713    10.390    U1/start_ten_unit_reg[0]
    SLICE_X39Y107        LUT6 (Prop_lut6_I5_O)        0.105    10.495 f  U1/start_station_value[2]_i_2/O
                         net (fo=2, routed)           0.546    11.041    U1/start_station_value[2]_i_2_n_0
    SLICE_X39Y107        LUT3 (Prop_lut3_I1_O)        0.119    11.160 r  U1/start_station_value[7]_i_2/O
                         net (fo=5, routed)           0.503    11.664    U1/start_station_value[7]_i_2_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.267    11.931 r  U1/start_station_value[6]_i_1/O
                         net (fo=1, routed)           0.000    11.931    U2/start_station_value_reg[7]_0[5]
    SLICE_X38Y108        FDRE                                         r  U2/start_station_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.103ns  (logic 3.763ns (52.968%)  route 3.341ns (47.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.377     4.643    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  U5/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.433     5.076 r  U5/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.341     8.416    lopt_7
    AB7                  OBUF (Prop_obuf_I_O)         3.330    11.746 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.746    led[4]
    AB7                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.083ns  (logic 3.748ns (52.912%)  route 3.335ns (47.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.377     4.643    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  U5/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.433     5.076 r  U5/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.335     8.411    lopt_4
    AA6                  OBUF (Prop_obuf_I_O)         3.315    11.725 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.725    led[1]
    AA6                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.079ns  (logic 3.737ns (52.796%)  route 3.342ns (47.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.376     4.642    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y86         FDRE                                         r  U5/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.433     5.075 r  U5/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.342     8.416    lopt_5
    V7                   OBUF (Prop_obuf_I_O)         3.304    11.721 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.721    led[2]
    V7                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/start_station_value_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.056ns  (logic 1.252ns (17.744%)  route 5.804ns (82.256%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.378     4.644    U5/sys_clk_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.379     5.023 f  U5/led_reg[3]/Q
                         net (fo=22, routed)          1.969     6.991    U5/Q[2]
    SLICE_X35Y100        LUT4 (Prop_lut4_I2_O)        0.115     7.106 r  U5/start_one_unit[3]_i_3/O
                         net (fo=51, routed)          2.303     9.410    U1/phv_one_unit_reg[0]
    SLICE_X37Y107        LUT5 (Prop_lut5_I2_O)        0.267     9.677 r  U1/start_ten_unit[0]_i_1/O
                         net (fo=8, routed)           0.713    10.390    U1/start_ten_unit_reg[0]
    SLICE_X39Y107        LUT6 (Prop_lut6_I5_O)        0.105    10.495 f  U1/start_station_value[2]_i_2/O
                         net (fo=2, routed)           0.546    11.041    U1/start_station_value[2]_i_2_n_0
    SLICE_X39Y107        LUT3 (Prop_lut3_I1_O)        0.119    11.160 r  U1/start_station_value[7]_i_2/O
                         net (fo=5, routed)           0.272    11.433    U1/start_station_value[7]_i_2_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.267    11.700 r  U1/start_station_value[4]_i_1/O
                         net (fo=1, routed)           0.000    11.700    U2/start_station_value_reg[7]_0[3]
    SLICE_X38Y108        FDRE                                         r  U2/start_station_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/end_station_value_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 1.076ns (15.259%)  route 5.976ns (84.741%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.378     4.644    U5/sys_clk_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.379     5.023 f  U5/led_reg[3]/Q
                         net (fo=22, routed)          1.969     6.991    U5/Q[2]
    SLICE_X35Y100        LUT4 (Prop_lut4_I2_O)        0.115     7.106 r  U5/start_one_unit[3]_i_3/O
                         net (fo=51, routed)          2.142     9.248    U1/phv_one_unit_reg[0]
    SLICE_X38Y106        LUT5 (Prop_lut5_I2_O)        0.267     9.515 r  U1/end_ten_unit[0]_i_1/O
                         net (fo=15, routed)          0.513    10.028    U1/end_ten_unit_reg[0]
    SLICE_X40Y108        LUT6 (Prop_lut6_I5_O)        0.105    10.133 f  U1/end_station_value[2]_i_2/O
                         net (fo=9, routed)           0.661    10.794    U1/end_station_value[2]_i_2_n_0
    SLICE_X41Y107        LUT3 (Prop_lut3_I1_O)        0.105    10.899 r  U1/end_station_value[7]_i_2/O
                         net (fo=5, routed)           0.691    11.590    U1/end_station_value[7]_i_2_n_0
    SLICE_X40Y107        LUT6 (Prop_lut6_I1_O)        0.105    11.695 r  U1/end_station_value[6]_i_1/O
                         net (fo=1, routed)           0.000    11.695    U2/end_station_value_reg[7]_0[5]
    SLICE_X40Y107        FDRE                                         r  U2/end_station_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/end_station_value_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.049ns  (logic 1.076ns (15.266%)  route 5.973ns (84.734%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.378     4.644    U5/sys_clk_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.379     5.023 f  U5/led_reg[3]/Q
                         net (fo=22, routed)          1.969     6.991    U5/Q[2]
    SLICE_X35Y100        LUT4 (Prop_lut4_I2_O)        0.115     7.106 r  U5/start_one_unit[3]_i_3/O
                         net (fo=51, routed)          2.142     9.248    U1/phv_one_unit_reg[0]
    SLICE_X38Y106        LUT5 (Prop_lut5_I2_O)        0.267     9.515 r  U1/end_ten_unit[0]_i_1/O
                         net (fo=15, routed)          0.513    10.028    U1/end_ten_unit_reg[0]
    SLICE_X40Y108        LUT6 (Prop_lut6_I5_O)        0.105    10.133 f  U1/end_station_value[2]_i_2/O
                         net (fo=9, routed)           0.661    10.794    U1/end_station_value[2]_i_2_n_0
    SLICE_X41Y107        LUT3 (Prop_lut3_I1_O)        0.105    10.899 r  U1/end_station_value[7]_i_2/O
                         net (fo=5, routed)           0.688    11.587    U1/end_station_value[7]_i_2_n_0
    SLICE_X40Y107        LUT6 (Prop_lut6_I0_O)        0.105    11.692 r  U1/end_station_value[7]_i_1/O
                         net (fo=1, routed)           0.000    11.692    U2/end_station_value_reg[7]_0[6]
    SLICE_X40Y107        FDRE                                         r  U2/end_station_value_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_hand_coin_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.210ns (32.810%)  route 0.430ns (67.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.567     1.545    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.709 f  U5/led_reg[4]/Q
                         net (fo=22, routed)          0.241     1.950    U5/Q[3]
    SLICE_X34Y91         LUT3 (Prop_lut3_I0_O)        0.046     1.996 r  U5/pay_hand_coin[0]_i_1/O
                         net (fo=14, routed)          0.189     2.185    U7/pay_hand_coin_reg[13]_1
    SLICE_X33Y95         FDRE                                         r  U7/pay_hand_coin_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_hand_coin_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.210ns (32.810%)  route 0.430ns (67.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.567     1.545    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.709 f  U5/led_reg[4]/Q
                         net (fo=22, routed)          0.241     1.950    U5/Q[3]
    SLICE_X34Y91         LUT3 (Prop_lut3_I0_O)        0.046     1.996 r  U5/pay_hand_coin[0]_i_1/O
                         net (fo=14, routed)          0.189     2.185    U7/pay_hand_coin_reg[13]_1
    SLICE_X33Y95         FDRE                                         r  U7/pay_hand_coin_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_hand_coin_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.210ns (32.810%)  route 0.430ns (67.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.567     1.545    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.709 f  U5/led_reg[4]/Q
                         net (fo=22, routed)          0.241     1.950    U5/Q[3]
    SLICE_X34Y91         LUT3 (Prop_lut3_I0_O)        0.046     1.996 r  U5/pay_hand_coin[0]_i_1/O
                         net (fo=14, routed)          0.189     2.185    U7/pay_hand_coin_reg[13]_1
    SLICE_X33Y95         FDRE                                         r  U7/pay_hand_coin_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_hand_coin_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.210ns (32.810%)  route 0.430ns (67.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.567     1.545    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.709 f  U5/led_reg[4]/Q
                         net (fo=22, routed)          0.241     1.950    U5/Q[3]
    SLICE_X34Y91         LUT3 (Prop_lut3_I0_O)        0.046     1.996 r  U5/pay_hand_coin[0]_i_1/O
                         net (fo=14, routed)          0.189     2.185    U7/pay_hand_coin_reg[13]_1
    SLICE_X33Y95         FDRE                                         r  U7/pay_hand_coin_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_auto_coin_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.209ns (30.784%)  route 0.470ns (69.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.567     1.545    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.709 r  U5/led_reg[4]/Q
                         net (fo=22, routed)          0.241     1.950    U5/Q[3]
    SLICE_X34Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.995 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=8, routed)           0.229     2.224    U7/E[0]
    SLICE_X37Y91         FDRE                                         r  U7/pay_auto_coin_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_auto_coin_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.209ns (30.784%)  route 0.470ns (69.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.567     1.545    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.709 r  U5/led_reg[4]/Q
                         net (fo=22, routed)          0.241     1.950    U5/Q[3]
    SLICE_X34Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.995 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=8, routed)           0.229     2.224    U7/E[0]
    SLICE_X37Y91         FDRE                                         r  U7/pay_auto_coin_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_auto_coin_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.209ns (30.784%)  route 0.470ns (69.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.567     1.545    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.709 r  U5/led_reg[4]/Q
                         net (fo=22, routed)          0.241     1.950    U5/Q[3]
    SLICE_X34Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.995 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=8, routed)           0.229     2.224    U7/E[0]
    SLICE_X37Y91         FDRE                                         r  U7/pay_auto_coin_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_auto_coin_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.209ns (30.784%)  route 0.470ns (69.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.567     1.545    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.709 r  U5/led_reg[4]/Q
                         net (fo=22, routed)          0.241     1.950    U5/Q[3]
    SLICE_X34Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.995 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=8, routed)           0.229     2.224    U7/E[0]
    SLICE_X37Y91         FDRE                                         r  U7/pay_auto_coin_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_auto_coin_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.209ns (30.784%)  route 0.470ns (69.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.567     1.545    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.709 r  U5/led_reg[4]/Q
                         net (fo=22, routed)          0.241     1.950    U5/Q[3]
    SLICE_X34Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.995 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=8, routed)           0.229     2.224    U7/E[0]
    SLICE_X37Y91         FDRE                                         r  U7/pay_auto_coin_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_auto_coin_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.209ns (30.784%)  route 0.470ns (69.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.567     1.545    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.709 r  U5/led_reg[4]/Q
                         net (fo=22, routed)          0.241     1.950    U5/Q[3]
    SLICE_X34Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.995 r  U5/pay_auto_coin[7]_i_1/O
                         net (fo=8, routed)           0.229     2.224    U7/E[0]
    SLICE_X37Y91         FDRE                                         r  U7/pay_auto_coin_reg[7]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.880ns  (logic 4.873ns (28.868%)  route 12.007ns (71.132%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/price_hand_value_reg[1]/Q
                         net (fo=18, routed)          1.030     1.467    U2/price_hand_value[1]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.106     1.573 r  U2/total_hand_show[30]_i_46/O
                         net (fo=1, routed)           0.806     2.378    U2/total_hand_show[30]_i_46_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.283     2.661 r  U2/total_hand_show[30]_i_34/O
                         net (fo=1, routed)           0.000     2.661    U2/total_hand_show[30]_i_34_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.101 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.101    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.281 r  U2/recharge_hand_show_reg[30]_i_54/O[0]
                         net (fo=2, routed)           0.661     3.942    U2/recharge_hand_show_reg[30]_i_54_n_7
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.262     4.204 r  U2/recharge_hand_show[30]_i_65/O
                         net (fo=2, routed)           0.672     4.876    U2/recharge_hand_show[30]_i_65_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.268     5.144 r  U2/recharge_hand_show[30]_i_39/O
                         net (fo=2, routed)           0.660     5.803    U2/recharge_hand_show[30]_i_39_n_0
    SLICE_X43Y99         LUT5 (Prop_lut5_I0_O)        0.105     5.908 r  U2/recharge_hand_show[30]_i_43/O
                         net (fo=1, routed)           0.000     5.908    U2/recharge_hand_show[30]_i_43_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.365 r  U2/recharge_hand_show_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     6.366    U2/recharge_hand_show_reg[30]_i_23_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.546 f  U2/recharge_hand_show_reg[30]_i_22/O[0]
                         net (fo=11, routed)          0.957     7.503    U2/price_hand_value_reg[6]_0[10]
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.249     7.752 r  U2/recharge_hand_show[14]_i_31/O
                         net (fo=1, routed)           0.000     7.752    U2/recharge_hand_show[14]_i_31_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     7.959 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.775     8.734    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.253     8.987 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.987    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.301 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.301    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.558 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           1.098    10.656    U7/U6/recharge_hand_show30_out[13]
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.245    10.901 r  U7/recharge_hand_show[14]_i_17/O
                         net (fo=10, routed)          0.590    11.492    U7/U6/recharge_hand_show3[7]
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.105    11.597 r  U7/recharge_hand_show[14]_i_8/O
                         net (fo=9, routed)           0.901    12.498    U7/U6/recharge_hand_show3[5]
    SLICE_X38Y94         LUT3 (Prop_lut3_I2_O)        0.105    12.603 r  U7/recharge_hand_show[22]_i_7/O
                         net (fo=1, routed)           0.552    13.155    U7/recharge_hand_show[22]_i_7_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.105    13.260 r  U7/recharge_hand_show[22]_i_3/O
                         net (fo=13, routed)          0.757    14.017    U7/U6/recharge_hand_show3[2]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.105    14.122 r  U7/recharge_hand_show[30]_i_12/O
                         net (fo=16, routed)          1.457    15.579    U7/U6/recharge_hand_show3[1]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.105    15.684 r  U7/recharge_hand_show[30]_i_11/O
                         net (fo=14, routed)          1.091    16.775    U7/U6/recharge_hand_show3[0]
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.105    16.880 r  U7/recharge_hand_show[19]_i_1/O
                         net (fo=1, routed)           0.000    16.880    U6/recharge_hand_show_reg[30]_2[17]
    SLICE_X34Y92         FDRE                                         r  U6/recharge_hand_show_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.271     4.377    U6/sys_clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  U6/recharge_hand_show_reg[19]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.725ns  (logic 4.873ns (29.136%)  route 11.852ns (70.864%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/price_hand_value_reg[1]/Q
                         net (fo=18, routed)          1.030     1.467    U2/price_hand_value[1]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.106     1.573 r  U2/total_hand_show[30]_i_46/O
                         net (fo=1, routed)           0.806     2.378    U2/total_hand_show[30]_i_46_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.283     2.661 r  U2/total_hand_show[30]_i_34/O
                         net (fo=1, routed)           0.000     2.661    U2/total_hand_show[30]_i_34_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.101 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.101    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.281 r  U2/recharge_hand_show_reg[30]_i_54/O[0]
                         net (fo=2, routed)           0.661     3.942    U2/recharge_hand_show_reg[30]_i_54_n_7
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.262     4.204 r  U2/recharge_hand_show[30]_i_65/O
                         net (fo=2, routed)           0.672     4.876    U2/recharge_hand_show[30]_i_65_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.268     5.144 r  U2/recharge_hand_show[30]_i_39/O
                         net (fo=2, routed)           0.660     5.803    U2/recharge_hand_show[30]_i_39_n_0
    SLICE_X43Y99         LUT5 (Prop_lut5_I0_O)        0.105     5.908 r  U2/recharge_hand_show[30]_i_43/O
                         net (fo=1, routed)           0.000     5.908    U2/recharge_hand_show[30]_i_43_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.365 r  U2/recharge_hand_show_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     6.366    U2/recharge_hand_show_reg[30]_i_23_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.546 f  U2/recharge_hand_show_reg[30]_i_22/O[0]
                         net (fo=11, routed)          0.957     7.503    U2/price_hand_value_reg[6]_0[10]
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.249     7.752 r  U2/recharge_hand_show[14]_i_31/O
                         net (fo=1, routed)           0.000     7.752    U2/recharge_hand_show[14]_i_31_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     7.959 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.775     8.734    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.253     8.987 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.987    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.301 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.301    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.558 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           1.098    10.656    U7/U6/recharge_hand_show30_out[13]
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.245    10.901 r  U7/recharge_hand_show[14]_i_17/O
                         net (fo=10, routed)          0.590    11.492    U7/U6/recharge_hand_show3[7]
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.105    11.597 r  U7/recharge_hand_show[14]_i_8/O
                         net (fo=9, routed)           0.901    12.498    U7/U6/recharge_hand_show3[5]
    SLICE_X38Y94         LUT3 (Prop_lut3_I2_O)        0.105    12.603 r  U7/recharge_hand_show[22]_i_7/O
                         net (fo=1, routed)           0.552    13.155    U7/recharge_hand_show[22]_i_7_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.105    13.260 r  U7/recharge_hand_show[22]_i_3/O
                         net (fo=13, routed)          0.757    14.017    U7/U6/recharge_hand_show3[2]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.105    14.122 r  U7/recharge_hand_show[30]_i_12/O
                         net (fo=16, routed)          1.457    15.579    U7/U6/recharge_hand_show3[1]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.105    15.684 r  U7/recharge_hand_show[30]_i_11/O
                         net (fo=14, routed)          0.936    16.620    U7/U6/recharge_hand_show3[0]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.105    16.725 r  U7/recharge_hand_show[16]_i_1/O
                         net (fo=1, routed)           0.000    16.725    U6/recharge_hand_show_reg[30]_2[14]
    SLICE_X34Y92         FDRE                                         r  U6/recharge_hand_show_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.271     4.377    U6/sys_clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  U6/recharge_hand_show_reg[16]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.563ns  (logic 4.873ns (29.420%)  route 11.690ns (70.580%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/price_hand_value_reg[1]/Q
                         net (fo=18, routed)          1.030     1.467    U2/price_hand_value[1]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.106     1.573 r  U2/total_hand_show[30]_i_46/O
                         net (fo=1, routed)           0.806     2.378    U2/total_hand_show[30]_i_46_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.283     2.661 r  U2/total_hand_show[30]_i_34/O
                         net (fo=1, routed)           0.000     2.661    U2/total_hand_show[30]_i_34_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.101 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.101    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.281 r  U2/recharge_hand_show_reg[30]_i_54/O[0]
                         net (fo=2, routed)           0.661     3.942    U2/recharge_hand_show_reg[30]_i_54_n_7
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.262     4.204 r  U2/recharge_hand_show[30]_i_65/O
                         net (fo=2, routed)           0.672     4.876    U2/recharge_hand_show[30]_i_65_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.268     5.144 r  U2/recharge_hand_show[30]_i_39/O
                         net (fo=2, routed)           0.660     5.803    U2/recharge_hand_show[30]_i_39_n_0
    SLICE_X43Y99         LUT5 (Prop_lut5_I0_O)        0.105     5.908 r  U2/recharge_hand_show[30]_i_43/O
                         net (fo=1, routed)           0.000     5.908    U2/recharge_hand_show[30]_i_43_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.365 r  U2/recharge_hand_show_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     6.366    U2/recharge_hand_show_reg[30]_i_23_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.546 f  U2/recharge_hand_show_reg[30]_i_22/O[0]
                         net (fo=11, routed)          0.957     7.503    U2/price_hand_value_reg[6]_0[10]
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.249     7.752 r  U2/recharge_hand_show[14]_i_31/O
                         net (fo=1, routed)           0.000     7.752    U2/recharge_hand_show[14]_i_31_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     7.959 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.775     8.734    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.253     8.987 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.987    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.301 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.301    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.558 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           1.098    10.656    U7/U6/recharge_hand_show30_out[13]
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.245    10.901 r  U7/recharge_hand_show[14]_i_17/O
                         net (fo=10, routed)          0.590    11.492    U7/U6/recharge_hand_show3[7]
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.105    11.597 r  U7/recharge_hand_show[14]_i_8/O
                         net (fo=9, routed)           0.901    12.498    U7/U6/recharge_hand_show3[5]
    SLICE_X38Y94         LUT3 (Prop_lut3_I2_O)        0.105    12.603 r  U7/recharge_hand_show[22]_i_7/O
                         net (fo=1, routed)           0.552    13.155    U7/recharge_hand_show[22]_i_7_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.105    13.260 r  U7/recharge_hand_show[22]_i_3/O
                         net (fo=13, routed)          0.757    14.017    U7/U6/recharge_hand_show3[2]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.105    14.122 r  U7/recharge_hand_show[30]_i_12/O
                         net (fo=16, routed)          1.457    15.579    U7/U6/recharge_hand_show3[1]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.105    15.684 r  U7/recharge_hand_show[30]_i_11/O
                         net (fo=14, routed)          0.774    16.458    U7/U6/recharge_hand_show3[0]
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.105    16.563 r  U7/recharge_hand_show[17]_i_1/O
                         net (fo=1, routed)           0.000    16.563    U6/recharge_hand_show_reg[30]_2[15]
    SLICE_X35Y93         FDSE                                         r  U6/recharge_hand_show_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.271     4.377    U6/sys_clk_IBUF_BUFG
    SLICE_X35Y93         FDSE                                         r  U6/recharge_hand_show_reg[17]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.534ns  (logic 4.873ns (29.472%)  route 11.661ns (70.528%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/price_hand_value_reg[1]/Q
                         net (fo=18, routed)          1.030     1.467    U2/price_hand_value[1]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.106     1.573 r  U2/total_hand_show[30]_i_46/O
                         net (fo=1, routed)           0.806     2.378    U2/total_hand_show[30]_i_46_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.283     2.661 r  U2/total_hand_show[30]_i_34/O
                         net (fo=1, routed)           0.000     2.661    U2/total_hand_show[30]_i_34_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.101 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.101    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.281 r  U2/recharge_hand_show_reg[30]_i_54/O[0]
                         net (fo=2, routed)           0.661     3.942    U2/recharge_hand_show_reg[30]_i_54_n_7
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.262     4.204 r  U2/recharge_hand_show[30]_i_65/O
                         net (fo=2, routed)           0.672     4.876    U2/recharge_hand_show[30]_i_65_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.268     5.144 r  U2/recharge_hand_show[30]_i_39/O
                         net (fo=2, routed)           0.660     5.803    U2/recharge_hand_show[30]_i_39_n_0
    SLICE_X43Y99         LUT5 (Prop_lut5_I0_O)        0.105     5.908 r  U2/recharge_hand_show[30]_i_43/O
                         net (fo=1, routed)           0.000     5.908    U2/recharge_hand_show[30]_i_43_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.365 r  U2/recharge_hand_show_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     6.366    U2/recharge_hand_show_reg[30]_i_23_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.546 f  U2/recharge_hand_show_reg[30]_i_22/O[0]
                         net (fo=11, routed)          0.957     7.503    U2/price_hand_value_reg[6]_0[10]
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.249     7.752 r  U2/recharge_hand_show[14]_i_31/O
                         net (fo=1, routed)           0.000     7.752    U2/recharge_hand_show[14]_i_31_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     7.959 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.775     8.734    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.253     8.987 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.987    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.301 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.301    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.558 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           1.098    10.656    U7/U6/recharge_hand_show30_out[13]
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.245    10.901 r  U7/recharge_hand_show[14]_i_17/O
                         net (fo=10, routed)          0.590    11.492    U7/U6/recharge_hand_show3[7]
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.105    11.597 r  U7/recharge_hand_show[14]_i_8/O
                         net (fo=9, routed)           0.901    12.498    U7/U6/recharge_hand_show3[5]
    SLICE_X38Y94         LUT3 (Prop_lut3_I2_O)        0.105    12.603 r  U7/recharge_hand_show[22]_i_7/O
                         net (fo=1, routed)           0.552    13.155    U7/recharge_hand_show[22]_i_7_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.105    13.260 r  U7/recharge_hand_show[22]_i_3/O
                         net (fo=13, routed)          0.757    14.017    U7/U6/recharge_hand_show3[2]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.105    14.122 r  U7/recharge_hand_show[30]_i_12/O
                         net (fo=16, routed)          1.457    15.579    U7/U6/recharge_hand_show3[1]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.105    15.684 r  U7/recharge_hand_show[30]_i_11/O
                         net (fo=14, routed)          0.745    16.429    U7/U6/recharge_hand_show3[0]
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.105    16.534 r  U7/recharge_hand_show[27]_i_1/O
                         net (fo=1, routed)           0.000    16.534    U6/recharge_hand_show_reg[30]_2[24]
    SLICE_X39Y93         FDRE                                         r  U6/recharge_hand_show_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.269     4.375    U6/sys_clk_IBUF_BUFG
    SLICE_X39Y93         FDRE                                         r  U6/recharge_hand_show_reg[27]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.528ns  (logic 4.873ns (29.483%)  route 11.655ns (70.517%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/price_hand_value_reg[1]/Q
                         net (fo=18, routed)          1.030     1.467    U2/price_hand_value[1]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.106     1.573 r  U2/total_hand_show[30]_i_46/O
                         net (fo=1, routed)           0.806     2.378    U2/total_hand_show[30]_i_46_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.283     2.661 r  U2/total_hand_show[30]_i_34/O
                         net (fo=1, routed)           0.000     2.661    U2/total_hand_show[30]_i_34_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.101 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.101    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.281 r  U2/recharge_hand_show_reg[30]_i_54/O[0]
                         net (fo=2, routed)           0.661     3.942    U2/recharge_hand_show_reg[30]_i_54_n_7
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.262     4.204 r  U2/recharge_hand_show[30]_i_65/O
                         net (fo=2, routed)           0.672     4.876    U2/recharge_hand_show[30]_i_65_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.268     5.144 r  U2/recharge_hand_show[30]_i_39/O
                         net (fo=2, routed)           0.660     5.803    U2/recharge_hand_show[30]_i_39_n_0
    SLICE_X43Y99         LUT5 (Prop_lut5_I0_O)        0.105     5.908 r  U2/recharge_hand_show[30]_i_43/O
                         net (fo=1, routed)           0.000     5.908    U2/recharge_hand_show[30]_i_43_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.365 r  U2/recharge_hand_show_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     6.366    U2/recharge_hand_show_reg[30]_i_23_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.546 f  U2/recharge_hand_show_reg[30]_i_22/O[0]
                         net (fo=11, routed)          0.957     7.503    U2/price_hand_value_reg[6]_0[10]
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.249     7.752 r  U2/recharge_hand_show[14]_i_31/O
                         net (fo=1, routed)           0.000     7.752    U2/recharge_hand_show[14]_i_31_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     7.959 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.775     8.734    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.253     8.987 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.987    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.301 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.301    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.558 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           1.098    10.656    U7/U6/recharge_hand_show30_out[13]
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.245    10.901 r  U7/recharge_hand_show[14]_i_17/O
                         net (fo=10, routed)          0.590    11.492    U7/U6/recharge_hand_show3[7]
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.105    11.597 r  U7/recharge_hand_show[14]_i_8/O
                         net (fo=9, routed)           0.901    12.498    U7/U6/recharge_hand_show3[5]
    SLICE_X38Y94         LUT3 (Prop_lut3_I2_O)        0.105    12.603 r  U7/recharge_hand_show[22]_i_7/O
                         net (fo=1, routed)           0.552    13.155    U7/recharge_hand_show[22]_i_7_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.105    13.260 r  U7/recharge_hand_show[22]_i_3/O
                         net (fo=13, routed)          0.757    14.017    U7/U6/recharge_hand_show3[2]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.105    14.122 r  U7/recharge_hand_show[30]_i_12/O
                         net (fo=16, routed)          1.457    15.579    U7/U6/recharge_hand_show3[1]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.105    15.684 r  U7/recharge_hand_show[30]_i_11/O
                         net (fo=14, routed)          0.739    16.423    U7/U6/recharge_hand_show3[0]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.105    16.528 r  U7/recharge_hand_show[21]_i_1/O
                         net (fo=1, routed)           0.000    16.528    U6/recharge_hand_show_reg[30]_2[19]
    SLICE_X35Y92         FDRE                                         r  U6/recharge_hand_show_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.271     4.377    U6/sys_clk_IBUF_BUFG
    SLICE_X35Y92         FDRE                                         r  U6/recharge_hand_show_reg[21]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.504ns  (logic 4.873ns (29.527%)  route 11.631ns (70.473%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/price_hand_value_reg[1]/Q
                         net (fo=18, routed)          1.030     1.467    U2/price_hand_value[1]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.106     1.573 r  U2/total_hand_show[30]_i_46/O
                         net (fo=1, routed)           0.806     2.378    U2/total_hand_show[30]_i_46_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.283     2.661 r  U2/total_hand_show[30]_i_34/O
                         net (fo=1, routed)           0.000     2.661    U2/total_hand_show[30]_i_34_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.101 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.101    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.281 r  U2/recharge_hand_show_reg[30]_i_54/O[0]
                         net (fo=2, routed)           0.661     3.942    U2/recharge_hand_show_reg[30]_i_54_n_7
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.262     4.204 r  U2/recharge_hand_show[30]_i_65/O
                         net (fo=2, routed)           0.672     4.876    U2/recharge_hand_show[30]_i_65_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.268     5.144 r  U2/recharge_hand_show[30]_i_39/O
                         net (fo=2, routed)           0.660     5.803    U2/recharge_hand_show[30]_i_39_n_0
    SLICE_X43Y99         LUT5 (Prop_lut5_I0_O)        0.105     5.908 r  U2/recharge_hand_show[30]_i_43/O
                         net (fo=1, routed)           0.000     5.908    U2/recharge_hand_show[30]_i_43_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.365 r  U2/recharge_hand_show_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     6.366    U2/recharge_hand_show_reg[30]_i_23_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.546 f  U2/recharge_hand_show_reg[30]_i_22/O[0]
                         net (fo=11, routed)          0.957     7.503    U2/price_hand_value_reg[6]_0[10]
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.249     7.752 r  U2/recharge_hand_show[14]_i_31/O
                         net (fo=1, routed)           0.000     7.752    U2/recharge_hand_show[14]_i_31_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     7.959 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.775     8.734    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.253     8.987 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.987    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.301 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.301    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.558 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           1.098    10.656    U7/U6/recharge_hand_show30_out[13]
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.245    10.901 r  U7/recharge_hand_show[14]_i_17/O
                         net (fo=10, routed)          0.590    11.492    U7/U6/recharge_hand_show3[7]
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.105    11.597 r  U7/recharge_hand_show[14]_i_8/O
                         net (fo=9, routed)           0.901    12.498    U7/U6/recharge_hand_show3[5]
    SLICE_X38Y94         LUT3 (Prop_lut3_I2_O)        0.105    12.603 r  U7/recharge_hand_show[22]_i_7/O
                         net (fo=1, routed)           0.552    13.155    U7/recharge_hand_show[22]_i_7_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.105    13.260 r  U7/recharge_hand_show[22]_i_3/O
                         net (fo=13, routed)          0.757    14.017    U7/U6/recharge_hand_show3[2]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.105    14.122 r  U7/recharge_hand_show[30]_i_12/O
                         net (fo=16, routed)          1.332    15.454    U7/U6/recharge_hand_show3[1]
    SLICE_X33Y93         LUT6 (Prop_lut6_I4_O)        0.105    15.559 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.840    16.399    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.105    16.504 r  U7/recharge_hand_show[13]_i_1/O
                         net (fo=1, routed)           0.000    16.504    U6/recharge_hand_show_reg[30]_2[12]
    SLICE_X38Y93         FDRE                                         r  U6/recharge_hand_show_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.269     4.375    U6/sys_clk_IBUF_BUFG
    SLICE_X38Y93         FDRE                                         r  U6/recharge_hand_show_reg[13]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.504ns  (logic 4.873ns (29.527%)  route 11.631ns (70.473%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/price_hand_value_reg[1]/Q
                         net (fo=18, routed)          1.030     1.467    U2/price_hand_value[1]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.106     1.573 r  U2/total_hand_show[30]_i_46/O
                         net (fo=1, routed)           0.806     2.378    U2/total_hand_show[30]_i_46_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.283     2.661 r  U2/total_hand_show[30]_i_34/O
                         net (fo=1, routed)           0.000     2.661    U2/total_hand_show[30]_i_34_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.101 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.101    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.281 r  U2/recharge_hand_show_reg[30]_i_54/O[0]
                         net (fo=2, routed)           0.661     3.942    U2/recharge_hand_show_reg[30]_i_54_n_7
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.262     4.204 r  U2/recharge_hand_show[30]_i_65/O
                         net (fo=2, routed)           0.672     4.876    U2/recharge_hand_show[30]_i_65_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.268     5.144 r  U2/recharge_hand_show[30]_i_39/O
                         net (fo=2, routed)           0.660     5.803    U2/recharge_hand_show[30]_i_39_n_0
    SLICE_X43Y99         LUT5 (Prop_lut5_I0_O)        0.105     5.908 r  U2/recharge_hand_show[30]_i_43/O
                         net (fo=1, routed)           0.000     5.908    U2/recharge_hand_show[30]_i_43_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.365 r  U2/recharge_hand_show_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     6.366    U2/recharge_hand_show_reg[30]_i_23_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.546 f  U2/recharge_hand_show_reg[30]_i_22/O[0]
                         net (fo=11, routed)          0.957     7.503    U2/price_hand_value_reg[6]_0[10]
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.249     7.752 r  U2/recharge_hand_show[14]_i_31/O
                         net (fo=1, routed)           0.000     7.752    U2/recharge_hand_show[14]_i_31_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     7.959 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.775     8.734    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.253     8.987 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.987    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.301 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.301    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.558 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           1.098    10.656    U7/U6/recharge_hand_show30_out[13]
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.245    10.901 r  U7/recharge_hand_show[14]_i_17/O
                         net (fo=10, routed)          0.590    11.492    U7/U6/recharge_hand_show3[7]
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.105    11.597 r  U7/recharge_hand_show[14]_i_8/O
                         net (fo=9, routed)           0.901    12.498    U7/U6/recharge_hand_show3[5]
    SLICE_X38Y94         LUT3 (Prop_lut3_I2_O)        0.105    12.603 r  U7/recharge_hand_show[22]_i_7/O
                         net (fo=1, routed)           0.552    13.155    U7/recharge_hand_show[22]_i_7_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.105    13.260 r  U7/recharge_hand_show[22]_i_3/O
                         net (fo=13, routed)          0.757    14.017    U7/U6/recharge_hand_show3[2]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.105    14.122 r  U7/recharge_hand_show[30]_i_12/O
                         net (fo=16, routed)          1.332    15.454    U7/U6/recharge_hand_show3[1]
    SLICE_X33Y93         LUT6 (Prop_lut6_I4_O)        0.105    15.559 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.840    16.399    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.105    16.504 r  U7/recharge_hand_show[18]_i_1/O
                         net (fo=1, routed)           0.000    16.504    U6/recharge_hand_show_reg[30]_2[16]
    SLICE_X39Y93         FDSE                                         r  U6/recharge_hand_show_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.269     4.375    U6/sys_clk_IBUF_BUFG
    SLICE_X39Y93         FDSE                                         r  U6/recharge_hand_show_reg[18]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.442ns  (logic 4.873ns (29.638%)  route 11.569ns (70.362%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/price_hand_value_reg[1]/Q
                         net (fo=18, routed)          1.030     1.467    U2/price_hand_value[1]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.106     1.573 r  U2/total_hand_show[30]_i_46/O
                         net (fo=1, routed)           0.806     2.378    U2/total_hand_show[30]_i_46_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.283     2.661 r  U2/total_hand_show[30]_i_34/O
                         net (fo=1, routed)           0.000     2.661    U2/total_hand_show[30]_i_34_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.101 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.101    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.281 r  U2/recharge_hand_show_reg[30]_i_54/O[0]
                         net (fo=2, routed)           0.661     3.942    U2/recharge_hand_show_reg[30]_i_54_n_7
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.262     4.204 r  U2/recharge_hand_show[30]_i_65/O
                         net (fo=2, routed)           0.672     4.876    U2/recharge_hand_show[30]_i_65_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.268     5.144 r  U2/recharge_hand_show[30]_i_39/O
                         net (fo=2, routed)           0.660     5.803    U2/recharge_hand_show[30]_i_39_n_0
    SLICE_X43Y99         LUT5 (Prop_lut5_I0_O)        0.105     5.908 r  U2/recharge_hand_show[30]_i_43/O
                         net (fo=1, routed)           0.000     5.908    U2/recharge_hand_show[30]_i_43_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.365 r  U2/recharge_hand_show_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     6.366    U2/recharge_hand_show_reg[30]_i_23_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.546 f  U2/recharge_hand_show_reg[30]_i_22/O[0]
                         net (fo=11, routed)          0.957     7.503    U2/price_hand_value_reg[6]_0[10]
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.249     7.752 r  U2/recharge_hand_show[14]_i_31/O
                         net (fo=1, routed)           0.000     7.752    U2/recharge_hand_show[14]_i_31_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     7.959 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.775     8.734    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.253     8.987 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.987    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.301 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.301    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.558 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           1.098    10.656    U7/U6/recharge_hand_show30_out[13]
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.245    10.901 r  U7/recharge_hand_show[14]_i_17/O
                         net (fo=10, routed)          0.590    11.492    U7/U6/recharge_hand_show3[7]
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.105    11.597 r  U7/recharge_hand_show[14]_i_8/O
                         net (fo=9, routed)           0.901    12.498    U7/U6/recharge_hand_show3[5]
    SLICE_X38Y94         LUT3 (Prop_lut3_I2_O)        0.105    12.603 r  U7/recharge_hand_show[22]_i_7/O
                         net (fo=1, routed)           0.552    13.155    U7/recharge_hand_show[22]_i_7_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.105    13.260 r  U7/recharge_hand_show[22]_i_3/O
                         net (fo=13, routed)          0.757    14.017    U7/U6/recharge_hand_show3[2]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.105    14.122 r  U7/recharge_hand_show[30]_i_12/O
                         net (fo=16, routed)          1.332    15.454    U7/U6/recharge_hand_show3[1]
    SLICE_X33Y93         LUT6 (Prop_lut6_I4_O)        0.105    15.559 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.778    16.337    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I1_O)        0.105    16.442 r  U7/recharge_hand_show[22]_i_1/O
                         net (fo=1, routed)           0.000    16.442    U6/recharge_hand_show_reg[30]_2[20]
    SLICE_X38Y92         FDRE                                         r  U6/recharge_hand_show_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.269     4.375    U6/sys_clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  U6/recharge_hand_show_reg[22]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.410ns  (logic 4.873ns (29.695%)  route 11.537ns (70.305%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/price_hand_value_reg[1]/Q
                         net (fo=18, routed)          1.030     1.467    U2/price_hand_value[1]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.106     1.573 r  U2/total_hand_show[30]_i_46/O
                         net (fo=1, routed)           0.806     2.378    U2/total_hand_show[30]_i_46_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.283     2.661 r  U2/total_hand_show[30]_i_34/O
                         net (fo=1, routed)           0.000     2.661    U2/total_hand_show[30]_i_34_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.101 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.101    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.281 r  U2/recharge_hand_show_reg[30]_i_54/O[0]
                         net (fo=2, routed)           0.661     3.942    U2/recharge_hand_show_reg[30]_i_54_n_7
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.262     4.204 r  U2/recharge_hand_show[30]_i_65/O
                         net (fo=2, routed)           0.672     4.876    U2/recharge_hand_show[30]_i_65_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.268     5.144 r  U2/recharge_hand_show[30]_i_39/O
                         net (fo=2, routed)           0.660     5.803    U2/recharge_hand_show[30]_i_39_n_0
    SLICE_X43Y99         LUT5 (Prop_lut5_I0_O)        0.105     5.908 r  U2/recharge_hand_show[30]_i_43/O
                         net (fo=1, routed)           0.000     5.908    U2/recharge_hand_show[30]_i_43_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.365 r  U2/recharge_hand_show_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     6.366    U2/recharge_hand_show_reg[30]_i_23_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.546 f  U2/recharge_hand_show_reg[30]_i_22/O[0]
                         net (fo=11, routed)          0.957     7.503    U2/price_hand_value_reg[6]_0[10]
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.249     7.752 r  U2/recharge_hand_show[14]_i_31/O
                         net (fo=1, routed)           0.000     7.752    U2/recharge_hand_show[14]_i_31_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     7.959 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.775     8.734    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.253     8.987 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.987    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.301 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.301    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.558 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           1.098    10.656    U7/U6/recharge_hand_show30_out[13]
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.245    10.901 r  U7/recharge_hand_show[14]_i_17/O
                         net (fo=10, routed)          0.590    11.492    U7/U6/recharge_hand_show3[7]
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.105    11.597 r  U7/recharge_hand_show[14]_i_8/O
                         net (fo=9, routed)           0.901    12.498    U7/U6/recharge_hand_show3[5]
    SLICE_X38Y94         LUT3 (Prop_lut3_I2_O)        0.105    12.603 r  U7/recharge_hand_show[22]_i_7/O
                         net (fo=1, routed)           0.552    13.155    U7/recharge_hand_show[22]_i_7_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.105    13.260 r  U7/recharge_hand_show[22]_i_3/O
                         net (fo=13, routed)          0.757    14.017    U7/U6/recharge_hand_show3[2]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.105    14.122 r  U7/recharge_hand_show[30]_i_12/O
                         net (fo=16, routed)          1.332    15.454    U7/U6/recharge_hand_show3[1]
    SLICE_X33Y93         LUT6 (Prop_lut6_I4_O)        0.105    15.559 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.747    16.305    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.105    16.410 r  U7/recharge_hand_show[8]_i_1/O
                         net (fo=1, routed)           0.000    16.410    U6/recharge_hand_show_reg[30]_2[7]
    SLICE_X37Y92         FDRE                                         r  U6/recharge_hand_show_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.271     4.377    U6/sys_clk_IBUF_BUFG
    SLICE_X37Y92         FDRE                                         r  U6/recharge_hand_show_reg[8]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.401ns  (logic 4.873ns (29.711%)  route 11.528ns (70.289%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/price_hand_value_reg[1]/Q
                         net (fo=18, routed)          1.030     1.467    U2/price_hand_value[1]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.106     1.573 r  U2/total_hand_show[30]_i_46/O
                         net (fo=1, routed)           0.806     2.378    U2/total_hand_show[30]_i_46_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.283     2.661 r  U2/total_hand_show[30]_i_34/O
                         net (fo=1, routed)           0.000     2.661    U2/total_hand_show[30]_i_34_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.101 r  U2/total_hand_show_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.101    U2/total_hand_show_reg[30]_i_19_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.281 r  U2/recharge_hand_show_reg[30]_i_54/O[0]
                         net (fo=2, routed)           0.661     3.942    U2/recharge_hand_show_reg[30]_i_54_n_7
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.262     4.204 r  U2/recharge_hand_show[30]_i_65/O
                         net (fo=2, routed)           0.672     4.876    U2/recharge_hand_show[30]_i_65_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.268     5.144 r  U2/recharge_hand_show[30]_i_39/O
                         net (fo=2, routed)           0.660     5.803    U2/recharge_hand_show[30]_i_39_n_0
    SLICE_X43Y99         LUT5 (Prop_lut5_I0_O)        0.105     5.908 r  U2/recharge_hand_show[30]_i_43/O
                         net (fo=1, routed)           0.000     5.908    U2/recharge_hand_show[30]_i_43_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.365 r  U2/recharge_hand_show_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     6.366    U2/recharge_hand_show_reg[30]_i_23_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.546 f  U2/recharge_hand_show_reg[30]_i_22/O[0]
                         net (fo=11, routed)          0.957     7.503    U2/price_hand_value_reg[6]_0[10]
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.249     7.752 r  U2/recharge_hand_show[14]_i_31/O
                         net (fo=1, routed)           0.000     7.752    U2/recharge_hand_show[14]_i_31_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     7.959 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.775     8.734    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.253     8.987 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.987    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.301 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.301    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.558 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           1.098    10.656    U7/U6/recharge_hand_show30_out[13]
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.245    10.901 r  U7/recharge_hand_show[14]_i_17/O
                         net (fo=10, routed)          0.590    11.492    U7/U6/recharge_hand_show3[7]
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.105    11.597 r  U7/recharge_hand_show[14]_i_8/O
                         net (fo=9, routed)           0.901    12.498    U7/U6/recharge_hand_show3[5]
    SLICE_X38Y94         LUT3 (Prop_lut3_I2_O)        0.105    12.603 r  U7/recharge_hand_show[22]_i_7/O
                         net (fo=1, routed)           0.552    13.155    U7/recharge_hand_show[22]_i_7_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.105    13.260 r  U7/recharge_hand_show[22]_i_3/O
                         net (fo=13, routed)          0.757    14.017    U7/U6/recharge_hand_show3[2]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.105    14.122 r  U7/recharge_hand_show[30]_i_12/O
                         net (fo=16, routed)          1.457    15.579    U7/U6/recharge_hand_show3[1]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.105    15.684 r  U7/recharge_hand_show[30]_i_11/O
                         net (fo=14, routed)          0.612    16.296    U7/U6/recharge_hand_show3[0]
    SLICE_X38Y93         LUT6 (Prop_lut6_I1_O)        0.105    16.401 r  U7/recharge_hand_show[30]_i_2/O
                         net (fo=1, routed)           0.000    16.401    U6/recharge_hand_show_reg[30]_2[27]
    SLICE_X38Y93         FDRE                                         r  U6/recharge_hand_show_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.269     4.375    U6/sys_clk_IBUF_BUFG
    SLICE_X38Y93         FDRE                                         r  U6/recharge_hand_show_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/start_station_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.191ns (67.385%)  route 0.092ns (32.615%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE                         0.000     0.000 r  U2/start_station_reg[6]/C
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_station_reg[6]/Q
                         net (fo=1, routed)           0.092     0.238    U3/seg_value_reg[6]_1[6]
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.283 r  U3/seg_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.283    U3/seg_value[6]_i_1_n_0
    SLICE_X36Y96         FDRE                                         r  U3/seg_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.839     2.063    U3/sys_clk_IBUF_BUFG
    SLICE_X36Y96         FDRE                                         r  U3/seg_value_reg[6]/C

Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.209ns (72.415%)  route 0.080ns (27.585%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[2]/C
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U7/neg_ticket_num_reg[2]/Q
                         net (fo=5, routed)           0.080     0.244    U7/neg_ticket_num_reg[2]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.045     0.289 r  U7/ticket_num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.289    U7/ticket_num0[2]
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.833     2.057    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[2]/C

Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.670%)  route 0.083ns (28.330%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[2]/C
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U7/neg_ticket_num_reg[2]/Q
                         net (fo=5, routed)           0.083     0.247    U7/neg_ticket_num_reg[2]
    SLICE_X47Y89         LUT5 (Prop_lut5_I3_O)        0.045     0.292 r  U7/ticket_num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.292    U7/ticket_num0[3]
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.833     2.057    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[3]/C

Slack:                    inf
  Source:                 U2/end_station_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.212ns (65.064%)  route 0.114ns (34.936%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE                         0.000     0.000 r  U2/end_station_reg[9]/C
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/end_station_reg[9]/Q
                         net (fo=1, routed)           0.114     0.281    U3/seg_value_reg[6]_2[8]
    SLICE_X37Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.326 r  U3/seg_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.326    U3/seg_value[1]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  U3/seg_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.840     2.064    U3/sys_clk_IBUF_BUFG
    SLICE_X37Y97         FDRE                                         r  U3/seg_value_reg[1]/C

Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.719%)  route 0.124ns (37.281%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[0]/C
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U7/neg_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.124     0.288    U7/neg_ticket_num_reg[0]
    SLICE_X47Y89         LUT2 (Prop_lut2_I0_O)        0.045     0.333 r  U7/ticket_num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.333    U7/ticket_num0[0]
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.833     2.057    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[0]/C

Slack:                    inf
  Source:                 U7/pay_hand_coin_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_hand_show_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.375%)  route 0.150ns (44.625%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE                         0.000     0.000 r  U7/pay_hand_coin_reg[2]/C
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_hand_coin_reg[2]/Q
                         net (fo=15, routed)          0.150     0.291    U7/pay_hand_coin[2]
    SLICE_X32Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.336 r  U7/pay_hand_show[24]_i_1/O
                         net (fo=1, routed)           0.000     0.336    U6/pay_hand_show_reg[30]_1[21]
    SLICE_X32Y94         FDRE                                         r  U6/pay_hand_show_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.840     2.064    U6/sys_clk_IBUF_BUFG
    SLICE_X32Y94         FDRE                                         r  U6/pay_hand_show_reg[24]/C

Slack:                    inf
  Source:                 U7/pay_hand_coin_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_hand_show_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.345%)  route 0.150ns (44.655%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE                         0.000     0.000 r  U7/pay_hand_coin_reg[2]/C
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_hand_coin_reg[2]/Q
                         net (fo=15, routed)          0.150     0.291    U7/pay_hand_coin[2]
    SLICE_X32Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.336 r  U7/pay_hand_show[25]_i_1/O
                         net (fo=1, routed)           0.000     0.336    U6/pay_hand_show_reg[30]_1[22]
    SLICE_X32Y94         FDRE                                         r  U6/pay_hand_show_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.840     2.064    U6/sys_clk_IBUF_BUFG
    SLICE_X32Y94         FDRE                                         r  U6/pay_hand_show_reg[25]/C

Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.213ns (63.161%)  route 0.124ns (36.839%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[0]/C
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U7/neg_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.124     0.288    U7/neg_ticket_num_reg[0]
    SLICE_X47Y89         LUT4 (Prop_lut4_I2_O)        0.049     0.337 r  U7/ticket_num[1]_i_1/O
                         net (fo=1, routed)           0.000     0.337    U7/ticket_num0[1]
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.833     2.057    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  U7/ticket_num_reg[1]/C

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.708%)  route 0.154ns (45.292%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[0]/C
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[0]/Q
                         net (fo=18, routed)          0.154     0.295    U7/pay_auto_coin[0]
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.340 r  U7/pay_auto[13]_i_1/O
                         net (fo=1, routed)           0.000     0.340    U6/pay_auto_reg[14]_0[11]
    SLICE_X37Y90         FDRE                                         r  U6/pay_auto_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.838     2.062    U6/sys_clk_IBUF_BUFG
    SLICE_X37Y90         FDRE                                         r  U6/pay_auto_reg[13]/C

Slack:                    inf
  Source:                 U7/pay_hand_coin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_hand_show_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.902%)  route 0.159ns (46.098%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE                         0.000     0.000 r  U7/pay_hand_coin_reg[0]/C
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_hand_coin_reg[0]/Q
                         net (fo=12, routed)          0.159     0.300    U7/pay_hand_coin[0]
    SLICE_X31Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  U7/pay_hand_show[29]_i_1/O
                         net (fo=1, routed)           0.000     0.345    U6/pay_hand_show_reg[30]_1[26]
    SLICE_X31Y95         FDRE                                         r  U6/pay_hand_show_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.840     2.064    U6/sys_clk_IBUF_BUFG
    SLICE_X31Y95         FDRE                                         r  U6/pay_hand_show_reg[29]/C





