#  -*- Makefile -*-
#  Builds an executable

CC = gcc		# Compiler to use
SRC = main.c school.c	# Source files to compile
OBJ = $(SRC:.c=.o)	# Generate object file names from SRC using pattern substitution
NAME = school		# Name of the executable

#----------------------
# Rules for building
#----------------------
all: $(OBJ)
	$(CC) $^ -o $(NAME)
