# Ignore Compiled Verilog result files at any dir
**/*.vvp
**/*.vcd
