Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/tb_mult_isim_beh.exe -prj C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/tb_mult_beh.prj work.tb_mult 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/half.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/Multiplexer.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/full1.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/Multiplexer4.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/CLA.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/Multiplexer8.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/CSA8.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/CSA16.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/Subtrator16.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/Multiplexer16.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/Reg.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/Neg.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/Min.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/Min.vhd" Line 38: Actual for formal port sel is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/Reg16.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/MinAbs.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/Max.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/Expand.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/MultiplicadorSomador8.vhd" into library work
Parsing VHDL file "C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/tb_mult.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Expand [\Expand(4000)\]
Compiling architecture behavioral of entity HalfAdder [halfadder_default]
Compiling architecture behavioral of entity Adder [adder_default]
Compiling architecture behavioral of entity CLA [\CLA(4000)\]
Compiling architecture behavioral of entity Multiplexer [\Multiplexer(4000)\]
Compiling architecture behavioral of entity Multiplexer4 [\Multiplexer4(4000)\]
Compiling architecture behavioral of entity CSA8 [\CSA8(4000)\]
Compiling architecture behavioral of entity Multiplexer8 [\Multiplexer8(4000)\]
Compiling architecture behavioral of entity CSA16 [\CSA16(4000)\]
Compiling architecture behavioral of entity Neg [\Neg(4000)\]
Compiling architecture behavioral of entity Subtrator16 [\Subtrator16(4000)\]
Compiling architecture behavioral of entity Multiplexer16 [\Multiplexer16(4000)\]
Compiling architecture behavioral of entity Min [\Min(4000)\]
Compiling architecture behavioral of entity MinAbs [\MinAbs(4000)\]
Compiling architecture behavioral of entity Max [\Max(4000)\]
Compiling architecture behavioral of entity Reg [\Reg(8000)\]
Compiling architecture behavioral of entity Reg16 [reg16_default]
Compiling architecture behavioral of entity MultiplicadorSomador8 [\MultiplicadorSomador8(4000)\]
Compiling architecture behavioral of entity tb_mult
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 39 VHDL Units
Built simulation executable C:/Users/JFPS/Documents/GitHub/VHDLultimate/SE/VHDLAdderMultiplier/tb_mult_isim_beh.exe
Fuse Memory Usage: 30860 KB
Fuse CPU Usage: 701 ms
