****************************************
Report : report clock qor
        -type structure
        -nosplit
Design : xbar
Version: P-2019.03-SP1
Date   : Tue Nov  1 13:22:19 2022
****************************************

C5 is corner mode_norm.fast.RCmin
C6 is corner mode_norm.fast.RCmin_bc
C1 is corner mode_norm.slow.RCmax
C3 is corner mode_norm.worst_low.RCmax

Printing structure of clk (mode mode_norm.slow.RCmax) at root pin clk:
(0) clk [in Port] [Location (18.94, 0.01)] [Net: clk] [Fanout: 3] 
 (1) ctobgt_inst_19968:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.94, 2.30)] [Net: ctobgt_2] [Fanout: 1] 
  (2) ctobgt_inst_19969:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (13.95, 0.77)] [Net: ctobgt_3] [Fanout: 1] 
   (3) ctobgt_inst_19966:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.88, 2.30)] [Net: ctobgt_0] [Fanout: 1] 
    (4) ctobgt_inst_19967:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (23.87, 0.77)] [Net: ctobgt_1] [Fanout: 1] 
     (5) cts_buf_37119771:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.88, 0.77)] [Net: ctsbuf_net_110829] [Fanout: 12] 
      (6) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.26, 2.71)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.34, 7.30)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.85, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 3.45)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 2.70)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.26, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 2.70)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.34, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 1.16)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.42, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 2.70)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (29.12, 29.95)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.49, 5.78)] [BALANCE PIN] [Offset values] 
  (2) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 8.04)] [BALANCE PIN] [Offset values] 
  (2) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 7.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 6.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 45.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 24.21)] [BALANCE PIN] [Offset values] 
  (2) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 35.69)] [BALANCE PIN] [Offset values] 
  (2) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.71, 53.40)] [BALANCE PIN] [Offset values] 
  (2) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 10.39)] [BALANCE PIN] [Offset values] 
  (2) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 54.12)] [BALANCE PIN] [Offset values] 
  (2) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 29.55)] [BALANCE PIN] [Offset values] 
  (2) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.58, 51.86)] [BALANCE PIN] [Offset values] 
  (2) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 26.47)] [BALANCE PIN] [Offset values] 
  (2) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.63, 54.12)] [BALANCE PIN] [Offset values] 
  (2) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.44, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.98, 52.59)] [BALANCE PIN] [Offset values] 
  (2) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 51.86)] [BALANCE PIN] [Offset values] 
  (2) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.90, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.82, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.94, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 53.40)] [BALANCE PIN] [Offset values] 
  (2) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 53.40)] [BALANCE PIN] [Offset values] 
 (1) cts_buf_38319783:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (18.94, 20.74)] [Net: ctsbuf_net_410832] [Fanout: 7] 
  (2) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.97, 29.95)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 54.12)] [BALANCE PIN] [Offset values] 
   (3) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.63, 53.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.58, 52.59)] [BALANCE PIN] [Offset values] 
   (3) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 28.82)] [BALANCE PIN] [Offset values] 
   (3) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 7.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [BALANCE PIN] [Offset values] 
   (3) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.89)] [BALANCE PIN] [Offset values] 
   (3) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [BALANCE PIN] [Offset values] 
   (3) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 11.92)] [BALANCE PIN] [Offset values] 
   (3) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 22.68)] [BALANCE PIN] [Offset values] 
   (3) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 15.00)] [BALANCE PIN] [Offset values] 
   (3) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 9.58)] [BALANCE PIN] [Offset values] 
   (3) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 43.37)] [BALANCE PIN] [Offset values] 
   (3) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 41.11)] [BALANCE PIN] [Offset values] 
   (3) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 24.94)] [BALANCE PIN] [Offset values] 
   (3) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 32.62)] [BALANCE PIN] [Offset values] 
   (3) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 13.46)] [BALANCE PIN] [Offset values] 
   (3) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [BALANCE PIN] [Offset values] 
   (3) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 28.82)] [BALANCE PIN] [Offset values] 
   (3) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 37.23)] [BALANCE PIN] [Offset values] 
   (3) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 51.86)] [BALANCE PIN] [Offset values] 
   (3) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 28.01)] [BALANCE PIN] [Offset values] 
   (3) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 33.43)] [BALANCE PIN] [Offset values] 
  (2) cts_buf_37919779:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (17.28, 26.88)] [Net: ctsbuf_net_310831] [Fanout: 4] 
   (3) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.22, 28.42)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 32] 
    (4) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 51.05)] [BALANCE PIN] [Offset values] 
    (4) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.86, 2.71)] [BALANCE PIN] [Offset values] 
    (4) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.14, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.98, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.90, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.50, 2.71)] [BALANCE PIN] [Offset values] 
    (4) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 48.79)] [BALANCE PIN] [Offset values] 
    (4) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 48.79)] [BALANCE PIN] [Offset values] 
    (4) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 48.79)] [BALANCE PIN] [Offset values] 
    (4) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 54.12)] [BALANCE PIN] [Offset values] 
    (4) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.38, 1.90)] [BALANCE PIN] [Offset values] 
    (4) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 1.90)] [BALANCE PIN] [Offset values] 
    (4) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.52, 51.05)] [BALANCE PIN] [Offset values] 
    (4) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.82, 47.98)] [BALANCE PIN] [Offset values] 
    (4) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 49.51)] [BALANCE PIN] [Offset values] 
    (4) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.62, 50.32)] [BALANCE PIN] [Offset values] 
    (4) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.83, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.91, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 53.40)] [BALANCE PIN] [Offset values] 
    (4) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 48.79)] [BALANCE PIN] [Offset values] 
    (4) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 2.71)] [BALANCE PIN] [Offset values] 
    (4) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.61, 1.90)] [BALANCE PIN] [Offset values] 
    (4) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.22, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 49.51)] [BALANCE PIN] [Offset values] 
    (4) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.51, 49.51)] [BALANCE PIN] [Offset values] 
   (3) cts_buf_37519775:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (23.81, 29.95)] [Net: ctsbuf_net_210830] [Fanout: 2] 
    (4) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.72, 28.42)] [Net: clk_gate_out_reg_5/p_abuf0] [ICG] [Fanout: 15] 
     (5) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.41, 2.71)] [BALANCE PIN] [Offset values] 
     (5) clk_gate_out_reg_5/cts_buf_39519129:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (23.74, 42.24)] [Net: clk_gate_out_reg_5/ENCLK] [Fanout: 18] 
      (6) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.82, 6.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.87, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.03, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 51.05)] [BALANCE PIN] [Offset values] 
      (6) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 51.05)] [BALANCE PIN] [Offset values] 
      (6) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.66, 51.86)] [BALANCE PIN] [Offset values] 
      (6) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.95, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.87, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 51.05)] [BALANCE PIN] [Offset values] 
      (6) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 50.32)] [BALANCE PIN] [Offset values] 
      (6) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 53.40)] [BALANCE PIN] [Offset values] 
      (6) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.78, 52.59)] [BALANCE PIN] [Offset values] 
      (6) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.94, 52.59)] [BALANCE PIN] [Offset values] 
      (6) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.82, 52.59)] [BALANCE PIN] [Offset values] 
      (6) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.60, 51.05)] [BALANCE PIN] [Offset values] 
      (6) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.40, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.74, 1.90)] [BALANCE PIN] [Offset values] 
     (5) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.98, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 1.90)] [BALANCE PIN] [Offset values] 
     (5) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.08, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.42, 1.17)] [BALANCE PIN] [Offset values] 
     (5) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.61, 1.90)] [BALANCE PIN] [Offset values] 
     (5) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.90, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.43, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 2.71)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.29, 28.42)] [Net: clk_gate_out_reg_2/p_abuf0] [ICG] [Fanout: 17] 
     (5) clk_gate_out_reg_2/cts_buf_37819112:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (39.87, 34.56)] [Net: clk_gate_out_reg_2/ENCLK] [Fanout: 16] 
      (6) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 50.32)] [BALANCE PIN] [Offset values] 
      (6) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 4.97)] [BALANCE PIN] [Offset values] 
      (6) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 4.97)] [BALANCE PIN] [Offset values] 
      (6) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.58, 4.97)] [BALANCE PIN] [Offset values] 
      (6) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.50, 4.97)] [BALANCE PIN] [Offset values] 
      (6) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.42, 4.97)] [BALANCE PIN] [Offset values] 
      (6) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.54, 50.32)] [BALANCE PIN] [Offset values] 
      (6) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.85, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.34, 50.32)] [BALANCE PIN] [Offset values] 
      (6) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 54.12)] [BALANCE PIN] [Offset values] 
      (6) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.39, 54.12)] [BALANCE PIN] [Offset values] 
      (6) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.20, 53.40)] [BALANCE PIN] [Offset values] 
      (6) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 51.05)] [BALANCE PIN] [Offset values] 
      (6) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.69, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.82, 52.59)] [BALANCE PIN] [Offset values] 
     (5) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.13, 5.78)] [BALANCE PIN] [Offset values] 
     (5) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 5.78)] [BALANCE PIN] [Offset values] 
     (5) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 4.97)] [BALANCE PIN] [Offset values] 
     (5) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.44, 6.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 4.97)] [BALANCE PIN] [Offset values] 
     (5) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.36, 6.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.49, 4.97)] [BALANCE PIN] [Offset values] 
     (5) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.07, 4.97)] [BALANCE PIN] [Offset values] 
     (5) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.52, 6.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 4.24)] [BALANCE PIN] [Offset values] 
   (3) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.02, 26.88)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
    (4) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 51.05)] [BALANCE PIN] [Offset values] 
    (4) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.00, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.62, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.97, 4.97)] [BALANCE PIN] [Offset values] 
    (4) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.71, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.27, 4.24)] [BALANCE PIN] [Offset values] 
    (4) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 4.97)] [BALANCE PIN] [Offset values] 
    (4) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.94, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.94, 51.05)] [BALANCE PIN] [Offset values] 
    (4) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 51.05)] [BALANCE PIN] [Offset values] 
    (4) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.98, 4.24)] [BALANCE PIN] [Offset values] 
    (4) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.64, 1.90)] [BALANCE PIN] [Offset values] 
    (4) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.16, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.86, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 4.24)] [BALANCE PIN] [Offset values] 
    (4) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 50.32)] [BALANCE PIN] [Offset values] 
    (4) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.85, 51.05)] [BALANCE PIN] [Offset values] 
    (4) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.97, 49.51)] [BALANCE PIN] [Offset values] 
    (4) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.85, 50.32)] [BALANCE PIN] [Offset values] 
    (4) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.90, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.18, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 1.90)] [BALANCE PIN] [Offset values] 
    (4) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.30, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.32, 51.05)] [BALANCE PIN] [Offset values] 
    (4) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.10, 1.17)] [BALANCE PIN] [Offset values] 
   (3) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.09, 29.95)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 18] 
    (4) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 53.40)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_7/cts_buf_40419138:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (30.21, 29.95)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 15] 
     (5) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 51.05)] [BALANCE PIN] [Offset values] 
     (5) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.03, 8.04)] [BALANCE PIN] [Offset values] 
     (5) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.27, 6.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.68, 4.97)] [BALANCE PIN] [Offset values] 
     (5) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 4.97)] [BALANCE PIN] [Offset values] 
     (5) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.90, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.82, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.74, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 54.12)] [BALANCE PIN] [Offset values] 
     (5) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.11, 54.93)] [BALANCE PIN] [Offset values] 
     (5) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 54.93)] [BALANCE PIN] [Offset values] 
     (5) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.19, 54.93)] [BALANCE PIN] [Offset values] 
     (5) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 54.93)] [BALANCE PIN] [Offset values] 
     (5) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.66, 54.12)] [BALANCE PIN] [Offset values] 
    (4) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.88, 54.93)] [BALANCE PIN] [Offset values] 
    (4) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.27, 54.93)] [BALANCE PIN] [Offset values] 
    (4) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.32, 53.40)] [BALANCE PIN] [Offset values] 
    (4) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.36, 53.40)] [BALANCE PIN] [Offset values] 
    (4) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.94, 53.40)] [BALANCE PIN] [Offset values] 
    (4) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.20, 54.93)] [BALANCE PIN] [Offset values] 
    (4) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 54.12)] [BALANCE PIN] [Offset values] 
    (4) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.35, 54.93)] [BALANCE PIN] [Offset values] 
    (4) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.28, 54.93)] [BALANCE PIN] [Offset values] 
    (4) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.43, 54.12)] [BALANCE PIN] [Offset values] 
    (4) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.27, 53.40)] [BALANCE PIN] [Offset values] 
    (4) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 54.93)] [BALANCE PIN] [Offset values] 
    (4) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 54.12)] [BALANCE PIN] [Offset values] 
    (4) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 54.12)] [BALANCE PIN] [Offset values] 
    (4) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 52.59)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.71, 29.95)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.41, 5.78)] [BALANCE PIN] [Offset values] 
   (3) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.13, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.24)] [BALANCE PIN] [Offset values] 
   (3) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.18, 8.04)] [BALANCE PIN] [Offset values] 
   (3) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.58, 54.93)] [BALANCE PIN] [Offset values] 
   (3) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 7.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.62, 51.86)] [BALANCE PIN] [Offset values] 
   (3) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 53.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.66, 52.59)] [BALANCE PIN] [Offset values] 
   (3) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.61, 54.93)] [BALANCE PIN] [Offset values] 
   (3) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.50, 54.93)] [BALANCE PIN] [Offset values] 
   (3) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 51.86)] [BALANCE PIN] [Offset values] 
   (3) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.67, 53.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 51.86)] [BALANCE PIN] [Offset values] 
   (3) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 52.59)] [BALANCE PIN] [Offset values] 
   (3) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.67, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.50, 4.24)] [BALANCE PIN] [Offset values] 
   (3) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.75, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.41, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.58, 52.59)] [BALANCE PIN] [Offset values] 
   (3) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.69, 54.93)] [BALANCE PIN] [Offset values] 
   (3) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 54.12)] [BALANCE PIN] [Offset values] 
   (3) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.90, 51.86)] [BALANCE PIN] [Offset values] 
   (3) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 51.86)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (30.46, 28.42)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 2] 
   (3) cto_buf_19316:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (43.14, 25.34)] [Net: cts10] [Fanout: 1] 
    (4) cto_buf_19313:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (34.75, 2.30)] [Net: cts7] [Fanout: 7] 
     (5) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 30.36)] [BALANCE PIN] [Offset values] 
     (5) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 6.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 8.04)] [BALANCE PIN] [Offset values] 
     (5) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 28.01)] [BALANCE PIN] [Offset values] 
   (3) cto_buf_19315:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (54.46, 34.56)] [Net: cts9] [Fanout: 1] 
    (4) cto_buf_19314:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (39.74, 39.17)] [Net: cts8] [Fanout: 11] 
     (5) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.10, 52.59)] [BALANCE PIN] [Offset values] 
     (5) cto_buf_19317:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (54.85, 37.63)] [Net: cts11] [Fanout: 8] 
      (6) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.59, 53.40)] [BALANCE PIN] [Offset values] 
      (6) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.53, 54.93)] [BALANCE PIN] [Offset values] 
      (6) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 54.12)] [BALANCE PIN] [Offset values] 
      (6) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.18, 50.32)] [BALANCE PIN] [Offset values] 
      (6) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.64, 54.93)] [BALANCE PIN] [Offset values] 
      (6) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.38, 51.05)] [BALANCE PIN] [Offset values] 
      (6) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 49.51)] [BALANCE PIN] [Offset values] 
     (5) cto_buf_19318:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (54.85, 17.66)] [Net: cts12] [Fanout: 8] 
      (6) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.56, 54.93)] [BALANCE PIN] [Offset values] 
      (6) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 4.24)] [BALANCE PIN] [Offset values] 
      (6) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 3.43)] [BALANCE PIN] [Offset values] 
      (6) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 3.43)] [BALANCE PIN] [Offset values] 
      (6) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 1.17)] [BALANCE PIN] [Offset values] 
      (6) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.42, 4.24)] [BALANCE PIN] [Offset values] 
      (6) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 3.43)] [BALANCE PIN] [Offset values] 
      (6) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.05, 1.90)] [BALANCE PIN] [Offset values] 
     (5) cto_buf_19321:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (54.53, 31.49)] [Net: cts15] [Fanout: 1] 
      (6) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.28, 54.12)] [BALANCE PIN] [Offset values] 
     (5) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 53.40)] [BALANCE PIN] [Offset values] 
     (5) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 49.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 50.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.66, 54.93)] [BALANCE PIN] [Offset values] 
     (5) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 48.79)] [BALANCE PIN] [Offset values] 
     (5) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.17, 51.86)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.13, 28.42)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 1] 
   (3) cto_buf_19308:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (39.23, 17.66)] [Net: cts3] [Fanout: 2] 
    (4) cto_buf_19307:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (33.28, 17.66)] [Net: cts2] [Fanout: 16] 
     (5) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 2.71)] [BALANCE PIN] [Offset values] 
     (5) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.61, 49.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 51.05)] [BALANCE PIN] [Offset values] 
     (5) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.98, 51.86)] [BALANCE PIN] [Offset values] 
     (5) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 52.59)] [BALANCE PIN] [Offset values] 
     (5) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 47.98)] [BALANCE PIN] [Offset values] 
     (5) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 50.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.97, 2.71)] [BALANCE PIN] [Offset values] 
     (5) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [BALANCE PIN] [Offset values] 
     (5) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.77, 1.90)] [BALANCE PIN] [Offset values] 
     (5) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [BALANCE PIN] [Offset values] 
     (5) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 51.05)] [BALANCE PIN] [Offset values] 
     (5) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.46, 51.05)] [BALANCE PIN] [Offset values] 
     (5) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 53.40)] [BALANCE PIN] [Offset values] 
    (4) cto_buf_19311:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (45.31, 37.63)] [Net: cts5] [Fanout: 1] 
     (5) cto_buf_19276:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (30.85, 37.63)] [Net: cts1] [Fanout: 16] 
      (6) cto_buf_19320:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (46.02, 34.56)] [Net: cts14] [Fanout: 1] 
       (7) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 51.86)] [BALANCE PIN] [Offset values] 
      (6) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 1.17)] [BALANCE PIN] [Offset values] 
      (6) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.84, 1.90)] [BALANCE PIN] [Offset values] 
      (6) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.08, 1.90)] [BALANCE PIN] [Offset values] 
      (6) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 1.17)] [BALANCE PIN] [Offset values] 
      (6) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.14, 4.24)] [BALANCE PIN] [Offset values] 
      (6) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.06, 3.43)] [BALANCE PIN] [Offset values] 
      (6) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 50.32)] [BALANCE PIN] [Offset values] 
      (6) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.28, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 1.90)] [BALANCE PIN] [Offset values] 
      (6) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.60, 1.90)] [BALANCE PIN] [Offset values] 
      (6) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 30.36)] [BALANCE PIN] [Offset values] 
      (6) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.28, 50.32)] [BALANCE PIN] [Offset values] 
      (6) cto_buf_19319:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (45.50, 34.56)] [Net: cts13] [Fanout: 1] 
       (7) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 51.86)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (29.38, 28.42)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.71, 54.12)] [BALANCE PIN] [Offset values] 
   (3) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 4.24)] [BALANCE PIN] [Offset values] 
   (3) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 4.24)] [BALANCE PIN] [Offset values] 
   (3) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 32.62)] [BALANCE PIN] [Offset values] 
   (3) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 46.44)] [BALANCE PIN] [Offset values] 
   (3) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 51.05)] [BALANCE PIN] [Offset values] 
   (3) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.80, 25.75)] [BALANCE PIN] [Offset values] 
   (3) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 54.12)] [BALANCE PIN] [Offset values] 
   (3) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 52.59)] [BALANCE PIN] [Offset values] 
   (3) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 53.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 51.86)] [BALANCE PIN] [Offset values] 
   (3) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 52.59)] [BALANCE PIN] [Offset values] 
   (3) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 34.15)] [BALANCE PIN] [Offset values] 
   (3) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 36.50)] [BALANCE PIN] [Offset values] 
   (3) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 54.93)] [BALANCE PIN] [Offset values] 
   (3) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 52.59)] [BALANCE PIN] [Offset values] 
   (3) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.82, 54.93)] [BALANCE PIN] [Offset values] 
   (3) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 50.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 50.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.74, 54.93)] [BALANCE PIN] [Offset values] 
   (3) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 54.93)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.20, 28.42)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 2] 
   (3) cto_buf_19327:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.93, 33.02)] [Net: cts21] [Fanout: 1] 
    (4) cto_buf_19325:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (41.60, 16.13)] [Net: cts19] [Fanout: 1] 
     (5) cto_buf_19324:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (54.85, 42.24)] [Net: cts18] [Fanout: 1] 
      (6) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.54, 54.93)] [BALANCE PIN] [Offset values] 
   (3) cto_buf_19323:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (35.71, 40.70)] [Net: cts17] [Fanout: 12] 
    (4) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 3.43)] [BALANCE PIN] [Offset values] 
    (4) cto_buf_19326:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (14.78, 37.63)] [Net: cts20] [Fanout: 17] 
     (5) ccd_setup_inst_28268:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (15.68, 37.63)] [Net: ccd_setup_4] [Fanout: 1] 
      (6) ccd_setup_inst_28267:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (12.99, 51.46)] [Net: ccd_setup_3] [Fanout: 4] 
       (7) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.46, 51.86)] [BALANCE PIN] [Offset values] 
       (7) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 51.05)] [BALANCE PIN] [Offset values] 
       (7) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 50.32)] [BALANCE PIN] [Offset values] 
       (7) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.56, 51.86)] [BALANCE PIN] [Offset values] 
     (5) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.55, 54.12)] [BALANCE PIN] [Offset values] 
     (5) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 54.93)] [BALANCE PIN] [Offset values] 
     (5) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 52.59)] [BALANCE PIN] [Offset values] 
     (5) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.71, 54.12)] [BALANCE PIN] [Offset values] 
     (5) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 54.12)] [BALANCE PIN] [Offset values] 
     (5) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.96, 54.93)] [BALANCE PIN] [Offset values] 
     (5) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 54.12)] [BALANCE PIN] [Offset values] 
     (5) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.28, 53.40)] [BALANCE PIN] [Offset values] 
     (5) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 53.40)] [BALANCE PIN] [Offset values] 
     (5) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 52.59)] [BALANCE PIN] [Offset values] 
     (5) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.38, 51.86)] [BALANCE PIN] [Offset values] 
     (5) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.78, 52.59)] [BALANCE PIN] [Offset values] 
     (5) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 49.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 50.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.35, 54.12)] [BALANCE PIN] [Offset values] 
     (5) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.35, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.41, 4.97)] [BALANCE PIN] [Offset values] 
    (4) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 4.24)] [BALANCE PIN] [Offset values] 
    (4) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.33, 4.97)] [BALANCE PIN] [Offset values] 
    (4) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.55, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.66, 4.24)] [BALANCE PIN] [Offset values] 
    (4) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.39, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.51, 4.24)] [BALANCE PIN] [Offset values] 
    (4) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.58, 4.24)] [BALANCE PIN] [Offset values] 

Printing structure of clk (mode mode_norm.worst_low.RCmax) at root pin clk:
(0) clk [in Port] [Location (18.94, 0.01)] [Net: clk] [Fanout: 3] 
 (1) ctobgt_inst_19968:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.94, 2.30)] [Net: ctobgt_2] [Fanout: 1] 
  (2) ctobgt_inst_19969:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (13.95, 0.77)] [Net: ctobgt_3] [Fanout: 1] 
   (3) ctobgt_inst_19966:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.88, 2.30)] [Net: ctobgt_0] [Fanout: 1] 
    (4) ctobgt_inst_19967:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (23.87, 0.77)] [Net: ctobgt_1] [Fanout: 1] 
     (5) cts_buf_37119771:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.88, 0.77)] [Net: ctsbuf_net_110829] [Fanout: 12] 
      (6) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.26, 2.71)] [SINK PIN] 
      (6) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.34, 7.30)] [SINK PIN] 
      (6) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.85, 1.91)] [SINK PIN] 
      (6) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 3.45)] [SINK PIN] 
      (6) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 1.91)] [SINK PIN] 
      (6) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 2.70)] [SINK PIN] 
      (6) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.26, 1.91)] [SINK PIN] 
      (6) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 2.70)] [SINK PIN] 
      (6) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.34, 1.91)] [SINK PIN] 
      (6) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 1.16)] [SINK PIN] 
      (6) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.42, 1.91)] [SINK PIN] 
      (6) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 2.70)] [SINK PIN] 
 (1) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (29.12, 29.95)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.49, 5.78)] [SINK PIN] 
  (2) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 8.04)] [SINK PIN] 
  (2) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 4.97)] [SINK PIN] 
  (2) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 4.97)] [SINK PIN] 
  (2) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 4.24)] [SINK PIN] 
  (2) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 7.32)] [SINK PIN] 
  (2) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 6.51)] [SINK PIN] 
  (2) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 50.32)] [SINK PIN] 
  (2) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 45.72)] [SINK PIN] 
  (2) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 49.51)] [SINK PIN] 
  (2) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 24.21)] [SINK PIN] 
  (2) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 35.69)] [SINK PIN] 
  (2) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.71, 53.40)] [SINK PIN] 
  (2) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 4.97)] [SINK PIN] 
  (2) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 10.39)] [SINK PIN] 
  (2) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 54.12)] [SINK PIN] 
  (2) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 29.55)] [SINK PIN] 
  (2) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.58, 51.86)] [SINK PIN] 
  (2) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 47.25)] [SINK PIN] 
  (2) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 51.05)] [SINK PIN] 
  (2) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 26.47)] [SINK PIN] 
  (2) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.63, 54.12)] [SINK PIN] 
  (2) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 49.51)] [SINK PIN] 
  (2) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.44, 47.98)] [SINK PIN] 
  (2) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.98, 52.59)] [SINK PIN] 
  (2) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 51.86)] [SINK PIN] 
  (2) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.90, 51.05)] [SINK PIN] 
  (2) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.82, 46.44)] [SINK PIN] 
  (2) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.94, 47.25)] [SINK PIN] 
  (2) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 48.79)] [SINK PIN] 
  (2) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 53.40)] [SINK PIN] 
  (2) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 53.40)] [SINK PIN] 
 (1) cts_buf_38319783:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (18.94, 20.74)] [Net: ctsbuf_net_410832] [Fanout: 7] 
  (2) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.97, 29.95)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 54.12)] [SINK PIN] 
   (3) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.63, 53.40)] [SINK PIN] 
   (3) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.58, 52.59)] [SINK PIN] 
   (3) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 6.51)] [SINK PIN] 
   (3) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 6.51)] [SINK PIN] 
   (3) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [SINK PIN] 
   (3) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [SINK PIN] 
   (3) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 28.82)] [SINK PIN] 
   (3) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 7.32)] [SINK PIN] 
   (3) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [SINK PIN] 
   (3) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [SINK PIN] 
   (3) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [SINK PIN] 
   (3) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.89)] [SINK PIN] 
   (3) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 49.51)] [SINK PIN] 
   (3) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 48.79)] [SINK PIN] 
   (3) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [SINK PIN] 
   (3) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 11.92)] [SINK PIN] 
   (3) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 22.68)] [SINK PIN] 
   (3) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 6.51)] [SINK PIN] 
   (3) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 15.00)] [SINK PIN] 
   (3) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 9.58)] [SINK PIN] 
   (3) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 43.37)] [SINK PIN] 
   (3) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 41.11)] [SINK PIN] 
   (3) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 24.94)] [SINK PIN] 
   (3) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 32.62)] [SINK PIN] 
   (3) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 13.46)] [SINK PIN] 
   (3) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [SINK PIN] 
   (3) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 28.82)] [SINK PIN] 
   (3) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 37.23)] [SINK PIN] 
   (3) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 51.86)] [SINK PIN] 
   (3) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 28.01)] [SINK PIN] 
   (3) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 33.43)] [SINK PIN] 
  (2) cts_buf_37919779:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (17.28, 26.88)] [Net: ctsbuf_net_310831] [Fanout: 4] 
   (3) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.22, 28.42)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 32] 
    (4) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 51.05)] [SINK PIN] 
    (4) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.86, 2.71)] [SINK PIN] 
    (4) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.14, 1.17)] [SINK PIN] 
    (4) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.98, 1.17)] [SINK PIN] 
    (4) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.90, 1.17)] [SINK PIN] 
    (4) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 1.17)] [SINK PIN] 
    (4) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.50, 2.71)] [SINK PIN] 
    (4) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 52.59)] [SINK PIN] 
    (4) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 48.79)] [SINK PIN] 
    (4) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 48.79)] [SINK PIN] 
    (4) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 51.86)] [SINK PIN] 
    (4) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 48.79)] [SINK PIN] 
    (4) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 54.12)] [SINK PIN] 
    (4) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 1.17)] [SINK PIN] 
    (4) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.38, 1.90)] [SINK PIN] 
    (4) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 1.90)] [SINK PIN] 
    (4) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.52, 51.05)] [SINK PIN] 
    (4) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.82, 47.98)] [SINK PIN] 
    (4) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 49.51)] [SINK PIN] 
    (4) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.62, 50.32)] [SINK PIN] 
    (4) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.83, 52.59)] [SINK PIN] 
    (4) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 52.59)] [SINK PIN] 
    (4) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 52.59)] [SINK PIN] 
    (4) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.91, 52.59)] [SINK PIN] 
    (4) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 53.40)] [SINK PIN] 
    (4) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 1.17)] [SINK PIN] 
    (4) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 48.79)] [SINK PIN] 
    (4) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 2.71)] [SINK PIN] 
    (4) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.61, 1.90)] [SINK PIN] 
    (4) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.22, 51.86)] [SINK PIN] 
    (4) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 49.51)] [SINK PIN] 
    (4) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.51, 49.51)] [SINK PIN] 
   (3) cts_buf_37519775:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (23.81, 29.95)] [Net: ctsbuf_net_210830] [Fanout: 2] 
    (4) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.72, 28.42)] [Net: clk_gate_out_reg_5/p_abuf0] [ICG] [Fanout: 15] 
     (5) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.41, 2.71)] [SINK PIN] 
     (5) clk_gate_out_reg_5/cts_buf_39519129:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (23.74, 42.24)] [Net: clk_gate_out_reg_5/ENCLK] [Fanout: 18] 
      (6) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.82, 6.51)] [SINK PIN] 
      (6) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.87, 49.51)] [SINK PIN] 
      (6) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.03, 49.51)] [SINK PIN] 
      (6) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 51.05)] [SINK PIN] 
      (6) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 51.05)] [SINK PIN] 
      (6) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.66, 51.86)] [SINK PIN] 
      (6) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.95, 49.51)] [SINK PIN] 
      (6) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.87, 49.51)] [SINK PIN] 
      (6) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 51.05)] [SINK PIN] 
      (6) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 49.51)] [SINK PIN] 
      (6) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 50.32)] [SINK PIN] 
      (6) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 53.40)] [SINK PIN] 
      (6) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.78, 52.59)] [SINK PIN] 
      (6) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.94, 52.59)] [SINK PIN] 
      (6) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.82, 52.59)] [SINK PIN] 
      (6) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 47.98)] [SINK PIN] 
      (6) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.60, 51.05)] [SINK PIN] 
      (6) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 7.32)] [SINK PIN] 
     (5) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.40, 3.43)] [SINK PIN] 
     (5) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [SINK PIN] 
     (5) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.74, 1.90)] [SINK PIN] 
     (5) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.98, 3.43)] [SINK PIN] 
     (5) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 1.90)] [SINK PIN] 
     (5) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.08, 3.43)] [SINK PIN] 
     (5) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.42, 1.17)] [SINK PIN] 
     (5) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.24)] [SINK PIN] 
     (5) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [SINK PIN] 
     (5) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.61, 1.90)] [SINK PIN] 
     (5) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.90, 3.43)] [SINK PIN] 
     (5) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.43, 4.24)] [SINK PIN] 
     (5) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 2.71)] [SINK PIN] 
    (4) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.29, 28.42)] [Net: clk_gate_out_reg_2/p_abuf0] [ICG] [Fanout: 17] 
     (5) clk_gate_out_reg_2/cts_buf_37819112:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (39.87, 34.56)] [Net: clk_gate_out_reg_2/ENCLK] [Fanout: 16] 
      (6) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 50.32)] [SINK PIN] 
      (6) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 4.97)] [SINK PIN] 
      (6) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 4.97)] [SINK PIN] 
      (6) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.58, 4.97)] [SINK PIN] 
      (6) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.50, 4.97)] [SINK PIN] 
      (6) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.42, 4.97)] [SINK PIN] 
      (6) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.54, 50.32)] [SINK PIN] 
      (6) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.85, 49.51)] [SINK PIN] 
      (6) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.34, 50.32)] [SINK PIN] 
      (6) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 54.12)] [SINK PIN] 
      (6) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 49.51)] [SINK PIN] 
      (6) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.39, 54.12)] [SINK PIN] 
      (6) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.20, 53.40)] [SINK PIN] 
      (6) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 51.05)] [SINK PIN] 
      (6) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.69, 49.51)] [SINK PIN] 
      (6) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.82, 52.59)] [SINK PIN] 
     (5) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.13, 5.78)] [SINK PIN] 
     (5) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 5.78)] [SINK PIN] 
     (5) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 4.97)] [SINK PIN] 
     (5) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 7.32)] [SINK PIN] 
     (5) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.44, 6.51)] [SINK PIN] 
     (5) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 4.24)] [SINK PIN] 
     (5) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 4.97)] [SINK PIN] 
     (5) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 7.32)] [SINK PIN] 
     (5) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 4.24)] [SINK PIN] 
     (5) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.36, 6.51)] [SINK PIN] 
     (5) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.49, 4.97)] [SINK PIN] 
     (5) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 3.43)] [SINK PIN] 
     (5) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.07, 4.97)] [SINK PIN] 
     (5) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 3.43)] [SINK PIN] 
     (5) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.52, 6.51)] [SINK PIN] 
     (5) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 4.24)] [SINK PIN] 
   (3) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.02, 26.88)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
    (4) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 51.05)] [SINK PIN] 
    (4) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.00, 3.43)] [SINK PIN] 
    (4) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.62, 3.43)] [SINK PIN] 
    (4) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.97, 4.97)] [SINK PIN] 
    (4) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.71, 3.43)] [SINK PIN] 
    (4) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.27, 4.24)] [SINK PIN] 
    (4) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 4.97)] [SINK PIN] 
    (4) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 51.86)] [SINK PIN] 
    (4) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.94, 51.86)] [SINK PIN] 
    (4) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.94, 51.05)] [SINK PIN] 
    (4) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 51.05)] [SINK PIN] 
    (4) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 52.59)] [SINK PIN] 
    (4) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 51.86)] [SINK PIN] 
    (4) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.98, 4.24)] [SINK PIN] 
    (4) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 3.43)] [SINK PIN] 
    (4) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.64, 1.90)] [SINK PIN] 
    (4) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.16, 3.43)] [SINK PIN] 
    (4) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.86, 52.59)] [SINK PIN] 
    (4) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 4.24)] [SINK PIN] 
    (4) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 50.32)] [SINK PIN] 
    (4) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.85, 51.05)] [SINK PIN] 
    (4) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 51.86)] [SINK PIN] 
    (4) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.97, 49.51)] [SINK PIN] 
    (4) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.85, 50.32)] [SINK PIN] 
    (4) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.90, 51.86)] [SINK PIN] 
    (4) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 1.17)] [SINK PIN] 
    (4) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.18, 1.17)] [SINK PIN] 
    (4) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 1.90)] [SINK PIN] 
    (4) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 1.17)] [SINK PIN] 
    (4) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.30, 51.86)] [SINK PIN] 
    (4) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.32, 51.05)] [SINK PIN] 
    (4) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.10, 1.17)] [SINK PIN] 
   (3) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.09, 29.95)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 18] 
    (4) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 53.40)] [SINK PIN] 
    (4) clk_gate_out_reg_7/cts_buf_40419138:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (30.21, 29.95)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 15] 
     (5) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 51.05)] [SINK PIN] 
     (5) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 7.32)] [SINK PIN] 
     (5) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.03, 8.04)] [SINK PIN] 
     (5) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.27, 6.51)] [SINK PIN] 
     (5) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.68, 4.97)] [SINK PIN] 
     (5) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 4.97)] [SINK PIN] 
     (5) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.90, 4.24)] [SINK PIN] 
     (5) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.82, 4.24)] [SINK PIN] 
     (5) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.74, 4.24)] [SINK PIN] 
     (5) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 54.12)] [SINK PIN] 
     (5) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.11, 54.93)] [SINK PIN] 
     (5) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 54.93)] [SINK PIN] 
     (5) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.19, 54.93)] [SINK PIN] 
     (5) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 54.93)] [SINK PIN] 
     (5) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.66, 54.12)] [SINK PIN] 
    (4) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 52.59)] [SINK PIN] 
    (4) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.88, 54.93)] [SINK PIN] 
    (4) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.27, 54.93)] [SINK PIN] 
    (4) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.32, 53.40)] [SINK PIN] 
    (4) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.36, 53.40)] [SINK PIN] 
    (4) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.94, 53.40)] [SINK PIN] 
    (4) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.20, 54.93)] [SINK PIN] 
    (4) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 54.12)] [SINK PIN] 
    (4) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.35, 54.93)] [SINK PIN] 
    (4) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.28, 54.93)] [SINK PIN] 
    (4) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.43, 54.12)] [SINK PIN] 
    (4) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.27, 53.40)] [SINK PIN] 
    (4) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 54.93)] [SINK PIN] 
    (4) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 54.12)] [SINK PIN] 
    (4) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 54.12)] [SINK PIN] 
    (4) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 52.59)] [SINK PIN] 
  (2) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.71, 29.95)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 2.71)] [SINK PIN] 
   (3) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.41, 5.78)] [SINK PIN] 
   (3) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.97)] [SINK PIN] 
   (3) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 2.71)] [SINK PIN] 
   (3) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.13, 1.90)] [SINK PIN] 
   (3) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.24)] [SINK PIN] 
   (3) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.18, 8.04)] [SINK PIN] 
   (3) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 6.51)] [SINK PIN] 
   (3) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.97)] [SINK PIN] 
   (3) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.58, 54.93)] [SINK PIN] 
   (3) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 7.32)] [SINK PIN] 
   (3) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.62, 51.86)] [SINK PIN] 
   (3) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 48.79)] [SINK PIN] 
   (3) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 53.40)] [SINK PIN] 
   (3) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.66, 52.59)] [SINK PIN] 
   (3) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.61, 54.93)] [SINK PIN] 
   (3) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.50, 54.93)] [SINK PIN] 
   (3) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 51.86)] [SINK PIN] 
   (3) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.67, 53.40)] [SINK PIN] 
   (3) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 51.86)] [SINK PIN] 
   (3) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 52.59)] [SINK PIN] 
   (3) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.67, 1.17)] [SINK PIN] 
   (3) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.50, 4.24)] [SINK PIN] 
   (3) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 1.90)] [SINK PIN] 
   (3) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 1.90)] [SINK PIN] 
   (3) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.75, 1.17)] [SINK PIN] 
   (3) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.41, 6.51)] [SINK PIN] 
   (3) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.58, 52.59)] [SINK PIN] 
   (3) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.69, 54.93)] [SINK PIN] 
   (3) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 54.12)] [SINK PIN] 
   (3) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.90, 51.86)] [SINK PIN] 
   (3) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 51.86)] [SINK PIN] 
  (2) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (30.46, 28.42)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 2] 
   (3) cto_buf_19316:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (43.14, 25.34)] [Net: cts10] [Fanout: 1] 
    (4) cto_buf_19313:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (34.75, 2.30)] [Net: cts7] [Fanout: 7] 
     (5) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 30.36)] [SINK PIN] 
     (5) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 7.32)] [SINK PIN] 
     (5) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 6.51)] [SINK PIN] 
     (5) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 7.32)] [SINK PIN] 
     (5) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 7.32)] [SINK PIN] 
     (5) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 8.04)] [SINK PIN] 
     (5) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 28.01)] [SINK PIN] 
   (3) cto_buf_19315:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (54.46, 34.56)] [Net: cts9] [Fanout: 1] 
    (4) cto_buf_19314:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (39.74, 39.17)] [Net: cts8] [Fanout: 11] 
     (5) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.10, 52.59)] [SINK PIN] 
     (5) cto_buf_19317:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (54.85, 37.63)] [Net: cts11] [Fanout: 8] 
      (6) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.59, 53.40)] [SINK PIN] 
      (6) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.53, 54.93)] [SINK PIN] 
      (6) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 49.51)] [SINK PIN] 
      (6) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 54.12)] [SINK PIN] 
      (6) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.18, 50.32)] [SINK PIN] 
      (6) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.64, 54.93)] [SINK PIN] 
      (6) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.38, 51.05)] [SINK PIN] 
      (6) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 49.51)] [SINK PIN] 
     (5) cto_buf_19318:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (54.85, 17.66)] [Net: cts12] [Fanout: 8] 
      (6) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.56, 54.93)] [SINK PIN] 
      (6) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 4.24)] [SINK PIN] 
      (6) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 3.43)] [SINK PIN] 
      (6) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 3.43)] [SINK PIN] 
      (6) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 1.17)] [SINK PIN] 
      (6) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.42, 4.24)] [SINK PIN] 
      (6) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 3.43)] [SINK PIN] 
      (6) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.05, 1.90)] [SINK PIN] 
     (5) cto_buf_19321:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (54.53, 31.49)] [Net: cts15] [Fanout: 1] 
      (6) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 3.43)] [SINK PIN] 
     (5) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.28, 54.12)] [SINK PIN] 
     (5) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 53.40)] [SINK PIN] 
     (5) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 49.51)] [SINK PIN] 
     (5) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 50.32)] [SINK PIN] 
     (5) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.66, 54.93)] [SINK PIN] 
     (5) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 48.79)] [SINK PIN] 
     (5) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.17, 51.86)] [SINK PIN] 
  (2) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.13, 28.42)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 1] 
   (3) cto_buf_19308:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (39.23, 17.66)] [Net: cts3] [Fanout: 2] 
    (4) cto_buf_19307:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (33.28, 17.66)] [Net: cts2] [Fanout: 16] 
     (5) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 2.71)] [SINK PIN] 
     (5) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.61, 49.51)] [SINK PIN] 
     (5) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 51.05)] [SINK PIN] 
     (5) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.98, 51.86)] [SINK PIN] 
     (5) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 52.59)] [SINK PIN] 
     (5) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 47.98)] [SINK PIN] 
     (5) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [SINK PIN] 
     (5) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 50.32)] [SINK PIN] 
     (5) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.97, 2.71)] [SINK PIN] 
     (5) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [SINK PIN] 
     (5) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [SINK PIN] 
     (5) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.77, 1.90)] [SINK PIN] 
     (5) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [SINK PIN] 
     (5) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 51.05)] [SINK PIN] 
     (5) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.46, 51.05)] [SINK PIN] 
     (5) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 53.40)] [SINK PIN] 
    (4) cto_buf_19311:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (45.31, 37.63)] [Net: cts5] [Fanout: 1] 
     (5) cto_buf_19276:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (30.85, 37.63)] [Net: cts1] [Fanout: 16] 
      (6) cto_buf_19320:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (46.02, 34.56)] [Net: cts14] [Fanout: 1] 
       (7) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 51.86)] [SINK PIN] 
      (6) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 1.17)] [SINK PIN] 
      (6) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.84, 1.90)] [SINK PIN] 
      (6) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.08, 1.90)] [SINK PIN] 
      (6) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 1.17)] [SINK PIN] 
      (6) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.14, 4.24)] [SINK PIN] 
      (6) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.06, 3.43)] [SINK PIN] 
      (6) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 49.51)] [SINK PIN] 
      (6) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 50.32)] [SINK PIN] 
      (6) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 49.51)] [SINK PIN] 
      (6) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.28, 47.98)] [SINK PIN] 
      (6) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 1.90)] [SINK PIN] 
      (6) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.60, 1.90)] [SINK PIN] 
      (6) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 30.36)] [SINK PIN] 
      (6) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.28, 50.32)] [SINK PIN] 
      (6) cto_buf_19319:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (45.50, 34.56)] [Net: cts13] [Fanout: 1] 
       (7) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 51.86)] [SINK PIN] 
  (2) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (29.38, 28.42)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.71, 54.12)] [SINK PIN] 
   (3) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 1.90)] [SINK PIN] 
   (3) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 4.24)] [SINK PIN] 
   (3) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 3.43)] [SINK PIN] 
   (3) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 1.17)] [SINK PIN] 
   (3) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 4.24)] [SINK PIN] 
   (3) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 2.71)] [SINK PIN] 
   (3) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 1.17)] [SINK PIN] 
   (3) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 1.17)] [SINK PIN] 
   (3) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 32.62)] [SINK PIN] 
   (3) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 49.51)] [SINK PIN] 
   (3) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 46.44)] [SINK PIN] 
   (3) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 51.05)] [SINK PIN] 
   (3) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.80, 25.75)] [SINK PIN] 
   (3) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 54.12)] [SINK PIN] 
   (3) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 52.59)] [SINK PIN] 
   (3) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 53.40)] [SINK PIN] 
   (3) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 51.86)] [SINK PIN] 
   (3) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 52.59)] [SINK PIN] 
   (3) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 34.15)] [SINK PIN] 
   (3) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 36.50)] [SINK PIN] 
   (3) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 54.93)] [SINK PIN] 
   (3) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 52.59)] [SINK PIN] 
   (3) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 48.79)] [SINK PIN] 
   (3) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 47.25)] [SINK PIN] 
   (3) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.82, 54.93)] [SINK PIN] 
   (3) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 49.51)] [SINK PIN] 
   (3) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 48.79)] [SINK PIN] 
   (3) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 50.32)] [SINK PIN] 
   (3) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 50.32)] [SINK PIN] 
   (3) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.74, 54.93)] [SINK PIN] 
   (3) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 54.93)] [SINK PIN] 
  (2) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.20, 28.42)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 2] 
   (3) cto_buf_19327:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.93, 33.02)] [Net: cts21] [Fanout: 1] 
    (4) cto_buf_19325:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (41.60, 16.13)] [Net: cts19] [Fanout: 1] 
     (5) cto_buf_19324:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (54.85, 42.24)] [Net: cts18] [Fanout: 1] 
      (6) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.54, 54.93)] [SINK PIN] 
   (3) cto_buf_19323:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (35.71, 40.70)] [Net: cts17] [Fanout: 12] 
    (4) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 3.43)] [SINK PIN] 
    (4) cto_buf_19326:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (14.78, 37.63)] [Net: cts20] [Fanout: 17] 
     (5) ccd_setup_inst_28268:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (15.68, 37.63)] [Net: ccd_setup_4] [Fanout: 1] 
      (6) ccd_setup_inst_28267:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (12.99, 51.46)] [Net: ccd_setup_3] [Fanout: 4] 
       (7) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.46, 51.86)] [SINK PIN] 
       (7) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 51.05)] [SINK PIN] 
       (7) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 50.32)] [SINK PIN] 
       (7) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.56, 51.86)] [SINK PIN] 
     (5) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.55, 54.12)] [SINK PIN] 
     (5) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 54.93)] [SINK PIN] 
     (5) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 52.59)] [SINK PIN] 
     (5) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.71, 54.12)] [SINK PIN] 
     (5) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 54.12)] [SINK PIN] 
     (5) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.96, 54.93)] [SINK PIN] 
     (5) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 54.12)] [SINK PIN] 
     (5) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.28, 53.40)] [SINK PIN] 
     (5) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 53.40)] [SINK PIN] 
     (5) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 52.59)] [SINK PIN] 
     (5) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.38, 51.86)] [SINK PIN] 
     (5) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.78, 52.59)] [SINK PIN] 
     (5) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 49.51)] [SINK PIN] 
     (5) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 50.32)] [SINK PIN] 
     (5) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.35, 54.12)] [SINK PIN] 
     (5) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.35, 52.59)] [SINK PIN] 
    (4) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.41, 4.97)] [SINK PIN] 
    (4) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 4.24)] [SINK PIN] 
    (4) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.33, 4.97)] [SINK PIN] 
    (4) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.55, 3.43)] [SINK PIN] 
    (4) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 3.43)] [SINK PIN] 
    (4) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 1.17)] [SINK PIN] 
    (4) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.66, 4.24)] [SINK PIN] 
    (4) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.39, 3.43)] [SINK PIN] 
    (4) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.51, 4.24)] [SINK PIN] 
    (4) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.58, 4.24)] [SINK PIN] 

Printing structure of clk (mode mode_norm.fast.RCmin) at root pin clk:
(0) clk [in Port] [Location (18.94, 0.01)] [Net: clk] [Fanout: 3] 
 (1) ctobgt_inst_19968:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.94, 2.30)] [Net: ctobgt_2] [Fanout: 1] 
  (2) ctobgt_inst_19969:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (13.95, 0.77)] [Net: ctobgt_3] [Fanout: 1] 
   (3) ctobgt_inst_19966:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.88, 2.30)] [Net: ctobgt_0] [Fanout: 1] 
    (4) ctobgt_inst_19967:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (23.87, 0.77)] [Net: ctobgt_1] [Fanout: 1] 
     (5) cts_buf_37119771:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.88, 0.77)] [Net: ctsbuf_net_110829] [Fanout: 12] 
      (6) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.26, 2.71)] [SINK PIN] 
      (6) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.34, 7.30)] [SINK PIN] 
      (6) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.85, 1.91)] [SINK PIN] 
      (6) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 3.45)] [SINK PIN] 
      (6) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 1.91)] [SINK PIN] 
      (6) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 2.70)] [SINK PIN] 
      (6) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.26, 1.91)] [SINK PIN] 
      (6) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 2.70)] [SINK PIN] 
      (6) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.34, 1.91)] [SINK PIN] 
      (6) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 1.16)] [SINK PIN] 
      (6) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.42, 1.91)] [SINK PIN] 
      (6) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 2.70)] [SINK PIN] 
 (1) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (29.12, 29.95)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.49, 5.78)] [SINK PIN] 
  (2) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 8.04)] [SINK PIN] 
  (2) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 4.97)] [SINK PIN] 
  (2) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 4.97)] [SINK PIN] 
  (2) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 4.24)] [SINK PIN] 
  (2) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 7.32)] [SINK PIN] 
  (2) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 6.51)] [SINK PIN] 
  (2) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 50.32)] [SINK PIN] 
  (2) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 45.72)] [SINK PIN] 
  (2) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 49.51)] [SINK PIN] 
  (2) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 24.21)] [SINK PIN] 
  (2) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 35.69)] [SINK PIN] 
  (2) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.71, 53.40)] [SINK PIN] 
  (2) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 4.97)] [SINK PIN] 
  (2) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 10.39)] [SINK PIN] 
  (2) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 54.12)] [SINK PIN] 
  (2) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 29.55)] [SINK PIN] 
  (2) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.58, 51.86)] [SINK PIN] 
  (2) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 47.25)] [SINK PIN] 
  (2) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 51.05)] [SINK PIN] 
  (2) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 26.47)] [SINK PIN] 
  (2) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.63, 54.12)] [SINK PIN] 
  (2) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 49.51)] [SINK PIN] 
  (2) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.44, 47.98)] [SINK PIN] 
  (2) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.98, 52.59)] [SINK PIN] 
  (2) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 51.86)] [SINK PIN] 
  (2) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.90, 51.05)] [SINK PIN] 
  (2) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.82, 46.44)] [SINK PIN] 
  (2) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.94, 47.25)] [SINK PIN] 
  (2) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 48.79)] [SINK PIN] 
  (2) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 53.40)] [SINK PIN] 
  (2) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 53.40)] [SINK PIN] 
 (1) cts_buf_38319783:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (18.94, 20.74)] [Net: ctsbuf_net_410832] [Fanout: 7] 
  (2) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.97, 29.95)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 54.12)] [SINK PIN] 
   (3) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.63, 53.40)] [SINK PIN] 
   (3) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.58, 52.59)] [SINK PIN] 
   (3) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 6.51)] [SINK PIN] 
   (3) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 6.51)] [SINK PIN] 
   (3) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [SINK PIN] 
   (3) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [SINK PIN] 
   (3) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 28.82)] [SINK PIN] 
   (3) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 7.32)] [SINK PIN] 
   (3) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [SINK PIN] 
   (3) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [SINK PIN] 
   (3) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [SINK PIN] 
   (3) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.89)] [SINK PIN] 
   (3) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 49.51)] [SINK PIN] 
   (3) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 48.79)] [SINK PIN] 
   (3) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [SINK PIN] 
   (3) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 11.92)] [SINK PIN] 
   (3) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 22.68)] [SINK PIN] 
   (3) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 6.51)] [SINK PIN] 
   (3) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 15.00)] [SINK PIN] 
   (3) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 9.58)] [SINK PIN] 
   (3) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 43.37)] [SINK PIN] 
   (3) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 41.11)] [SINK PIN] 
   (3) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 24.94)] [SINK PIN] 
   (3) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 32.62)] [SINK PIN] 
   (3) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 13.46)] [SINK PIN] 
   (3) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [SINK PIN] 
   (3) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 28.82)] [SINK PIN] 
   (3) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 37.23)] [SINK PIN] 
   (3) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 51.86)] [SINK PIN] 
   (3) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 28.01)] [SINK PIN] 
   (3) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 33.43)] [SINK PIN] 
  (2) cts_buf_37919779:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (17.28, 26.88)] [Net: ctsbuf_net_310831] [Fanout: 4] 
   (3) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.22, 28.42)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 32] 
    (4) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 51.05)] [SINK PIN] 
    (4) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.86, 2.71)] [SINK PIN] 
    (4) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.14, 1.17)] [SINK PIN] 
    (4) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.98, 1.17)] [SINK PIN] 
    (4) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.90, 1.17)] [SINK PIN] 
    (4) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 1.17)] [SINK PIN] 
    (4) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.50, 2.71)] [SINK PIN] 
    (4) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 52.59)] [SINK PIN] 
    (4) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 48.79)] [SINK PIN] 
    (4) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 48.79)] [SINK PIN] 
    (4) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 51.86)] [SINK PIN] 
    (4) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 48.79)] [SINK PIN] 
    (4) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 54.12)] [SINK PIN] 
    (4) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 1.17)] [SINK PIN] 
    (4) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.38, 1.90)] [SINK PIN] 
    (4) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 1.90)] [SINK PIN] 
    (4) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.52, 51.05)] [SINK PIN] 
    (4) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.82, 47.98)] [SINK PIN] 
    (4) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 49.51)] [SINK PIN] 
    (4) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.62, 50.32)] [SINK PIN] 
    (4) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.83, 52.59)] [SINK PIN] 
    (4) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 52.59)] [SINK PIN] 
    (4) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 52.59)] [SINK PIN] 
    (4) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.91, 52.59)] [SINK PIN] 
    (4) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 53.40)] [SINK PIN] 
    (4) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 1.17)] [SINK PIN] 
    (4) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 48.79)] [SINK PIN] 
    (4) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 2.71)] [SINK PIN] 
    (4) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.61, 1.90)] [SINK PIN] 
    (4) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.22, 51.86)] [SINK PIN] 
    (4) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 49.51)] [SINK PIN] 
    (4) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.51, 49.51)] [SINK PIN] 
   (3) cts_buf_37519775:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (23.81, 29.95)] [Net: ctsbuf_net_210830] [Fanout: 2] 
    (4) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.72, 28.42)] [Net: clk_gate_out_reg_5/p_abuf0] [ICG] [Fanout: 15] 
     (5) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.41, 2.71)] [SINK PIN] 
     (5) clk_gate_out_reg_5/cts_buf_39519129:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (23.74, 42.24)] [Net: clk_gate_out_reg_5/ENCLK] [Fanout: 18] 
      (6) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.82, 6.51)] [SINK PIN] 
      (6) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.87, 49.51)] [SINK PIN] 
      (6) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.03, 49.51)] [SINK PIN] 
      (6) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 51.05)] [SINK PIN] 
      (6) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 51.05)] [SINK PIN] 
      (6) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.66, 51.86)] [SINK PIN] 
      (6) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.95, 49.51)] [SINK PIN] 
      (6) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.87, 49.51)] [SINK PIN] 
      (6) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 51.05)] [SINK PIN] 
      (6) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 49.51)] [SINK PIN] 
      (6) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 50.32)] [SINK PIN] 
      (6) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 53.40)] [SINK PIN] 
      (6) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.78, 52.59)] [SINK PIN] 
      (6) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.94, 52.59)] [SINK PIN] 
      (6) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.82, 52.59)] [SINK PIN] 
      (6) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 47.98)] [SINK PIN] 
      (6) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.60, 51.05)] [SINK PIN] 
      (6) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 7.32)] [SINK PIN] 
     (5) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.40, 3.43)] [SINK PIN] 
     (5) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [SINK PIN] 
     (5) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.74, 1.90)] [SINK PIN] 
     (5) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.98, 3.43)] [SINK PIN] 
     (5) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 1.90)] [SINK PIN] 
     (5) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.08, 3.43)] [SINK PIN] 
     (5) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.42, 1.17)] [SINK PIN] 
     (5) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.24)] [SINK PIN] 
     (5) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [SINK PIN] 
     (5) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.61, 1.90)] [SINK PIN] 
     (5) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.90, 3.43)] [SINK PIN] 
     (5) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.43, 4.24)] [SINK PIN] 
     (5) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 2.71)] [SINK PIN] 
    (4) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.29, 28.42)] [Net: clk_gate_out_reg_2/p_abuf0] [ICG] [Fanout: 17] 
     (5) clk_gate_out_reg_2/cts_buf_37819112:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (39.87, 34.56)] [Net: clk_gate_out_reg_2/ENCLK] [Fanout: 16] 
      (6) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 50.32)] [SINK PIN] 
      (6) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 4.97)] [SINK PIN] 
      (6) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 4.97)] [SINK PIN] 
      (6) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.58, 4.97)] [SINK PIN] 
      (6) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.50, 4.97)] [SINK PIN] 
      (6) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.42, 4.97)] [SINK PIN] 
      (6) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.54, 50.32)] [SINK PIN] 
      (6) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.85, 49.51)] [SINK PIN] 
      (6) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.34, 50.32)] [SINK PIN] 
      (6) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 54.12)] [SINK PIN] 
      (6) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 49.51)] [SINK PIN] 
      (6) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.39, 54.12)] [SINK PIN] 
      (6) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.20, 53.40)] [SINK PIN] 
      (6) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 51.05)] [SINK PIN] 
      (6) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.69, 49.51)] [SINK PIN] 
      (6) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.82, 52.59)] [SINK PIN] 
     (5) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.13, 5.78)] [SINK PIN] 
     (5) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 5.78)] [SINK PIN] 
     (5) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 4.97)] [SINK PIN] 
     (5) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 7.32)] [SINK PIN] 
     (5) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.44, 6.51)] [SINK PIN] 
     (5) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 4.24)] [SINK PIN] 
     (5) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 4.97)] [SINK PIN] 
     (5) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 7.32)] [SINK PIN] 
     (5) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 4.24)] [SINK PIN] 
     (5) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.36, 6.51)] [SINK PIN] 
     (5) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.49, 4.97)] [SINK PIN] 
     (5) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 3.43)] [SINK PIN] 
     (5) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.07, 4.97)] [SINK PIN] 
     (5) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 3.43)] [SINK PIN] 
     (5) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.52, 6.51)] [SINK PIN] 
     (5) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 4.24)] [SINK PIN] 
   (3) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.02, 26.88)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
    (4) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 51.05)] [SINK PIN] 
    (4) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.00, 3.43)] [SINK PIN] 
    (4) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.62, 3.43)] [SINK PIN] 
    (4) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.97, 4.97)] [SINK PIN] 
    (4) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.71, 3.43)] [SINK PIN] 
    (4) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.27, 4.24)] [SINK PIN] 
    (4) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 4.97)] [SINK PIN] 
    (4) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 51.86)] [SINK PIN] 
    (4) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.94, 51.86)] [SINK PIN] 
    (4) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.94, 51.05)] [SINK PIN] 
    (4) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 51.05)] [SINK PIN] 
    (4) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 52.59)] [SINK PIN] 
    (4) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 51.86)] [SINK PIN] 
    (4) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.98, 4.24)] [SINK PIN] 
    (4) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 3.43)] [SINK PIN] 
    (4) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.64, 1.90)] [SINK PIN] 
    (4) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.16, 3.43)] [SINK PIN] 
    (4) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.86, 52.59)] [SINK PIN] 
    (4) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 4.24)] [SINK PIN] 
    (4) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 50.32)] [SINK PIN] 
    (4) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.85, 51.05)] [SINK PIN] 
    (4) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 51.86)] [SINK PIN] 
    (4) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.97, 49.51)] [SINK PIN] 
    (4) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.85, 50.32)] [SINK PIN] 
    (4) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.90, 51.86)] [SINK PIN] 
    (4) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 1.17)] [SINK PIN] 
    (4) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.18, 1.17)] [SINK PIN] 
    (4) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 1.90)] [SINK PIN] 
    (4) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 1.17)] [SINK PIN] 
    (4) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.30, 51.86)] [SINK PIN] 
    (4) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.32, 51.05)] [SINK PIN] 
    (4) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.10, 1.17)] [SINK PIN] 
   (3) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.09, 29.95)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 18] 
    (4) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 53.40)] [SINK PIN] 
    (4) clk_gate_out_reg_7/cts_buf_40419138:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (30.21, 29.95)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 15] 
     (5) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 51.05)] [SINK PIN] 
     (5) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 7.32)] [SINK PIN] 
     (5) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.03, 8.04)] [SINK PIN] 
     (5) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.27, 6.51)] [SINK PIN] 
     (5) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.68, 4.97)] [SINK PIN] 
     (5) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 4.97)] [SINK PIN] 
     (5) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.90, 4.24)] [SINK PIN] 
     (5) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.82, 4.24)] [SINK PIN] 
     (5) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.74, 4.24)] [SINK PIN] 
     (5) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 54.12)] [SINK PIN] 
     (5) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.11, 54.93)] [SINK PIN] 
     (5) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 54.93)] [SINK PIN] 
     (5) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.19, 54.93)] [SINK PIN] 
     (5) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 54.93)] [SINK PIN] 
     (5) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.66, 54.12)] [SINK PIN] 
    (4) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 52.59)] [SINK PIN] 
    (4) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.88, 54.93)] [SINK PIN] 
    (4) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.27, 54.93)] [SINK PIN] 
    (4) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.32, 53.40)] [SINK PIN] 
    (4) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.36, 53.40)] [SINK PIN] 
    (4) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.94, 53.40)] [SINK PIN] 
    (4) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.20, 54.93)] [SINK PIN] 
    (4) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 54.12)] [SINK PIN] 
    (4) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.35, 54.93)] [SINK PIN] 
    (4) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.28, 54.93)] [SINK PIN] 
    (4) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.43, 54.12)] [SINK PIN] 
    (4) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.27, 53.40)] [SINK PIN] 
    (4) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 54.93)] [SINK PIN] 
    (4) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 54.12)] [SINK PIN] 
    (4) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 54.12)] [SINK PIN] 
    (4) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 52.59)] [SINK PIN] 
  (2) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.71, 29.95)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 2.71)] [SINK PIN] 
   (3) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.41, 5.78)] [SINK PIN] 
   (3) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.97)] [SINK PIN] 
   (3) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 2.71)] [SINK PIN] 
   (3) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.13, 1.90)] [SINK PIN] 
   (3) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.24)] [SINK PIN] 
   (3) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.18, 8.04)] [SINK PIN] 
   (3) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 6.51)] [SINK PIN] 
   (3) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.97)] [SINK PIN] 
   (3) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.58, 54.93)] [SINK PIN] 
   (3) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 7.32)] [SINK PIN] 
   (3) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.62, 51.86)] [SINK PIN] 
   (3) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 48.79)] [SINK PIN] 
   (3) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 53.40)] [SINK PIN] 
   (3) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.66, 52.59)] [SINK PIN] 
   (3) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.61, 54.93)] [SINK PIN] 
   (3) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.50, 54.93)] [SINK PIN] 
   (3) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 51.86)] [SINK PIN] 
   (3) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.67, 53.40)] [SINK PIN] 
   (3) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 51.86)] [SINK PIN] 
   (3) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 52.59)] [SINK PIN] 
   (3) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.67, 1.17)] [SINK PIN] 
   (3) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.50, 4.24)] [SINK PIN] 
   (3) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 1.90)] [SINK PIN] 
   (3) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 1.90)] [SINK PIN] 
   (3) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.75, 1.17)] [SINK PIN] 
   (3) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.41, 6.51)] [SINK PIN] 
   (3) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.58, 52.59)] [SINK PIN] 
   (3) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.69, 54.93)] [SINK PIN] 
   (3) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 54.12)] [SINK PIN] 
   (3) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.90, 51.86)] [SINK PIN] 
   (3) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 51.86)] [SINK PIN] 
  (2) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (30.46, 28.42)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 2] 
   (3) cto_buf_19316:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (43.14, 25.34)] [Net: cts10] [Fanout: 1] 
    (4) cto_buf_19313:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (34.75, 2.30)] [Net: cts7] [Fanout: 7] 
     (5) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 30.36)] [SINK PIN] 
     (5) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 7.32)] [SINK PIN] 
     (5) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 6.51)] [SINK PIN] 
     (5) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 7.32)] [SINK PIN] 
     (5) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 7.32)] [SINK PIN] 
     (5) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 8.04)] [SINK PIN] 
     (5) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 28.01)] [SINK PIN] 
   (3) cto_buf_19315:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (54.46, 34.56)] [Net: cts9] [Fanout: 1] 
    (4) cto_buf_19314:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (39.74, 39.17)] [Net: cts8] [Fanout: 11] 
     (5) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.10, 52.59)] [SINK PIN] 
     (5) cto_buf_19317:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (54.85, 37.63)] [Net: cts11] [Fanout: 8] 
      (6) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.59, 53.40)] [SINK PIN] 
      (6) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.53, 54.93)] [SINK PIN] 
      (6) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 49.51)] [SINK PIN] 
      (6) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 54.12)] [SINK PIN] 
      (6) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.18, 50.32)] [SINK PIN] 
      (6) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.64, 54.93)] [SINK PIN] 
      (6) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.38, 51.05)] [SINK PIN] 
      (6) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 49.51)] [SINK PIN] 
     (5) cto_buf_19318:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (54.85, 17.66)] [Net: cts12] [Fanout: 8] 
      (6) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.56, 54.93)] [SINK PIN] 
      (6) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 4.24)] [SINK PIN] 
      (6) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 3.43)] [SINK PIN] 
      (6) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 3.43)] [SINK PIN] 
      (6) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 1.17)] [SINK PIN] 
      (6) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.42, 4.24)] [SINK PIN] 
      (6) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 3.43)] [SINK PIN] 
      (6) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.05, 1.90)] [SINK PIN] 
     (5) cto_buf_19321:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (54.53, 31.49)] [Net: cts15] [Fanout: 1] 
      (6) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 3.43)] [SINK PIN] 
     (5) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.28, 54.12)] [SINK PIN] 
     (5) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 53.40)] [SINK PIN] 
     (5) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 49.51)] [SINK PIN] 
     (5) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 50.32)] [SINK PIN] 
     (5) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.66, 54.93)] [SINK PIN] 
     (5) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 48.79)] [SINK PIN] 
     (5) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.17, 51.86)] [SINK PIN] 
  (2) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.13, 28.42)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 1] 
   (3) cto_buf_19308:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (39.23, 17.66)] [Net: cts3] [Fanout: 2] 
    (4) cto_buf_19307:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (33.28, 17.66)] [Net: cts2] [Fanout: 16] 
     (5) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 2.71)] [SINK PIN] 
     (5) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.61, 49.51)] [SINK PIN] 
     (5) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 51.05)] [SINK PIN] 
     (5) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.98, 51.86)] [SINK PIN] 
     (5) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 52.59)] [SINK PIN] 
     (5) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 47.98)] [SINK PIN] 
     (5) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [SINK PIN] 
     (5) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 50.32)] [SINK PIN] 
     (5) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.97, 2.71)] [SINK PIN] 
     (5) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [SINK PIN] 
     (5) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [SINK PIN] 
     (5) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.77, 1.90)] [SINK PIN] 
     (5) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [SINK PIN] 
     (5) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 51.05)] [SINK PIN] 
     (5) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.46, 51.05)] [SINK PIN] 
     (5) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 53.40)] [SINK PIN] 
    (4) cto_buf_19311:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (45.31, 37.63)] [Net: cts5] [Fanout: 1] 
     (5) cto_buf_19276:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (30.85, 37.63)] [Net: cts1] [Fanout: 16] 
      (6) cto_buf_19320:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (46.02, 34.56)] [Net: cts14] [Fanout: 1] 
       (7) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 51.86)] [SINK PIN] 
      (6) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 1.17)] [SINK PIN] 
      (6) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.84, 1.90)] [SINK PIN] 
      (6) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.08, 1.90)] [SINK PIN] 
      (6) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 1.17)] [SINK PIN] 
      (6) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.14, 4.24)] [SINK PIN] 
      (6) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.06, 3.43)] [SINK PIN] 
      (6) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 49.51)] [SINK PIN] 
      (6) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 50.32)] [SINK PIN] 
      (6) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 49.51)] [SINK PIN] 
      (6) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.28, 47.98)] [SINK PIN] 
      (6) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 1.90)] [SINK PIN] 
      (6) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.60, 1.90)] [SINK PIN] 
      (6) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 30.36)] [SINK PIN] 
      (6) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.28, 50.32)] [SINK PIN] 
      (6) cto_buf_19319:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (45.50, 34.56)] [Net: cts13] [Fanout: 1] 
       (7) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 51.86)] [SINK PIN] 
  (2) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (29.38, 28.42)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.71, 54.12)] [SINK PIN] 
   (3) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 1.90)] [SINK PIN] 
   (3) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 4.24)] [SINK PIN] 
   (3) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 3.43)] [SINK PIN] 
   (3) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 1.17)] [SINK PIN] 
   (3) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 4.24)] [SINK PIN] 
   (3) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 2.71)] [SINK PIN] 
   (3) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 1.17)] [SINK PIN] 
   (3) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 1.17)] [SINK PIN] 
   (3) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 32.62)] [SINK PIN] 
   (3) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 49.51)] [SINK PIN] 
   (3) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 46.44)] [SINK PIN] 
   (3) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 51.05)] [SINK PIN] 
   (3) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.80, 25.75)] [SINK PIN] 
   (3) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 54.12)] [SINK PIN] 
   (3) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 52.59)] [SINK PIN] 
   (3) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 53.40)] [SINK PIN] 
   (3) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 51.86)] [SINK PIN] 
   (3) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 52.59)] [SINK PIN] 
   (3) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 34.15)] [SINK PIN] 
   (3) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 36.50)] [SINK PIN] 
   (3) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 54.93)] [SINK PIN] 
   (3) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 52.59)] [SINK PIN] 
   (3) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 48.79)] [SINK PIN] 
   (3) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 47.25)] [SINK PIN] 
   (3) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.82, 54.93)] [SINK PIN] 
   (3) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 49.51)] [SINK PIN] 
   (3) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 48.79)] [SINK PIN] 
   (3) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 50.32)] [SINK PIN] 
   (3) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 50.32)] [SINK PIN] 
   (3) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.74, 54.93)] [SINK PIN] 
   (3) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 54.93)] [SINK PIN] 
  (2) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.20, 28.42)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 2] 
   (3) cto_buf_19327:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.93, 33.02)] [Net: cts21] [Fanout: 1] 
    (4) cto_buf_19325:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (41.60, 16.13)] [Net: cts19] [Fanout: 1] 
     (5) cto_buf_19324:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (54.85, 42.24)] [Net: cts18] [Fanout: 1] 
      (6) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.54, 54.93)] [SINK PIN] 
   (3) cto_buf_19323:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (35.71, 40.70)] [Net: cts17] [Fanout: 12] 
    (4) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 3.43)] [SINK PIN] 
    (4) cto_buf_19326:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (14.78, 37.63)] [Net: cts20] [Fanout: 17] 
     (5) ccd_setup_inst_28268:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (15.68, 37.63)] [Net: ccd_setup_4] [Fanout: 1] 
      (6) ccd_setup_inst_28267:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (12.99, 51.46)] [Net: ccd_setup_3] [Fanout: 4] 
       (7) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.46, 51.86)] [SINK PIN] 
       (7) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 51.05)] [SINK PIN] 
       (7) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 50.32)] [SINK PIN] 
       (7) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.56, 51.86)] [SINK PIN] 
     (5) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.55, 54.12)] [SINK PIN] 
     (5) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 54.93)] [SINK PIN] 
     (5) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 52.59)] [SINK PIN] 
     (5) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.71, 54.12)] [SINK PIN] 
     (5) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 54.12)] [SINK PIN] 
     (5) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.96, 54.93)] [SINK PIN] 
     (5) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 54.12)] [SINK PIN] 
     (5) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.28, 53.40)] [SINK PIN] 
     (5) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 53.40)] [SINK PIN] 
     (5) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 52.59)] [SINK PIN] 
     (5) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.38, 51.86)] [SINK PIN] 
     (5) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.78, 52.59)] [SINK PIN] 
     (5) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 49.51)] [SINK PIN] 
     (5) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 50.32)] [SINK PIN] 
     (5) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.35, 54.12)] [SINK PIN] 
     (5) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.35, 52.59)] [SINK PIN] 
    (4) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.41, 4.97)] [SINK PIN] 
    (4) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 4.24)] [SINK PIN] 
    (4) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.33, 4.97)] [SINK PIN] 
    (4) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.55, 3.43)] [SINK PIN] 
    (4) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 3.43)] [SINK PIN] 
    (4) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 1.17)] [SINK PIN] 
    (4) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.66, 4.24)] [SINK PIN] 
    (4) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.39, 3.43)] [SINK PIN] 
    (4) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.51, 4.24)] [SINK PIN] 
    (4) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.58, 4.24)] [SINK PIN] 

Printing structure of clk (mode mode_norm.fast.RCmin_bc) at root pin clk:
(0) clk [in Port] [Location (18.94, 0.01)] [Net: clk] [Fanout: 3] 
 (1) ctobgt_inst_19968:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.94, 2.30)] [Net: ctobgt_2] [Fanout: 1] 
  (2) ctobgt_inst_19969:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (13.95, 0.77)] [Net: ctobgt_3] [Fanout: 1] 
   (3) ctobgt_inst_19966:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.88, 2.30)] [Net: ctobgt_0] [Fanout: 1] 
    (4) ctobgt_inst_19967:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (23.87, 0.77)] [Net: ctobgt_1] [Fanout: 1] 
     (5) cts_buf_37119771:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (18.88, 0.77)] [Net: ctsbuf_net_110829] [Fanout: 12] 
      (6) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.26, 2.71)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.34, 7.30)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.85, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 3.45)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 2.70)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.26, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 2.70)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.34, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 1.16)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.42, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 2.70)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (29.12, 29.95)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.49, 5.78)] [BALANCE PIN] [Offset values] 
  (2) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 8.04)] [BALANCE PIN] [Offset values] 
  (2) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 7.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 6.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 45.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 24.21)] [BALANCE PIN] [Offset values] 
  (2) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 35.69)] [BALANCE PIN] [Offset values] 
  (2) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.71, 53.40)] [BALANCE PIN] [Offset values] 
  (2) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 10.39)] [BALANCE PIN] [Offset values] 
  (2) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 54.12)] [BALANCE PIN] [Offset values] 
  (2) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 29.55)] [BALANCE PIN] [Offset values] 
  (2) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.58, 51.86)] [BALANCE PIN] [Offset values] 
  (2) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 26.47)] [BALANCE PIN] [Offset values] 
  (2) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.63, 54.12)] [BALANCE PIN] [Offset values] 
  (2) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.44, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.98, 52.59)] [BALANCE PIN] [Offset values] 
  (2) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 51.86)] [BALANCE PIN] [Offset values] 
  (2) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.90, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.82, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.94, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 53.40)] [BALANCE PIN] [Offset values] 
  (2) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 53.40)] [BALANCE PIN] [Offset values] 
 (1) cts_buf_38319783:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (18.94, 20.74)] [Net: ctsbuf_net_410832] [Fanout: 7] 
  (2) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.97, 29.95)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 54.12)] [BALANCE PIN] [Offset values] 
   (3) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.63, 53.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.58, 52.59)] [BALANCE PIN] [Offset values] 
   (3) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 28.82)] [BALANCE PIN] [Offset values] 
   (3) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 7.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [BALANCE PIN] [Offset values] 
   (3) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.89)] [BALANCE PIN] [Offset values] 
   (3) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [BALANCE PIN] [Offset values] 
   (3) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 11.92)] [BALANCE PIN] [Offset values] 
   (3) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 22.68)] [BALANCE PIN] [Offset values] 
   (3) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 15.00)] [BALANCE PIN] [Offset values] 
   (3) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 9.58)] [BALANCE PIN] [Offset values] 
   (3) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 43.37)] [BALANCE PIN] [Offset values] 
   (3) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 41.11)] [BALANCE PIN] [Offset values] 
   (3) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 24.94)] [BALANCE PIN] [Offset values] 
   (3) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 32.62)] [BALANCE PIN] [Offset values] 
   (3) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 13.46)] [BALANCE PIN] [Offset values] 
   (3) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [BALANCE PIN] [Offset values] 
   (3) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 28.82)] [BALANCE PIN] [Offset values] 
   (3) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 37.23)] [BALANCE PIN] [Offset values] 
   (3) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 51.86)] [BALANCE PIN] [Offset values] 
   (3) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 28.01)] [BALANCE PIN] [Offset values] 
   (3) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 33.43)] [BALANCE PIN] [Offset values] 
  (2) cts_buf_37919779:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (17.28, 26.88)] [Net: ctsbuf_net_310831] [Fanout: 4] 
   (3) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.22, 28.42)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 32] 
    (4) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 51.05)] [BALANCE PIN] [Offset values] 
    (4) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.86, 2.71)] [BALANCE PIN] [Offset values] 
    (4) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.14, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.98, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.90, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.50, 2.71)] [BALANCE PIN] [Offset values] 
    (4) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 48.79)] [BALANCE PIN] [Offset values] 
    (4) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 48.79)] [BALANCE PIN] [Offset values] 
    (4) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 48.79)] [BALANCE PIN] [Offset values] 
    (4) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 54.12)] [BALANCE PIN] [Offset values] 
    (4) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.38, 1.90)] [BALANCE PIN] [Offset values] 
    (4) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 1.90)] [BALANCE PIN] [Offset values] 
    (4) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.52, 51.05)] [BALANCE PIN] [Offset values] 
    (4) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.82, 47.98)] [BALANCE PIN] [Offset values] 
    (4) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 49.51)] [BALANCE PIN] [Offset values] 
    (4) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.62, 50.32)] [BALANCE PIN] [Offset values] 
    (4) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.83, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.91, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 53.40)] [BALANCE PIN] [Offset values] 
    (4) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 48.79)] [BALANCE PIN] [Offset values] 
    (4) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 2.71)] [BALANCE PIN] [Offset values] 
    (4) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.61, 1.90)] [BALANCE PIN] [Offset values] 
    (4) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.22, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 49.51)] [BALANCE PIN] [Offset values] 
    (4) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.51, 49.51)] [BALANCE PIN] [Offset values] 
   (3) cts_buf_37519775:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (23.81, 29.95)] [Net: ctsbuf_net_210830] [Fanout: 2] 
    (4) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.72, 28.42)] [Net: clk_gate_out_reg_5/p_abuf0] [ICG] [Fanout: 15] 
     (5) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.41, 2.71)] [BALANCE PIN] [Offset values] 
     (5) clk_gate_out_reg_5/cts_buf_39519129:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (23.74, 42.24)] [Net: clk_gate_out_reg_5/ENCLK] [Fanout: 18] 
      (6) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.82, 6.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.87, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.03, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 51.05)] [BALANCE PIN] [Offset values] 
      (6) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 51.05)] [BALANCE PIN] [Offset values] 
      (6) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.66, 51.86)] [BALANCE PIN] [Offset values] 
      (6) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.95, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.87, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 51.05)] [BALANCE PIN] [Offset values] 
      (6) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 50.32)] [BALANCE PIN] [Offset values] 
      (6) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 53.40)] [BALANCE PIN] [Offset values] 
      (6) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.78, 52.59)] [BALANCE PIN] [Offset values] 
      (6) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.94, 52.59)] [BALANCE PIN] [Offset values] 
      (6) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.82, 52.59)] [BALANCE PIN] [Offset values] 
      (6) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.60, 51.05)] [BALANCE PIN] [Offset values] 
      (6) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.40, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.74, 1.90)] [BALANCE PIN] [Offset values] 
     (5) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.98, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 1.90)] [BALANCE PIN] [Offset values] 
     (5) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.08, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.42, 1.17)] [BALANCE PIN] [Offset values] 
     (5) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.61, 1.90)] [BALANCE PIN] [Offset values] 
     (5) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.90, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.43, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 2.71)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.29, 28.42)] [Net: clk_gate_out_reg_2/p_abuf0] [ICG] [Fanout: 17] 
     (5) clk_gate_out_reg_2/cts_buf_37819112:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (39.87, 34.56)] [Net: clk_gate_out_reg_2/ENCLK] [Fanout: 16] 
      (6) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 50.32)] [BALANCE PIN] [Offset values] 
      (6) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 4.97)] [BALANCE PIN] [Offset values] 
      (6) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 4.97)] [BALANCE PIN] [Offset values] 
      (6) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.58, 4.97)] [BALANCE PIN] [Offset values] 
      (6) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.50, 4.97)] [BALANCE PIN] [Offset values] 
      (6) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.42, 4.97)] [BALANCE PIN] [Offset values] 
      (6) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.54, 50.32)] [BALANCE PIN] [Offset values] 
      (6) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.85, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.34, 50.32)] [BALANCE PIN] [Offset values] 
      (6) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 54.12)] [BALANCE PIN] [Offset values] 
      (6) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.39, 54.12)] [BALANCE PIN] [Offset values] 
      (6) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.20, 53.40)] [BALANCE PIN] [Offset values] 
      (6) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 51.05)] [BALANCE PIN] [Offset values] 
      (6) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.69, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.82, 52.59)] [BALANCE PIN] [Offset values] 
     (5) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.13, 5.78)] [BALANCE PIN] [Offset values] 
     (5) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 5.78)] [BALANCE PIN] [Offset values] 
     (5) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 4.97)] [BALANCE PIN] [Offset values] 
     (5) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.44, 6.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 4.97)] [BALANCE PIN] [Offset values] 
     (5) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.36, 6.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.49, 4.97)] [BALANCE PIN] [Offset values] 
     (5) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.07, 4.97)] [BALANCE PIN] [Offset values] 
     (5) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.52, 6.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 4.24)] [BALANCE PIN] [Offset values] 
   (3) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.02, 26.88)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
    (4) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 51.05)] [BALANCE PIN] [Offset values] 
    (4) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.00, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.62, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.97, 4.97)] [BALANCE PIN] [Offset values] 
    (4) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.71, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.27, 4.24)] [BALANCE PIN] [Offset values] 
    (4) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 4.97)] [BALANCE PIN] [Offset values] 
    (4) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.94, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.94, 51.05)] [BALANCE PIN] [Offset values] 
    (4) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 51.05)] [BALANCE PIN] [Offset values] 
    (4) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.98, 4.24)] [BALANCE PIN] [Offset values] 
    (4) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.64, 1.90)] [BALANCE PIN] [Offset values] 
    (4) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.16, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.86, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 4.24)] [BALANCE PIN] [Offset values] 
    (4) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 50.32)] [BALANCE PIN] [Offset values] 
    (4) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.85, 51.05)] [BALANCE PIN] [Offset values] 
    (4) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.97, 49.51)] [BALANCE PIN] [Offset values] 
    (4) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.85, 50.32)] [BALANCE PIN] [Offset values] 
    (4) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.90, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.18, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 1.90)] [BALANCE PIN] [Offset values] 
    (4) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.30, 51.86)] [BALANCE PIN] [Offset values] 
    (4) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.32, 51.05)] [BALANCE PIN] [Offset values] 
    (4) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.10, 1.17)] [BALANCE PIN] [Offset values] 
   (3) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.09, 29.95)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 18] 
    (4) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 53.40)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_7/cts_buf_40419138:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (30.21, 29.95)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 15] 
     (5) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 51.05)] [BALANCE PIN] [Offset values] 
     (5) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.03, 8.04)] [BALANCE PIN] [Offset values] 
     (5) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.27, 6.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.68, 4.97)] [BALANCE PIN] [Offset values] 
     (5) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 4.97)] [BALANCE PIN] [Offset values] 
     (5) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.90, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.82, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.74, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 54.12)] [BALANCE PIN] [Offset values] 
     (5) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.11, 54.93)] [BALANCE PIN] [Offset values] 
     (5) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 54.93)] [BALANCE PIN] [Offset values] 
     (5) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.19, 54.93)] [BALANCE PIN] [Offset values] 
     (5) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 54.93)] [BALANCE PIN] [Offset values] 
     (5) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.66, 54.12)] [BALANCE PIN] [Offset values] 
    (4) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.88, 54.93)] [BALANCE PIN] [Offset values] 
    (4) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.27, 54.93)] [BALANCE PIN] [Offset values] 
    (4) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.32, 53.40)] [BALANCE PIN] [Offset values] 
    (4) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.36, 53.40)] [BALANCE PIN] [Offset values] 
    (4) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.94, 53.40)] [BALANCE PIN] [Offset values] 
    (4) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.20, 54.93)] [BALANCE PIN] [Offset values] 
    (4) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 54.12)] [BALANCE PIN] [Offset values] 
    (4) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.35, 54.93)] [BALANCE PIN] [Offset values] 
    (4) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.28, 54.93)] [BALANCE PIN] [Offset values] 
    (4) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.43, 54.12)] [BALANCE PIN] [Offset values] 
    (4) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.27, 53.40)] [BALANCE PIN] [Offset values] 
    (4) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 54.93)] [BALANCE PIN] [Offset values] 
    (4) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 54.12)] [BALANCE PIN] [Offset values] 
    (4) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 54.12)] [BALANCE PIN] [Offset values] 
    (4) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 52.59)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.71, 29.95)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.41, 5.78)] [BALANCE PIN] [Offset values] 
   (3) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.13, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.24)] [BALANCE PIN] [Offset values] 
   (3) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.18, 8.04)] [BALANCE PIN] [Offset values] 
   (3) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.58, 54.93)] [BALANCE PIN] [Offset values] 
   (3) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 7.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.62, 51.86)] [BALANCE PIN] [Offset values] 
   (3) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 53.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.66, 52.59)] [BALANCE PIN] [Offset values] 
   (3) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.61, 54.93)] [BALANCE PIN] [Offset values] 
   (3) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.50, 54.93)] [BALANCE PIN] [Offset values] 
   (3) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 51.86)] [BALANCE PIN] [Offset values] 
   (3) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.67, 53.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 51.86)] [BALANCE PIN] [Offset values] 
   (3) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 52.59)] [BALANCE PIN] [Offset values] 
   (3) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.67, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.50, 4.24)] [BALANCE PIN] [Offset values] 
   (3) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.75, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.41, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.58, 52.59)] [BALANCE PIN] [Offset values] 
   (3) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.69, 54.93)] [BALANCE PIN] [Offset values] 
   (3) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 54.12)] [BALANCE PIN] [Offset values] 
   (3) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.90, 51.86)] [BALANCE PIN] [Offset values] 
   (3) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 51.86)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (30.46, 28.42)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 2] 
   (3) cto_buf_19316:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (43.14, 25.34)] [Net: cts10] [Fanout: 1] 
    (4) cto_buf_19313:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (34.75, 2.30)] [Net: cts7] [Fanout: 7] 
     (5) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 30.36)] [BALANCE PIN] [Offset values] 
     (5) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 6.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 8.04)] [BALANCE PIN] [Offset values] 
     (5) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 28.01)] [BALANCE PIN] [Offset values] 
   (3) cto_buf_19315:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (54.46, 34.56)] [Net: cts9] [Fanout: 1] 
    (4) cto_buf_19314:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (39.74, 39.17)] [Net: cts8] [Fanout: 11] 
     (5) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.10, 52.59)] [BALANCE PIN] [Offset values] 
     (5) cto_buf_19317:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (54.85, 37.63)] [Net: cts11] [Fanout: 8] 
      (6) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.59, 53.40)] [BALANCE PIN] [Offset values] 
      (6) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.53, 54.93)] [BALANCE PIN] [Offset values] 
      (6) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 54.12)] [BALANCE PIN] [Offset values] 
      (6) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.18, 50.32)] [BALANCE PIN] [Offset values] 
      (6) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.64, 54.93)] [BALANCE PIN] [Offset values] 
      (6) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.38, 51.05)] [BALANCE PIN] [Offset values] 
      (6) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 49.51)] [BALANCE PIN] [Offset values] 
     (5) cto_buf_19318:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (54.85, 17.66)] [Net: cts12] [Fanout: 8] 
      (6) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.56, 54.93)] [BALANCE PIN] [Offset values] 
      (6) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 4.24)] [BALANCE PIN] [Offset values] 
      (6) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 3.43)] [BALANCE PIN] [Offset values] 
      (6) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 3.43)] [BALANCE PIN] [Offset values] 
      (6) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 1.17)] [BALANCE PIN] [Offset values] 
      (6) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.42, 4.24)] [BALANCE PIN] [Offset values] 
      (6) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 3.43)] [BALANCE PIN] [Offset values] 
      (6) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.05, 1.90)] [BALANCE PIN] [Offset values] 
     (5) cto_buf_19321:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (54.53, 31.49)] [Net: cts15] [Fanout: 1] 
      (6) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.28, 54.12)] [BALANCE PIN] [Offset values] 
     (5) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 53.40)] [BALANCE PIN] [Offset values] 
     (5) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 49.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 50.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.66, 54.93)] [BALANCE PIN] [Offset values] 
     (5) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 48.79)] [BALANCE PIN] [Offset values] 
     (5) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.17, 51.86)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.13, 28.42)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 1] 
   (3) cto_buf_19308:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (39.23, 17.66)] [Net: cts3] [Fanout: 2] 
    (4) cto_buf_19307:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (33.28, 17.66)] [Net: cts2] [Fanout: 16] 
     (5) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 2.71)] [BALANCE PIN] [Offset values] 
     (5) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.61, 49.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 51.05)] [BALANCE PIN] [Offset values] 
     (5) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.98, 51.86)] [BALANCE PIN] [Offset values] 
     (5) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 52.59)] [BALANCE PIN] [Offset values] 
     (5) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 47.98)] [BALANCE PIN] [Offset values] 
     (5) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 50.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.97, 2.71)] [BALANCE PIN] [Offset values] 
     (5) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [BALANCE PIN] [Offset values] 
     (5) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.77, 1.90)] [BALANCE PIN] [Offset values] 
     (5) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [BALANCE PIN] [Offset values] 
     (5) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 51.05)] [BALANCE PIN] [Offset values] 
     (5) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.46, 51.05)] [BALANCE PIN] [Offset values] 
     (5) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 53.40)] [BALANCE PIN] [Offset values] 
    (4) cto_buf_19311:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (45.31, 37.63)] [Net: cts5] [Fanout: 1] 
     (5) cto_buf_19276:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (30.85, 37.63)] [Net: cts1] [Fanout: 16] 
      (6) cto_buf_19320:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (46.02, 34.56)] [Net: cts14] [Fanout: 1] 
       (7) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 51.86)] [BALANCE PIN] [Offset values] 
      (6) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 1.17)] [BALANCE PIN] [Offset values] 
      (6) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.84, 1.90)] [BALANCE PIN] [Offset values] 
      (6) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.08, 1.90)] [BALANCE PIN] [Offset values] 
      (6) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 1.17)] [BALANCE PIN] [Offset values] 
      (6) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.14, 4.24)] [BALANCE PIN] [Offset values] 
      (6) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.06, 3.43)] [BALANCE PIN] [Offset values] 
      (6) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 50.32)] [BALANCE PIN] [Offset values] 
      (6) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 49.51)] [BALANCE PIN] [Offset values] 
      (6) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.28, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 1.90)] [BALANCE PIN] [Offset values] 
      (6) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.60, 1.90)] [BALANCE PIN] [Offset values] 
      (6) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 30.36)] [BALANCE PIN] [Offset values] 
      (6) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.28, 50.32)] [BALANCE PIN] [Offset values] 
      (6) cto_buf_19319:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (45.50, 34.56)] [Net: cts13] [Fanout: 1] 
       (7) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 51.86)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (29.38, 28.42)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.71, 54.12)] [BALANCE PIN] [Offset values] 
   (3) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 4.24)] [BALANCE PIN] [Offset values] 
   (3) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 4.24)] [BALANCE PIN] [Offset values] 
   (3) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.38, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 32.62)] [BALANCE PIN] [Offset values] 
   (3) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.50, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 46.44)] [BALANCE PIN] [Offset values] 
   (3) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 51.05)] [BALANCE PIN] [Offset values] 
   (3) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.80, 25.75)] [BALANCE PIN] [Offset values] 
   (3) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 54.12)] [BALANCE PIN] [Offset values] 
   (3) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 52.59)] [BALANCE PIN] [Offset values] 
   (3) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 53.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 51.86)] [BALANCE PIN] [Offset values] 
   (3) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 52.59)] [BALANCE PIN] [Offset values] 
   (3) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 34.15)] [BALANCE PIN] [Offset values] 
   (3) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 36.50)] [BALANCE PIN] [Offset values] 
   (3) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 54.93)] [BALANCE PIN] [Offset values] 
   (3) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.30, 52.59)] [BALANCE PIN] [Offset values] 
   (3) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.82, 54.93)] [BALANCE PIN] [Offset values] 
   (3) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 50.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 50.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.74, 54.93)] [BALANCE PIN] [Offset values] 
   (3) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 54.93)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.20, 28.42)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 2] 
   (3) cto_buf_19327:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.93, 33.02)] [Net: cts21] [Fanout: 1] 
    (4) cto_buf_19325:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (41.60, 16.13)] [Net: cts19] [Fanout: 1] 
     (5) cto_buf_19324:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (54.85, 42.24)] [Net: cts18] [Fanout: 1] 
      (6) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.54, 54.93)] [BALANCE PIN] [Offset values] 
   (3) cto_buf_19323:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (35.71, 40.70)] [Net: cts17] [Fanout: 12] 
    (4) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 3.43)] [BALANCE PIN] [Offset values] 
    (4) cto_buf_19326:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (14.78, 37.63)] [Net: cts20] [Fanout: 17] 
     (5) ccd_setup_inst_28268:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (15.68, 37.63)] [Net: ccd_setup_4] [Fanout: 1] 
      (6) ccd_setup_inst_28267:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (12.99, 51.46)] [Net: ccd_setup_3] [Fanout: 4] 
       (7) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.46, 51.86)] [BALANCE PIN] [Offset values] 
       (7) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 51.05)] [BALANCE PIN] [Offset values] 
       (7) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 50.32)] [BALANCE PIN] [Offset values] 
       (7) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.56, 51.86)] [BALANCE PIN] [Offset values] 
     (5) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.55, 54.12)] [BALANCE PIN] [Offset values] 
     (5) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 54.93)] [BALANCE PIN] [Offset values] 
     (5) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 52.59)] [BALANCE PIN] [Offset values] 
     (5) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.71, 54.12)] [BALANCE PIN] [Offset values] 
     (5) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 54.12)] [BALANCE PIN] [Offset values] 
     (5) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.96, 54.93)] [BALANCE PIN] [Offset values] 
     (5) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 54.12)] [BALANCE PIN] [Offset values] 
     (5) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.28, 53.40)] [BALANCE PIN] [Offset values] 
     (5) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 53.40)] [BALANCE PIN] [Offset values] 
     (5) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 52.59)] [BALANCE PIN] [Offset values] 
     (5) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.38, 51.86)] [BALANCE PIN] [Offset values] 
     (5) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.78, 52.59)] [BALANCE PIN] [Offset values] 
     (5) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 49.51)] [BALANCE PIN] [Offset values] 
     (5) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 50.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.35, 54.12)] [BALANCE PIN] [Offset values] 
     (5) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.35, 52.59)] [BALANCE PIN] [Offset values] 
    (4) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.41, 4.97)] [BALANCE PIN] [Offset values] 
    (4) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 4.24)] [BALANCE PIN] [Offset values] 
    (4) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.33, 4.97)] [BALANCE PIN] [Offset values] 
    (4) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.55, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.66, 4.24)] [BALANCE PIN] [Offset values] 
    (4) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.39, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.51, 4.24)] [BALANCE PIN] [Offset values] 
    (4) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.58, 4.24)] [BALANCE PIN] [Offset values] 
1
