EESchema-DOCLIB  Version 2.0
#
$CMP 74AHC1G02
D Single NOR Gate, AHCMOS
K Single Gate NOR AHCMOS
F https://assets.nexperia.com/documents/data-sheet/74AHC_AHCT1G02.pdf
$ENDCMP
#
$CMP 74AHC1G04
D Single NOT Gate, AHCMOS
K Single Gate NOT AHCMOS
F https://assets.nexperia.com/documents/data-sheet/74AHC_AHCT1G04.pdf
$ENDCMP
#
$CMP 74AHC1G08
D Single AND Gate, AHCMOS
K Single Gate AND AHCMOS
F https://assets.nexperia.com/documents/data-sheet/74AHC_AHCT1G08.pdf
$ENDCMP
#
$CMP 74AHCT1G04
D Single NOT Gate, AHCTMOS
K Single Gate NOT AHCTMOS
F https://assets.nexperia.com/documents/data-sheet/74AHC_AHCT1G04.pdf
$ENDCMP
#
$CMP 74HC166
D Shift Register 8-bit, parallel load
K CMOS SR SR8
F https://assets.nexperia.com/documents/data-sheet/74HC_HCT166.pdf
$ENDCMP
#
$CMP 74LVC1G34
D Single Buffef Gate, Low-Voltage CMOS
K Single Gate Buff LVC CMOS
F https://assets.nexperia.com/documents/data-sheet/74LVC1G34.pdf
$ENDCMP
#
$CMP SN74AVC4T245D
D 4-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation and 3-State Outputs, SOIC-16
K Noninverting Bidirectional
F http://www.ti.com/lit/ds/symlink/sn74avc4t245.pdf
$ENDCMP
#
$CMP SN74LVC8T245DW
D 8-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation and 3-State Outputs, SOIC-24
K Noninverting Bidirectional
F http://www.ti.com/lit/ds/symlink/sn74lvc8t245.pdf
$ENDCMP
#
$CMP TE_Eurocard_96pole
D TE
K connector
F ~
$ENDCMP
#
$CMP TPS7A0518PDBZR
D 200mA, 1.8V
K linear regulator fixed positive
$ENDCMP
#
#End Doc Library
