
*** Running vivado
    with args -log ultra96v2_can_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultra96v2_can_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ultra96v2_can_0_1.tcl -notrace
Command: synth_design -top ultra96v2_can_0_1 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1682.398 ; gain = 0.000 ; free physical = 6180 ; free virtual = 19467
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ultra96v2_can_0_1' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ip/ultra96v2_can_0_1/synth/ultra96v2_can_0_1.vhd:87]
	Parameter c_can_rx_dpth bound to: 2 - type: integer 
	Parameter c_can_tx_dpth bound to: 2 - type: integer 
	Parameter c_can_num_acf bound to: 0 - type: integer 
	Parameter c_c2s_mtbf_stages bound to: 2 - type: integer 
	Parameter c_s2c_mtbf_stages bound to: 2 - type: integer 
	Parameter c_s_axi_addr_width bound to: 8 - type: integer 
	Parameter c_s_axi_data_width bound to: 32 - type: integer 
	Parameter c_family bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'can_v5_0_20' declared at '/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/de71/hdl/can_v5_0_rfs.vhd:16198' bound to instance 'U0' of component 'can_v5_0_20' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ip/ultra96v2_can_0_1/synth/ultra96v2_can_0_1.vhd:164]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_p_level_in_bus_d1_cdc_from' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:705]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_p_level_in_bus_d1_cdc_from' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:705]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (5#1) [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/9340/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper' (15#1) [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/9340/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (20#1) [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (20#1) [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (20#1) [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (20#1) [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'ultra96v2_can_0_1' (33#1) [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ip/ultra96v2_can_0_1/synth/ultra96v2_can_0_1.vhd:87]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[31]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[30]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[29]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[28]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[27]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[26]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[25]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[24]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[23]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[22]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[21]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[20]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[19]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[18]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[17]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[16]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[15]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[14]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[13]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[12]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[11]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[10]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[9]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[8]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[7]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[6]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[5]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[4]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[3]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[2]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design CAN_TL_SYNCH has unconnected port IC_REG_AFR[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized4 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized4 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_in
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[31]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[30]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[29]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[28]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[27]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[26]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[25]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[24]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[23]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[22]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[21]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[20]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[19]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[18]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[17]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[16]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[15]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[14]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[13]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[12]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[11]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[10]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[9]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[8]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[7]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[6]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[5]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[4]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[3]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[2]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design can_sync_block__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[0]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[1]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[2]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[3]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[4]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[5]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[6]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[7]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[8]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[9]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[10]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[11]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[12]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[13]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[14]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[15]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[16]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[17]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[18]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[19]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[20]
WARNING: [Synth 8-3331] design CAN_IC_MAIN has unconnected port TXF_IC_DAT[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1682.398 ; gain = 0.000 ; free physical = 6157 ; free virtual = 19445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1682.398 ; gain = 0.000 ; free physical = 6164 ; free virtual = 19453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1682.398 ; gain = 0.000 ; free physical = 6164 ; free virtual = 19453
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ip/ultra96v2_can_0_1/ultra96v2_can_0_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ip/ultra96v2_can_0_1/ultra96v2_can_0_1_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ip/ultra96v2_can_0_1/ultra96v2_can_0_1.xdc] for cell 'U0'
Finished Parsing XDC File [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.srcs/sources_1/bd/ultra96v2/ip/ultra96v2_can_0_1/ultra96v2_can_0_1.xdc] for cell 'U0'
Parsing XDC File [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.runs/ultra96v2_can_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.runs/ultra96v2_can_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 178 instances were transformed.
  FDC => FDCE: 8 instances
  FDR => FDRE: 170 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2332.012 ; gain = 0.000 ; free physical = 5472 ; free virtual = 18761
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 2332.012 ; gain = 649.613 ; free physical = 5579 ; free virtual = 18868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 2332.012 ; gain = 649.613 ; free physical = 5579 ; free virtual = 18868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.runs/ultra96v2_can_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 2332.012 ; gain = 649.613 ; free physical = 5579 ; free virtual = 18868
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "IC_AD_RXF_SEL_I" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IC_AD_TXF_SEL_I" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IC_AD_TXHPB_SEL_I" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "IC_AD_REG_SEL_I" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "IC_AD_SRR_SEL_I" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IC_AD_MSR_SEL_I" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IC_AD_BRPR_SEL_I" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IC_AD_BTR_SEL_I" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IC_AD_IER_SEL_I" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IC_AD_ESR_SEL_I" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IC_AD_ICR_SEL_I" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CAN_TL_BSP'
INFO: [Synth 8-5544] ROM "RXE_OL_RSTST" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RXE_OL_BIDLE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BSOFF_COUNTER_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                 0001000000000000 |                             0000
                    idle |                 0000100000000000 |                             0001
                      id |                 0000001000000000 |                             0010
                     ctl |                 0000000000000001 |                             0011
                    data |                 0000000000010000 |                             0100
                     crc |                 0000000000100000 |                             0101
                     ack |                 1000000000000000 |                             0110
                     eof |                 0010000000000000 |                             0111
                 ifspace |                 0100000000000000 |                             1000
                   oload |                 0000000001000000 |                             1101
                  errext |                 0000000100000000 |                             1010
                 eodelim |                 0000000010000000 |                             1110
                  erract |                 0000000000000100 |                             1001
                 errpass |                 0000000000001000 |                             1011
                    boff |                 0000000000000010 |                             1111
                   sustx |                 0000010000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CAN_TL_BSP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:01:02 . Memory (MB): peak = 2332.012 ; gain = 649.613 ; free physical = 5569 ; free virtual = 18859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]' (FDC) to 'U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[1]' (FDC) to 'U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]' (FDC) to 'U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]' (FDC) to 'U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\core_options.cantop_i /\CANCORE_LOGIC_I/ol/ic/IC_AD_AFIMR_WEN_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\core_options.cantop_i /\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\core_options.cantop_i /\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\core_options.cantop_i /\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\core_options.cantop_i /\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.OLSYNC_ACFRQ_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.OLSYNC_ACFRQ_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.OLSYNC_ACFRQ_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.OLSYNC_ACFRQ_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.OLSYNC_ACFRQ_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.OLSYNC_ACFRQ_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.OLSYNC_ACFRQ_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/CRCER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/CRCER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/CRCER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/CRCER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/FMER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/FMER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/FMER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/FMER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/TXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/TXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/TXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/TXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.IC_SYNC_SR_ACF_RQ_FS3_reg) is unused and will be removed from module can_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:09 . Memory (MB): peak = 2332.012 ; gain = 649.613 ; free physical = 5543 ; free virtual = 18840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:36 . Memory (MB): peak = 2545.848 ; gain = 863.449 ; free physical = 4982 ; free virtual = 18279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:41 . Memory (MB): peak = 2670.402 ; gain = 988.004 ; free physical = 4877 ; free virtual = 18174
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:41 . Memory (MB): peak = 2686.418 ; gain = 1004.020 ; free physical = 4874 ; free virtual = 18171
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_ACF_RQ_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_RSTST_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_SLEEP_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_LBACK_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_BIDLE_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_ERRWRN_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_ESTAT_FS1_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_ESTAT_FS1_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_SYNC_ECR_WEN_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_ACKER_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_BERR_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_FMER_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_STER_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_CRCER_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_RSTST_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_LBACK_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_SLEEP_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_BIDLE_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_ERRWRN_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_ESTAT_FS1_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_ESTAT_FS1_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_ACFBSY_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_ARBLST_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_TXOK_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_RXOK_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_BSOFF_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_MSGLST_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/tl/tlsync/IC_REG_MSR_SLEEP_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/tl/tlsync/IC_REG_MSR_LBACK_FS1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/tl/tlom/EMU_WR_ACK_FS1_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:42 . Memory (MB): peak = 2686.418 ; gain = 1004.020 ; free physical = 4874 ; free virtual = 18171
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:42 . Memory (MB): peak = 2686.418 ; gain = 1004.020 ; free physical = 4874 ; free virtual = 18171
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:42 . Memory (MB): peak = 2686.418 ; gain = 1004.020 ; free physical = 4874 ; free virtual = 18171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:42 . Memory (MB): peak = 2686.418 ; gain = 1004.020 ; free physical = 4874 ; free virtual = 18171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:42 . Memory (MB): peak = 2686.418 ; gain = 1004.020 ; free physical = 4874 ; free virtual = 18171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:42 . Memory (MB): peak = 2686.418 ; gain = 1004.020 ; free physical = 4874 ; free virtual = 18171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    50|
|2     |LUT2     |   108|
|3     |LUT3     |   137|
|4     |LUT4     |   101|
|5     |LUT5     |   150|
|6     |LUT6     |   318|
|7     |RAMB36E2 |     2|
|8     |FDC      |     8|
|9     |FDCE     |    67|
|10    |FDPE     |     7|
|11    |FDR      |    59|
|12    |FDRE     |   497|
|13    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:42 . Memory (MB): peak = 2686.418 ; gain = 1004.020 ; free physical = 4874 ; free virtual = 18171
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:28 . Memory (MB): peak = 2686.418 ; gain = 354.406 ; free physical = 4912 ; free virtual = 18209
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:42 . Memory (MB): peak = 2686.426 ; gain = 1004.020 ; free physical = 4912 ; free virtual = 18209
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  FDC => FDCE: 8 instances
  FDR => FDRE: 59 instances

INFO: [Common 17-83] Releasing license: Synthesis
274 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:43 . Memory (MB): peak = 2718.434 ; gain = 1036.035 ; free physical = 4974 ; free virtual = 18271
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/zw/swap/share/ultra96/SDSoC-Ultra96-V2/vivado/ultra96v2/ultra96v2.runs/ultra96v2_can_0_1_synth_1/ultra96v2_can_0_1.dcp' has been generated.
