# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../ee410_HW5.srcs/sources_1/new/mealy_101_detector.v" \
"../../../../ee410_HW5.srcs/sources_1/new/moore_101_detector.v" \
"../../../../ee410_HW5.srcs/sim_1/new/tb_101_sequence_detectors.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
