--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5977 paths analyzed, 669 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.290ns.
--------------------------------------------------------------------------------

Paths for end point SCCB/counter_1 (SLICE_X34Y36.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_9 (FF)
  Destination:          SCCB/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.250ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_9 to SCCB/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.YQ      Tcko                  0.587   Registers/cmd_reg<9>
                                                       Registers/cmd_reg_9
    SLICE_X32Y88.F4      net (fanout=2)        0.667   Registers/cmd_reg<9>
    SLICE_X32Y88.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X35Y80.G1      net (fanout=2)        1.472   Registers/done_cmp_eq000021
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not0001240
    SLICE_X35Y80.F3      net (fanout=47)       0.087   SCCB/busy_sr_and0000
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X34Y36.CE      net (fanout=10)       2.715   SCCB/counter_not0001
    SLICE_X34Y36.CLK     Tceck                 0.555   SCCB/counter<1>
                                                       SCCB/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      8.250ns (3.309ns logic, 4.941ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_12 (FF)
  Destination:          SCCB/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.042ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.130 - 0.200)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_12 to SCCB/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y94.YQ      Tcko                  0.587   Registers/cmd_reg<12>
                                                       Registers/cmd_reg_12
    SLICE_X34Y90.F1      net (fanout=2)        1.278   Registers/cmd_reg<12>
    SLICE_X34Y90.X       Tilo                  0.759   Registers/done_cmp_eq000026
                                                       SCCB/counter_not000124
    SLICE_X35Y80.G4      net (fanout=2)        0.653   Registers/done_cmp_eq000026
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not0001240
    SLICE_X35Y80.F3      net (fanout=47)       0.087   SCCB/busy_sr_and0000
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X34Y36.CE      net (fanout=10)       2.715   SCCB/counter_not0001
    SLICE_X34Y36.CLK     Tceck                 0.555   SCCB/counter<1>
                                                       SCCB/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      8.042ns (3.309ns logic, 4.733ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_11 (FF)
  Destination:          SCCB/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.109ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_11 to SCCB/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y90.YQ      Tcko                  0.587   Registers/cmd_reg<11>
                                                       Registers/cmd_reg_11
    SLICE_X32Y88.F1      net (fanout=2)        0.526   Registers/cmd_reg<11>
    SLICE_X32Y88.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X35Y80.G1      net (fanout=2)        1.472   Registers/done_cmp_eq000021
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not0001240
    SLICE_X35Y80.F3      net (fanout=47)       0.087   SCCB/busy_sr_and0000
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X34Y36.CE      net (fanout=10)       2.715   SCCB/counter_not0001
    SLICE_X34Y36.CLK     Tceck                 0.555   SCCB/counter<1>
                                                       SCCB/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      8.109ns (3.309ns logic, 4.800ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_0 (SLICE_X34Y36.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_9 (FF)
  Destination:          SCCB/counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.250ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_9 to SCCB/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.YQ      Tcko                  0.587   Registers/cmd_reg<9>
                                                       Registers/cmd_reg_9
    SLICE_X32Y88.F4      net (fanout=2)        0.667   Registers/cmd_reg<9>
    SLICE_X32Y88.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X35Y80.G1      net (fanout=2)        1.472   Registers/done_cmp_eq000021
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not0001240
    SLICE_X35Y80.F3      net (fanout=47)       0.087   SCCB/busy_sr_and0000
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X34Y36.CE      net (fanout=10)       2.715   SCCB/counter_not0001
    SLICE_X34Y36.CLK     Tceck                 0.555   SCCB/counter<1>
                                                       SCCB/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.250ns (3.309ns logic, 4.941ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_12 (FF)
  Destination:          SCCB/counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.042ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.130 - 0.200)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_12 to SCCB/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y94.YQ      Tcko                  0.587   Registers/cmd_reg<12>
                                                       Registers/cmd_reg_12
    SLICE_X34Y90.F1      net (fanout=2)        1.278   Registers/cmd_reg<12>
    SLICE_X34Y90.X       Tilo                  0.759   Registers/done_cmp_eq000026
                                                       SCCB/counter_not000124
    SLICE_X35Y80.G4      net (fanout=2)        0.653   Registers/done_cmp_eq000026
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not0001240
    SLICE_X35Y80.F3      net (fanout=47)       0.087   SCCB/busy_sr_and0000
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X34Y36.CE      net (fanout=10)       2.715   SCCB/counter_not0001
    SLICE_X34Y36.CLK     Tceck                 0.555   SCCB/counter<1>
                                                       SCCB/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.042ns (3.309ns logic, 4.733ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_11 (FF)
  Destination:          SCCB/counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.109ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_11 to SCCB/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y90.YQ      Tcko                  0.587   Registers/cmd_reg<11>
                                                       Registers/cmd_reg_11
    SLICE_X32Y88.F1      net (fanout=2)        0.526   Registers/cmd_reg<11>
    SLICE_X32Y88.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X35Y80.G1      net (fanout=2)        1.472   Registers/done_cmp_eq000021
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not0001240
    SLICE_X35Y80.F3      net (fanout=47)       0.087   SCCB/busy_sr_and0000
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X34Y36.CE      net (fanout=10)       2.715   SCCB/counter_not0001
    SLICE_X34Y36.CLK     Tceck                 0.555   SCCB/counter<1>
                                                       SCCB/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.109ns (3.309ns logic, 4.800ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_5 (SLICE_X35Y36.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_9 (FF)
  Destination:          SCCB/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.033ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_9 to SCCB/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.YQ      Tcko                  0.587   Registers/cmd_reg<9>
                                                       Registers/cmd_reg_9
    SLICE_X32Y88.F4      net (fanout=2)        0.667   Registers/cmd_reg<9>
    SLICE_X32Y88.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X35Y80.G1      net (fanout=2)        1.472   Registers/done_cmp_eq000021
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not0001240
    SLICE_X35Y80.F3      net (fanout=47)       0.087   SCCB/busy_sr_and0000
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X35Y36.CE      net (fanout=10)       2.498   SCCB/counter_not0001
    SLICE_X35Y36.CLK     Tceck                 0.555   SCCB/counter<5>
                                                       SCCB/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      8.033ns (3.309ns logic, 4.724ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_12 (FF)
  Destination:          SCCB/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.825ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.130 - 0.200)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_12 to SCCB/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y94.YQ      Tcko                  0.587   Registers/cmd_reg<12>
                                                       Registers/cmd_reg_12
    SLICE_X34Y90.F1      net (fanout=2)        1.278   Registers/cmd_reg<12>
    SLICE_X34Y90.X       Tilo                  0.759   Registers/done_cmp_eq000026
                                                       SCCB/counter_not000124
    SLICE_X35Y80.G4      net (fanout=2)        0.653   Registers/done_cmp_eq000026
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not0001240
    SLICE_X35Y80.F3      net (fanout=47)       0.087   SCCB/busy_sr_and0000
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X35Y36.CE      net (fanout=10)       2.498   SCCB/counter_not0001
    SLICE_X35Y36.CLK     Tceck                 0.555   SCCB/counter<5>
                                                       SCCB/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      7.825ns (3.309ns logic, 4.516ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_11 (FF)
  Destination:          SCCB/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.892ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_11 to SCCB/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y90.YQ      Tcko                  0.587   Registers/cmd_reg<11>
                                                       Registers/cmd_reg_11
    SLICE_X32Y88.F1      net (fanout=2)        0.526   Registers/cmd_reg<11>
    SLICE_X32Y88.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X35Y80.G1      net (fanout=2)        1.472   Registers/done_cmp_eq000021
    SLICE_X35Y80.Y       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not0001240
    SLICE_X35Y80.F3      net (fanout=47)       0.087   SCCB/busy_sr_and0000
    SLICE_X35Y80.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X35Y36.CE      net (fanout=10)       2.498   SCCB/counter_not0001
    SLICE_X35Y36.CLK     Tceck                 0.555   SCCB/counter<5>
                                                       SCCB/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      7.892ns (3.309ns logic, 4.583ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_5 (SLICE_X33Y85.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_4 (FF)
  Destination:          SCCB/data_sr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_4 to SCCB/data_sr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y82.XQ      Tcko                  0.473   SCCB/data_sr<4>
                                                       SCCB/data_sr_4
    SLICE_X33Y85.G4      net (fanout=1)        0.282   SCCB/data_sr<4>
    SLICE_X33Y85.CLK     Tckg        (-Th)    -0.516   SCCB/data_sr<6>
                                                       SCCB/Mmux_data_sr_mux0001191
                                                       SCCB/data_sr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.989ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_9 (SLICE_X35Y89.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_8 (FF)
  Destination:          SCCB/data_sr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.017 - 0.016)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_8 to SCCB/data_sr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y86.XQ      Tcko                  0.473   SCCB/data_sr<8>
                                                       SCCB/data_sr_8
    SLICE_X35Y89.G4      net (fanout=1)        0.282   SCCB/data_sr<8>
    SLICE_X35Y89.CLK     Tckg        (-Th)    -0.516   SCCB/data_sr<10>
                                                       SCCB/Mmux_data_sr_mux0001151
                                                       SCCB/data_sr_9
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.989ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_6 (SLICE_X33Y85.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_5 (FF)
  Destination:          SCCB/data_sr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_5 to SCCB/data_sr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y85.YQ      Tcko                  0.470   SCCB/data_sr<6>
                                                       SCCB/data_sr_5
    SLICE_X33Y85.F4      net (fanout=1)        0.291   SCCB/data_sr<5>
    SLICE_X33Y85.CLK     Tckf        (-Th)    -0.516   SCCB/data_sr<6>
                                                       SCCB/Mmux_data_sr_mux0001181
                                                       SCCB/data_sr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 441 paths analyzed, 68 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.044ns.
--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_3 (SLICE_X42Y20.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_0 (FF)
  Destination:          inst_vgatiming/vcnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.004ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_0 to inst_vgatiming/vcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y14.XQ      Tcko                  0.592   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_0
    SLICE_X26Y12.G4      net (fanout=3)        0.909   inst_vgatiming/hcnt<0>
    SLICE_X26Y12.Y       Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.G1      net (fanout=1)        0.411   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.Y       Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X42Y20.CE      net (fanout=16)       2.019   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X42Y20.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      6.004ns (2.665ns logic, 3.339ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_1 (FF)
  Destination:          inst_vgatiming/vcnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.729ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_1 to inst_vgatiming/vcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y11.YQ      Tcko                  0.652   inst_vgatiming/hcnt<1>
                                                       inst_vgatiming/hcnt_1
    SLICE_X26Y12.G2      net (fanout=3)        0.574   inst_vgatiming/hcnt<1>
    SLICE_X26Y12.Y       Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.G1      net (fanout=1)        0.411   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.Y       Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X42Y20.CE      net (fanout=16)       2.019   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X42Y20.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      5.729ns (2.725ns logic, 3.004ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_2 (FF)
  Destination:          inst_vgatiming/vcnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.690ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_2 to inst_vgatiming/vcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y10.YQ      Tcko                  0.652   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_2
    SLICE_X26Y12.G1      net (fanout=3)        0.535   inst_vgatiming/hcnt<2>
    SLICE_X26Y12.Y       Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.G1      net (fanout=1)        0.411   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.Y       Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X42Y20.CE      net (fanout=16)       2.019   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X42Y20.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      5.690ns (2.725ns logic, 2.965ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_2 (SLICE_X42Y20.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_0 (FF)
  Destination:          inst_vgatiming/vcnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.004ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_0 to inst_vgatiming/vcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y14.XQ      Tcko                  0.592   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_0
    SLICE_X26Y12.G4      net (fanout=3)        0.909   inst_vgatiming/hcnt<0>
    SLICE_X26Y12.Y       Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.G1      net (fanout=1)        0.411   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.Y       Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X42Y20.CE      net (fanout=16)       2.019   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X42Y20.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      6.004ns (2.665ns logic, 3.339ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_1 (FF)
  Destination:          inst_vgatiming/vcnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.729ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_1 to inst_vgatiming/vcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y11.YQ      Tcko                  0.652   inst_vgatiming/hcnt<1>
                                                       inst_vgatiming/hcnt_1
    SLICE_X26Y12.G2      net (fanout=3)        0.574   inst_vgatiming/hcnt<1>
    SLICE_X26Y12.Y       Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.G1      net (fanout=1)        0.411   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.Y       Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X42Y20.CE      net (fanout=16)       2.019   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X42Y20.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.729ns (2.725ns logic, 3.004ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_2 (FF)
  Destination:          inst_vgatiming/vcnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.690ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_2 to inst_vgatiming/vcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y10.YQ      Tcko                  0.652   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_2
    SLICE_X26Y12.G1      net (fanout=3)        0.535   inst_vgatiming/hcnt<2>
    SLICE_X26Y12.Y       Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.G1      net (fanout=1)        0.411   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.Y       Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X42Y20.CE      net (fanout=16)       2.019   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X42Y20.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.690ns (2.725ns logic, 2.965ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_5 (SLICE_X42Y21.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_0 (FF)
  Destination:          inst_vgatiming/vcnt_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.004ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_0 to inst_vgatiming/vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y14.XQ      Tcko                  0.592   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_0
    SLICE_X26Y12.G4      net (fanout=3)        0.909   inst_vgatiming/hcnt<0>
    SLICE_X26Y12.Y       Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.G1      net (fanout=1)        0.411   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.Y       Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X42Y21.CE      net (fanout=16)       2.019   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X42Y21.CLK     Tceck                 0.555   inst_vgatiming/vcnt<5>
                                                       inst_vgatiming/vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      6.004ns (2.665ns logic, 3.339ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_1 (FF)
  Destination:          inst_vgatiming/vcnt_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.729ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_1 to inst_vgatiming/vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y11.YQ      Tcko                  0.652   inst_vgatiming/hcnt<1>
                                                       inst_vgatiming/hcnt_1
    SLICE_X26Y12.G2      net (fanout=3)        0.574   inst_vgatiming/hcnt<1>
    SLICE_X26Y12.Y       Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.G1      net (fanout=1)        0.411   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.Y       Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X42Y21.CE      net (fanout=16)       2.019   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X42Y21.CLK     Tceck                 0.555   inst_vgatiming/vcnt<5>
                                                       inst_vgatiming/vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.729ns (2.725ns logic, 3.004ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_2 (FF)
  Destination:          inst_vgatiming/vcnt_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.690ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_2 to inst_vgatiming/vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y10.YQ      Tcko                  0.652   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_2
    SLICE_X26Y12.G1      net (fanout=3)        0.535   inst_vgatiming/hcnt<2>
    SLICE_X26Y12.Y       Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.G1      net (fanout=1)        0.411   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X26Y14.Y       Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X42Y21.CE      net (fanout=16)       2.019   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X42Y21.CLK     Tceck                 0.555   inst_vgatiming/vcnt<5>
                                                       inst_vgatiming/vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.690ns (2.725ns logic, 2.965ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point cc4 (SLICE_X65Y38.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_0 (FF)
  Destination:          cc4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_0 to cc4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y39.XQ      Tcko                  0.474   vmax<0>
                                                       vmax_0
    SLICE_X65Y38.G4      net (fanout=3)        0.388   vmax<0>
    SLICE_X65Y38.CLK     Tckg        (-Th)    -0.516   cc4
                                                       vmax_cmp_eq00001
                                                       cc4
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (0.990ns logic, 0.388ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/v (SLICE_X42Y23.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_vgatiming/vcnt_4 (FF)
  Destination:          inst_vgatiming/v (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_vgatiming/vcnt_4 to inst_vgatiming/v
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y21.YQ      Tcko                  0.522   inst_vgatiming/vcnt<5>
                                                       inst_vgatiming/vcnt_4
    SLICE_X42Y23.F4      net (fanout=3)        0.363   inst_vgatiming/vcnt<4>
    SLICE_X42Y23.CLK     Tckf        (-Th)    -0.560   inst_vgatiming/v
                                                       inst_vgatiming/v_mux000134
                                                       inst_vgatiming/v
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (1.082ns logic, 0.363ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

Paths for end point vmax_1 (SLICE_X64Y39.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_1 (FF)
  Destination:          vmax_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_1 to vmax_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y39.YQ      Tcko                  0.522   vmax<0>
                                                       vmax_1
    SLICE_X64Y39.G4      net (fanout=2)        0.388   vmax<1>
    SLICE_X64Y39.CLK     Tckg        (-Th)    -0.560   vmax<0>
                                                       Mcount_vmax_xor<1>11
                                                       vmax_1
    -------------------------------------------------  ---------------------------
    Total                                      1.470ns (1.082ns logic, 0.388ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X28Y12.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X28Y12.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: cc4/SR
  Logical resource: cc4/SR
  Location pin: SLICE_X65Y38.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 616 paths analyzed, 279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.575ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_1 (SLICE_X75Y49.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.712ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.074 - 0.100)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y50.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X74Y49.F1      net (fanout=16)       1.674   inst_ov7670capt1/latched_vsync
    SLICE_X74Y49.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X75Y49.CE      net (fanout=8)        1.137   inst_ov7670capt1/address_not0001
    SLICE_X75Y49.CLK     Tceck                 0.555   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_1
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (1.901ns logic, 2.811ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y42.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X74Y49.F3      net (fanout=13)       1.041   inst_ov7670capt1/we_reg
    SLICE_X74Y49.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X75Y49.CE      net (fanout=8)        1.137   inst_ov7670capt1/address_not0001
    SLICE_X75Y49.CLK     Tceck                 0.555   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_1
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (1.966ns logic, 2.178ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_0 (SLICE_X75Y49.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_0 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.712ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.074 - 0.100)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y50.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X74Y49.F1      net (fanout=16)       1.674   inst_ov7670capt1/latched_vsync
    SLICE_X74Y49.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X75Y49.CE      net (fanout=8)        1.137   inst_ov7670capt1/address_not0001
    SLICE_X75Y49.CLK     Tceck                 0.555   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_0
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (1.901ns logic, 2.811ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_0 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y42.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X74Y49.F3      net (fanout=13)       1.041   inst_ov7670capt1/we_reg
    SLICE_X74Y49.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X75Y49.CE      net (fanout=8)        1.137   inst_ov7670capt1/address_not0001
    SLICE_X75Y49.CLK     Tceck                 0.555   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_0
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (1.966ns logic, 2.178ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_5 (SLICE_X75Y48.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.712ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.074 - 0.100)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y50.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X74Y49.F1      net (fanout=16)       1.674   inst_ov7670capt1/latched_vsync
    SLICE_X74Y49.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X75Y48.CE      net (fanout=8)        1.137   inst_ov7670capt1/address_not0001
    SLICE_X75Y48.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (1.901ns logic, 2.811ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y42.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X74Y49.F3      net (fanout=13)       1.041   inst_ov7670capt1/we_reg
    SLICE_X74Y49.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X75Y48.CE      net (fanout=8)        1.137   inst_ov7670capt1/address_not0001
    SLICE_X75Y48.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (1.966ns logic, 2.178ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y5.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_7 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.104 - 0.077)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_7 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y50.XQ      Tcko                  0.473   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    RAMB16_X1Y5.ADDRA10  net (fanout=13)       0.770   inst_ov7670capt1/address<7>
    RAMB16_X1Y5.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.342ns logic, 0.770ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y5.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_4 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.104 - 0.074)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_4 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y48.YQ      Tcko                  0.470   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_4
    RAMB16_X1Y5.ADDRA7   net (fanout=13)       0.776   inst_ov7670capt1/address<4>
    RAMB16_X1Y5.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.339ns logic, 0.776ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y4.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_3 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.092ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.107 - 0.106)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_3 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y29.XQ      Tcko                  0.473   inst_ov7670capt1/d_latch<3>
                                                       inst_ov7670capt1/d_latch_3
    RAMB16_X1Y4.DIA0     net (fanout=4)        0.745   inst_ov7670capt1/d_latch<3>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.347ns logic, 0.745ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X75Y51.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X75Y51.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_10/SR
  Location pin: SLICE_X75Y51.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      8.290ns|      1.511ns|            0|            0|         5977|          441|
| TS_clk251                     |     40.000ns|      6.044ns|          N/A|            0|            0|          441|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|      9.575ns|            0|            0|            0|          616|
| TS_clock3a                    |     41.667ns|      9.575ns|          N/A|            0|            0|          616|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    8.290|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    9.504|    4.788|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7034 paths, 0 nets, and 1740 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 18 11:41:50 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



