// Seed: 3009272434
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    input logic id_6#(
        .id_7 (id_4),
        .id_8 (id_3),
        .id_9 (1),
        .id_10(1)
    )
);
  assign id_10 = 1;
  assign id_1  = id_0;
  type_19(
      id_9, id_9
  );
  logic id_11, id_12, id_13, id_14, id_15;
endmodule
`timescale 1ps / 1ps
