Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Dec 16 09:48:15 2019
| Host         : sol-Lenovo-V1000 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file MotherBoard_timing_summary_routed.rpt -pb MotherBoard_timing_summary_routed.pb -rpx MotherBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : MotherBoard
| Device       : 7k325t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 751 register/latch pins with no clock driven by root clock pin: clk_200mhz_p (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: clkdiv/cnt_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clkdiv/cnt_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/regsFD/irID_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/regsFD/irID_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/regsFD/irID_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/regsFD/irID_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/regsFD/irID_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/regsFD/irID_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: gpu0/out2/cur_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.400      -39.255                     32                 4191        0.035        0.000                      0                 4191        1.100        0.000                       0                  2392  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clkGen/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_ClkGen    {0.000 5.000}        10.000          100.000         
  clk_out2_ClkGen    {0.000 20.000}       40.000          25.000          
  clkfbout_ClkGen    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkGen/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_ClkGen         -1.400      -39.255                     32                 4115        0.035        0.000                      0                 4115        4.090        0.000                       0                  2332  
  clk_out2_ClkGen         34.169        0.000                      0                   76        0.171        0.000                      0                   76       19.600        0.000                       0                    56  
  clkfbout_ClkGen                                                                                                                                                      3.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkGen/inst/clk_in1
  To Clock:  clkGen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkGen/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkGen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ClkGen
  To Clock:  clk_out1_ClkGen

Setup :           32  Failing Endpoints,  Worst Slack       -1.400ns,  Total Violation      -39.255ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.400ns  (required time - arrival time)
  Source:                 cpu/registers/regs_reg[17][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsPC/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ClkGen rise@10.000ns - clk_out1_ClkGen fall@5.000ns)
  Data Path Delay:        5.766ns  (logic 1.384ns (24.002%)  route 4.382ns (75.998%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 13.645 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 9.247 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     7.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.065     2.115 f  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.765     4.880    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     5.000 f  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.745     6.745    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.067     6.812 r  cpun_0_2865_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.617     7.430    cpun_0_2865_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.237     7.667 r  cpun_0_2865_BUFG_inst/O
                         net (fo=1024, routed)        1.580     9.247    cpu/registers/cpun_0_2865_BUFG
    SLICE_X61Y111        FDRE                                         r  cpu/registers/regs_reg[17][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.269     9.516 r  cpu/registers/regs_reg[17][21]/Q
                         net (fo=4, routed)           0.645    10.160    cpu/registers/regs_reg[17]_13[21]
    SLICE_X62Y106        LUT6 (Prop_lut6_I3_O)        0.053    10.213 r  cpu/registers/bEX[21]_i_13/O
                         net (fo=1, routed)           0.000    10.213    cpu/registers/bEX[21]_i_13_n_0
    SLICE_X62Y106        MUXF7 (Prop_muxf7_I0_O)      0.121    10.334 r  cpu/registers/bEX_reg[21]_i_8/O
                         net (fo=1, routed)           0.777    11.111    cpu/registers/bEX_reg[21]_i_8_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I1_O)        0.150    11.261 r  cpu/registers/bEX[21]_i_5/O
                         net (fo=1, routed)           0.538    11.799    cpu/regsDE/regB[21]
    SLICE_X64Y108        LUT6 (Prop_lut6_I5_O)        0.053    11.852 r  cpu/regsDE/bEX[21]_i_1/O
                         net (fo=2, routed)           0.876    12.728    cpu/regsDE/bEX[21]_i_1_n_0
    SLICE_X65Y105        LUT6 (Prop_lut6_I1_O)        0.053    12.781 r  cpu/regsDE/abEqual0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.781    cpu/idStage/aluOutMEM_reg[23][3]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    13.014 r  cpu/idStage/abEqual0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.014    cpu/idStage/abEqual0_carry__0_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    13.146 r  cpu/idStage/abEqual0_carry__1/CO[2]
                         net (fo=1, routed)           0.319    13.465    cpu/regsFD/CO[0]
    SLICE_X64Y107        LUT6 (Prop_lut6_I0_O)        0.161    13.626 r  cpu/regsFD/pc[31]_i_14/O
                         net (fo=2, routed)           0.239    13.865    cpu/regsFD/idStage/controller/pcSrc3__2
    SLICE_X63Y107        LUT4 (Prop_lut4_I2_O)        0.053    13.918 r  cpu/regsFD/pc[31]_i_5/O
                         net (fo=62, routed)          0.415    14.334    cpu/regsFD/pc[31]_i_5_n_0
    SLICE_X64Y108        LUT3 (Prop_lut3_I1_O)        0.053    14.387 r  cpu/regsFD/pc[3]_i_2/O
                         net (fo=1, routed)           0.573    14.960    cpu/regsFD/pc[3]_i_2_n_0
    SLICE_X68Y109        LUT6 (Prop_lut6_I1_O)        0.053    15.013 r  cpu/regsFD/pc[3]_i_1/O
                         net (fo=1, routed)           0.000    15.013    cpu/regsPC/irID_reg[1]
    SLICE_X68Y109        FDRE                                         r  cpu/regsPC/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    12.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.798     7.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639     9.887    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.565    11.565    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.042    11.607 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    12.065    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.178 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         1.467    13.645    cpu/regsPC/clkCPUx_BUFG
    SLICE_X68Y109        FDRE                                         r  cpu/regsPC/pc_reg[3]/C
                         clock pessimism              0.000    13.645    
                         clock uncertainty           -0.066    13.579    
    SLICE_X68Y109        FDRE (Setup_fdre_C_D)        0.034    13.613    cpu/regsPC/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         13.613    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                 -1.400    

Slack (VIOLATED) :        -1.367ns  (required time - arrival time)
  Source:                 cpu/registers/regs_reg[17][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsPC/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ClkGen rise@10.000ns - clk_out1_ClkGen fall@5.000ns)
  Data Path Delay:        5.737ns  (logic 1.384ns (24.126%)  route 4.353ns (75.874%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.647ns = ( 13.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 9.247 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     7.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.065     2.115 f  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.765     4.880    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     5.000 f  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.745     6.745    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.067     6.812 r  cpun_0_2865_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.617     7.430    cpun_0_2865_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.237     7.667 r  cpun_0_2865_BUFG_inst/O
                         net (fo=1024, routed)        1.580     9.247    cpu/registers/cpun_0_2865_BUFG
    SLICE_X61Y111        FDRE                                         r  cpu/registers/regs_reg[17][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.269     9.516 r  cpu/registers/regs_reg[17][21]/Q
                         net (fo=4, routed)           0.645    10.160    cpu/registers/regs_reg[17]_13[21]
    SLICE_X62Y106        LUT6 (Prop_lut6_I3_O)        0.053    10.213 r  cpu/registers/bEX[21]_i_13/O
                         net (fo=1, routed)           0.000    10.213    cpu/registers/bEX[21]_i_13_n_0
    SLICE_X62Y106        MUXF7 (Prop_muxf7_I0_O)      0.121    10.334 r  cpu/registers/bEX_reg[21]_i_8/O
                         net (fo=1, routed)           0.777    11.111    cpu/registers/bEX_reg[21]_i_8_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I1_O)        0.150    11.261 r  cpu/registers/bEX[21]_i_5/O
                         net (fo=1, routed)           0.538    11.799    cpu/regsDE/regB[21]
    SLICE_X64Y108        LUT6 (Prop_lut6_I5_O)        0.053    11.852 r  cpu/regsDE/bEX[21]_i_1/O
                         net (fo=2, routed)           0.876    12.728    cpu/regsDE/bEX[21]_i_1_n_0
    SLICE_X65Y105        LUT6 (Prop_lut6_I1_O)        0.053    12.781 r  cpu/regsDE/abEqual0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.781    cpu/idStage/aluOutMEM_reg[23][3]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    13.014 r  cpu/idStage/abEqual0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.014    cpu/idStage/abEqual0_carry__0_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    13.146 r  cpu/idStage/abEqual0_carry__1/CO[2]
                         net (fo=1, routed)           0.319    13.465    cpu/regsFD/CO[0]
    SLICE_X64Y107        LUT6 (Prop_lut6_I0_O)        0.161    13.626 r  cpu/regsFD/pc[31]_i_14/O
                         net (fo=2, routed)           0.239    13.865    cpu/regsFD/idStage/controller/pcSrc3__2
    SLICE_X63Y107        LUT4 (Prop_lut4_I2_O)        0.053    13.918 r  cpu/regsFD/pc[31]_i_5/O
                         net (fo=62, routed)          0.415    14.333    cpu/regsFD/pc[31]_i_5_n_0
    SLICE_X62Y108        LUT3 (Prop_lut3_I1_O)        0.053    14.386 r  cpu/regsFD/pc[30]_i_3/O
                         net (fo=1, routed)           0.545    14.930    cpu/regsFD/pc[30]_i_3_n_0
    SLICE_X65Y108        LUT6 (Prop_lut6_I1_O)        0.053    14.983 r  cpu/regsFD/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    14.983    cpu/regsPC/pc4ID_reg[30]
    SLICE_X65Y108        FDRE                                         r  cpu/regsPC/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    12.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.798     7.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639     9.887    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.565    11.565    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.042    11.607 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    12.065    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.178 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         1.469    13.647    cpu/regsPC/clkCPUx_BUFG
    SLICE_X65Y108        FDRE                                         r  cpu/regsPC/pc_reg[30]/C
                         clock pessimism              0.000    13.647    
                         clock uncertainty           -0.066    13.581    
    SLICE_X65Y108        FDRE (Setup_fdre_C_D)        0.035    13.616    cpu/regsPC/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                 -1.367    

Slack (VIOLATED) :        -1.346ns  (required time - arrival time)
  Source:                 cpu/registers/regs_reg[17][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsPC/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ClkGen rise@10.000ns - clk_out1_ClkGen fall@5.000ns)
  Data Path Delay:        5.713ns  (logic 1.384ns (24.226%)  route 4.329ns (75.774%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 13.646 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 9.247 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     7.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.065     2.115 f  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.765     4.880    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     5.000 f  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.745     6.745    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.067     6.812 r  cpun_0_2865_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.617     7.430    cpun_0_2865_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.237     7.667 r  cpun_0_2865_BUFG_inst/O
                         net (fo=1024, routed)        1.580     9.247    cpu/registers/cpun_0_2865_BUFG
    SLICE_X61Y111        FDRE                                         r  cpu/registers/regs_reg[17][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.269     9.516 r  cpu/registers/regs_reg[17][21]/Q
                         net (fo=4, routed)           0.645    10.160    cpu/registers/regs_reg[17]_13[21]
    SLICE_X62Y106        LUT6 (Prop_lut6_I3_O)        0.053    10.213 r  cpu/registers/bEX[21]_i_13/O
                         net (fo=1, routed)           0.000    10.213    cpu/registers/bEX[21]_i_13_n_0
    SLICE_X62Y106        MUXF7 (Prop_muxf7_I0_O)      0.121    10.334 r  cpu/registers/bEX_reg[21]_i_8/O
                         net (fo=1, routed)           0.777    11.111    cpu/registers/bEX_reg[21]_i_8_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I1_O)        0.150    11.261 r  cpu/registers/bEX[21]_i_5/O
                         net (fo=1, routed)           0.538    11.799    cpu/regsDE/regB[21]
    SLICE_X64Y108        LUT6 (Prop_lut6_I5_O)        0.053    11.852 r  cpu/regsDE/bEX[21]_i_1/O
                         net (fo=2, routed)           0.876    12.728    cpu/regsDE/bEX[21]_i_1_n_0
    SLICE_X65Y105        LUT6 (Prop_lut6_I1_O)        0.053    12.781 r  cpu/regsDE/abEqual0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.781    cpu/idStage/aluOutMEM_reg[23][3]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    13.014 r  cpu/idStage/abEqual0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.014    cpu/idStage/abEqual0_carry__0_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    13.146 r  cpu/idStage/abEqual0_carry__1/CO[2]
                         net (fo=1, routed)           0.319    13.465    cpu/regsFD/CO[0]
    SLICE_X64Y107        LUT6 (Prop_lut6_I0_O)        0.161    13.626 r  cpu/regsFD/pc[31]_i_14/O
                         net (fo=2, routed)           0.239    13.865    cpu/regsFD/idStage/controller/pcSrc3__2
    SLICE_X63Y107        LUT4 (Prop_lut4_I2_O)        0.053    13.918 r  cpu/regsFD/pc[31]_i_5/O
                         net (fo=62, routed)          0.418    14.336    cpu/regsFD/pc[31]_i_5_n_0
    SLICE_X64Y106        LUT3 (Prop_lut3_I1_O)        0.053    14.389 r  cpu/regsFD/pc[2]_i_2/O
                         net (fo=1, routed)           0.518    14.906    cpu/regsFD/pc[2]_i_2_n_0
    SLICE_X68Y107        LUT6 (Prop_lut6_I1_O)        0.053    14.959 r  cpu/regsFD/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    14.959    cpu/regsPC/irID_reg[0]
    SLICE_X68Y107        FDRE                                         r  cpu/regsPC/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    12.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.798     7.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639     9.887    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.565    11.565    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.042    11.607 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    12.065    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.178 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         1.468    13.646    cpu/regsPC/clkCPUx_BUFG
    SLICE_X68Y107        FDRE                                         r  cpu/regsPC/pc_reg[2]/C
                         clock pessimism              0.000    13.646    
                         clock uncertainty           -0.066    13.580    
    SLICE_X68Y107        FDRE (Setup_fdre_C_D)        0.034    13.614    cpu/regsPC/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                         -14.959    
  -------------------------------------------------------------------
                         slack                                 -1.346    

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 cpu/registers/regs_reg[17][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsPC/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ClkGen rise@10.000ns - clk_out1_ClkGen fall@5.000ns)
  Data Path Delay:        5.703ns  (logic 1.384ns (24.269%)  route 4.319ns (75.731%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 13.646 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 9.247 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     7.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.065     2.115 f  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.765     4.880    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     5.000 f  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.745     6.745    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.067     6.812 r  cpun_0_2865_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.617     7.430    cpun_0_2865_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.237     7.667 r  cpun_0_2865_BUFG_inst/O
                         net (fo=1024, routed)        1.580     9.247    cpu/registers/cpun_0_2865_BUFG
    SLICE_X61Y111        FDRE                                         r  cpu/registers/regs_reg[17][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.269     9.516 r  cpu/registers/regs_reg[17][21]/Q
                         net (fo=4, routed)           0.645    10.160    cpu/registers/regs_reg[17]_13[21]
    SLICE_X62Y106        LUT6 (Prop_lut6_I3_O)        0.053    10.213 r  cpu/registers/bEX[21]_i_13/O
                         net (fo=1, routed)           0.000    10.213    cpu/registers/bEX[21]_i_13_n_0
    SLICE_X62Y106        MUXF7 (Prop_muxf7_I0_O)      0.121    10.334 r  cpu/registers/bEX_reg[21]_i_8/O
                         net (fo=1, routed)           0.777    11.111    cpu/registers/bEX_reg[21]_i_8_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I1_O)        0.150    11.261 r  cpu/registers/bEX[21]_i_5/O
                         net (fo=1, routed)           0.538    11.799    cpu/regsDE/regB[21]
    SLICE_X64Y108        LUT6 (Prop_lut6_I5_O)        0.053    11.852 r  cpu/regsDE/bEX[21]_i_1/O
                         net (fo=2, routed)           0.876    12.728    cpu/regsDE/bEX[21]_i_1_n_0
    SLICE_X65Y105        LUT6 (Prop_lut6_I1_O)        0.053    12.781 r  cpu/regsDE/abEqual0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.781    cpu/idStage/aluOutMEM_reg[23][3]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    13.014 r  cpu/idStage/abEqual0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.014    cpu/idStage/abEqual0_carry__0_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    13.146 r  cpu/idStage/abEqual0_carry__1/CO[2]
                         net (fo=1, routed)           0.319    13.465    cpu/regsFD/CO[0]
    SLICE_X64Y107        LUT6 (Prop_lut6_I0_O)        0.161    13.626 r  cpu/regsFD/pc[31]_i_14/O
                         net (fo=2, routed)           0.239    13.865    cpu/regsFD/idStage/controller/pcSrc3__2
    SLICE_X63Y107        LUT4 (Prop_lut4_I2_O)        0.053    13.918 r  cpu/regsFD/pc[31]_i_5/O
                         net (fo=62, routed)          0.579    14.497    cpu/regsFD/pc[31]_i_5_n_0
    SLICE_X71Y107        LUT3 (Prop_lut3_I1_O)        0.053    14.550 r  cpu/regsFD/pc[8]_i_2/O
                         net (fo=1, routed)           0.347    14.896    cpu/regsFD/pc[8]_i_2_n_0
    SLICE_X68Y108        LUT6 (Prop_lut6_I1_O)        0.053    14.949 r  cpu/regsFD/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    14.949    cpu/regsPC/irID_reg[6]
    SLICE_X68Y108        FDRE                                         r  cpu/regsPC/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    12.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.798     7.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639     9.887    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.565    11.565    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.042    11.607 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    12.065    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.178 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         1.468    13.646    cpu/regsPC/clkCPUx_BUFG
    SLICE_X68Y108        FDRE                                         r  cpu/regsPC/pc_reg[8]/C
                         clock pessimism              0.000    13.646    
                         clock uncertainty           -0.066    13.580    
    SLICE_X68Y108        FDRE (Setup_fdre_C_D)        0.035    13.615    cpu/regsPC/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         13.615    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                 -1.334    

Slack (VIOLATED) :        -1.309ns  (required time - arrival time)
  Source:                 cpu/registers/regs_reg[17][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsPC/pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ClkGen rise@10.000ns - clk_out1_ClkGen fall@5.000ns)
  Data Path Delay:        5.677ns  (logic 1.331ns (23.446%)  route 4.346ns (76.554%))
  Logic Levels:           10  (CARRY4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 13.646 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 9.247 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     7.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.065     2.115 f  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.765     4.880    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     5.000 f  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.745     6.745    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.067     6.812 r  cpun_0_2865_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.617     7.430    cpun_0_2865_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.237     7.667 r  cpun_0_2865_BUFG_inst/O
                         net (fo=1024, routed)        1.580     9.247    cpu/registers/cpun_0_2865_BUFG
    SLICE_X61Y111        FDRE                                         r  cpu/registers/regs_reg[17][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.269     9.516 r  cpu/registers/regs_reg[17][21]/Q
                         net (fo=4, routed)           0.645    10.160    cpu/registers/regs_reg[17]_13[21]
    SLICE_X62Y106        LUT6 (Prop_lut6_I3_O)        0.053    10.213 r  cpu/registers/bEX[21]_i_13/O
                         net (fo=1, routed)           0.000    10.213    cpu/registers/bEX[21]_i_13_n_0
    SLICE_X62Y106        MUXF7 (Prop_muxf7_I0_O)      0.121    10.334 r  cpu/registers/bEX_reg[21]_i_8/O
                         net (fo=1, routed)           0.777    11.111    cpu/registers/bEX_reg[21]_i_8_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I1_O)        0.150    11.261 r  cpu/registers/bEX[21]_i_5/O
                         net (fo=1, routed)           0.538    11.799    cpu/regsDE/regB[21]
    SLICE_X64Y108        LUT6 (Prop_lut6_I5_O)        0.053    11.852 r  cpu/regsDE/bEX[21]_i_1/O
                         net (fo=2, routed)           0.876    12.728    cpu/regsDE/bEX[21]_i_1_n_0
    SLICE_X65Y105        LUT6 (Prop_lut6_I1_O)        0.053    12.781 r  cpu/regsDE/abEqual0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.781    cpu/idStage/aluOutMEM_reg[23][3]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    13.014 r  cpu/idStage/abEqual0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.014    cpu/idStage/abEqual0_carry__0_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    13.146 r  cpu/idStage/abEqual0_carry__1/CO[2]
                         net (fo=1, routed)           0.319    13.465    cpu/regsFD/CO[0]
    SLICE_X64Y107        LUT6 (Prop_lut6_I0_O)        0.161    13.626 f  cpu/regsFD/pc[31]_i_14/O
                         net (fo=2, routed)           0.422    14.048    cpu/regsFD/idStage/controller/pcSrc3__2
    SLICE_X64Y108        LUT6 (Prop_lut6_I0_O)        0.053    14.101 r  cpu/regsFD/pc[31]_i_6/O
                         net (fo=32, routed)          0.770    14.871    cpu/regsFD/pc[31]_i_6_n_0
    SLICE_X68Y107        LUT6 (Prop_lut6_I2_O)        0.053    14.924 r  cpu/regsFD/pc[14]_i_1/O
                         net (fo=1, routed)           0.000    14.924    cpu/regsPC/irID_reg[12]
    SLICE_X68Y107        FDRE                                         r  cpu/regsPC/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    12.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.798     7.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639     9.887    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.565    11.565    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.042    11.607 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    12.065    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.178 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         1.468    13.646    cpu/regsPC/clkCPUx_BUFG
    SLICE_X68Y107        FDRE                                         r  cpu/regsPC/pc_reg[14]/C
                         clock pessimism              0.000    13.646    
                         clock uncertainty           -0.066    13.580    
    SLICE_X68Y107        FDRE (Setup_fdre_C_D)        0.035    13.615    cpu/regsPC/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         13.615    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                 -1.309    

Slack (VIOLATED) :        -1.308ns  (required time - arrival time)
  Source:                 cpu/registers/regs_reg[17][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsPC/pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ClkGen rise@10.000ns - clk_out1_ClkGen fall@5.000ns)
  Data Path Delay:        5.677ns  (logic 1.497ns (26.371%)  route 4.180ns (73.629%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 13.646 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 9.247 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     7.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.065     2.115 f  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.765     4.880    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     5.000 f  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.745     6.745    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.067     6.812 r  cpun_0_2865_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.617     7.430    cpun_0_2865_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.237     7.667 r  cpun_0_2865_BUFG_inst/O
                         net (fo=1024, routed)        1.580     9.247    cpu/registers/cpun_0_2865_BUFG
    SLICE_X61Y111        FDRE                                         r  cpu/registers/regs_reg[17][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.269     9.516 r  cpu/registers/regs_reg[17][21]/Q
                         net (fo=4, routed)           0.645    10.160    cpu/registers/regs_reg[17]_13[21]
    SLICE_X62Y106        LUT6 (Prop_lut6_I3_O)        0.053    10.213 r  cpu/registers/bEX[21]_i_13/O
                         net (fo=1, routed)           0.000    10.213    cpu/registers/bEX[21]_i_13_n_0
    SLICE_X62Y106        MUXF7 (Prop_muxf7_I0_O)      0.121    10.334 r  cpu/registers/bEX_reg[21]_i_8/O
                         net (fo=1, routed)           0.777    11.111    cpu/registers/bEX_reg[21]_i_8_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I1_O)        0.150    11.261 r  cpu/registers/bEX[21]_i_5/O
                         net (fo=1, routed)           0.538    11.799    cpu/regsDE/regB[21]
    SLICE_X64Y108        LUT6 (Prop_lut6_I5_O)        0.053    11.852 r  cpu/regsDE/bEX[21]_i_1/O
                         net (fo=2, routed)           0.876    12.728    cpu/regsDE/bEX[21]_i_1_n_0
    SLICE_X65Y105        LUT6 (Prop_lut6_I1_O)        0.053    12.781 r  cpu/regsDE/abEqual0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.781    cpu/idStage/aluOutMEM_reg[23][3]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    13.014 r  cpu/idStage/abEqual0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.014    cpu/idStage/abEqual0_carry__0_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    13.146 r  cpu/idStage/abEqual0_carry__1/CO[2]
                         net (fo=1, routed)           0.319    13.465    cpu/regsFD/CO[0]
    SLICE_X64Y107        LUT6 (Prop_lut6_I0_O)        0.161    13.626 r  cpu/regsFD/pc[31]_i_14/O
                         net (fo=2, routed)           0.239    13.865    cpu/regsFD/idStage/controller/pcSrc3__2
    SLICE_X63Y107        LUT4 (Prop_lut4_I2_O)        0.053    13.918 r  cpu/regsFD/pc[31]_i_5/O
                         net (fo=62, routed)          0.553    14.471    cpu/regsFD/pc[31]_i_5_n_0
    SLICE_X69Y108        LUT3 (Prop_lut3_I1_O)        0.054    14.525 r  cpu/regsFD/pc[23]_i_2/O
                         net (fo=1, routed)           0.233    14.758    cpu/regsFD/pc[23]_i_2_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I1_O)        0.165    14.923 r  cpu/regsFD/pc[23]_i_1/O
                         net (fo=1, routed)           0.000    14.923    cpu/regsPC/irID_reg[21]
    SLICE_X69Y108        FDRE                                         r  cpu/regsPC/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    12.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.798     7.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639     9.887    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.565    11.565    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.042    11.607 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    12.065    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.178 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         1.468    13.646    cpu/regsPC/clkCPUx_BUFG
    SLICE_X69Y108        FDRE                                         r  cpu/regsPC/pc_reg[23]/C
                         clock pessimism              0.000    13.646    
                         clock uncertainty           -0.066    13.580    
    SLICE_X69Y108        FDRE (Setup_fdre_C_D)        0.035    13.615    cpu/regsPC/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         13.615    
                         arrival time                         -14.923    
  -------------------------------------------------------------------
                         slack                                 -1.308    

Slack (VIOLATED) :        -1.308ns  (required time - arrival time)
  Source:                 cpu/registers/regs_reg[17][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsPC/pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ClkGen rise@10.000ns - clk_out1_ClkGen fall@5.000ns)
  Data Path Delay:        5.676ns  (logic 1.331ns (23.448%)  route 4.345ns (76.552%))
  Logic Levels:           10  (CARRY4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 13.646 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 9.247 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     7.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.065     2.115 f  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.765     4.880    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     5.000 f  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.745     6.745    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.067     6.812 r  cpun_0_2865_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.617     7.430    cpun_0_2865_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.237     7.667 r  cpun_0_2865_BUFG_inst/O
                         net (fo=1024, routed)        1.580     9.247    cpu/registers/cpun_0_2865_BUFG
    SLICE_X61Y111        FDRE                                         r  cpu/registers/regs_reg[17][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.269     9.516 r  cpu/registers/regs_reg[17][21]/Q
                         net (fo=4, routed)           0.645    10.160    cpu/registers/regs_reg[17]_13[21]
    SLICE_X62Y106        LUT6 (Prop_lut6_I3_O)        0.053    10.213 r  cpu/registers/bEX[21]_i_13/O
                         net (fo=1, routed)           0.000    10.213    cpu/registers/bEX[21]_i_13_n_0
    SLICE_X62Y106        MUXF7 (Prop_muxf7_I0_O)      0.121    10.334 r  cpu/registers/bEX_reg[21]_i_8/O
                         net (fo=1, routed)           0.777    11.111    cpu/registers/bEX_reg[21]_i_8_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I1_O)        0.150    11.261 r  cpu/registers/bEX[21]_i_5/O
                         net (fo=1, routed)           0.538    11.799    cpu/regsDE/regB[21]
    SLICE_X64Y108        LUT6 (Prop_lut6_I5_O)        0.053    11.852 r  cpu/regsDE/bEX[21]_i_1/O
                         net (fo=2, routed)           0.876    12.728    cpu/regsDE/bEX[21]_i_1_n_0
    SLICE_X65Y105        LUT6 (Prop_lut6_I1_O)        0.053    12.781 r  cpu/regsDE/abEqual0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.781    cpu/idStage/aluOutMEM_reg[23][3]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    13.014 r  cpu/idStage/abEqual0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.014    cpu/idStage/abEqual0_carry__0_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    13.146 r  cpu/idStage/abEqual0_carry__1/CO[2]
                         net (fo=1, routed)           0.319    13.465    cpu/regsFD/CO[0]
    SLICE_X64Y107        LUT6 (Prop_lut6_I0_O)        0.161    13.626 f  cpu/regsFD/pc[31]_i_14/O
                         net (fo=2, routed)           0.422    14.048    cpu/regsFD/idStage/controller/pcSrc3__2
    SLICE_X64Y108        LUT6 (Prop_lut6_I0_O)        0.053    14.101 r  cpu/regsFD/pc[31]_i_6/O
                         net (fo=32, routed)          0.769    14.870    cpu/regsFD/pc[31]_i_6_n_0
    SLICE_X69Y106        LUT6 (Prop_lut6_I2_O)        0.053    14.923 r  cpu/regsFD/pc[15]_i_1/O
                         net (fo=1, routed)           0.000    14.923    cpu/regsPC/irID_reg[13]
    SLICE_X69Y106        FDRE                                         r  cpu/regsPC/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    12.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.798     7.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639     9.887    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.565    11.565    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.042    11.607 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    12.065    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.178 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         1.468    13.646    cpu/regsPC/clkCPUx_BUFG
    SLICE_X69Y106        FDRE                                         r  cpu/regsPC/pc_reg[15]/C
                         clock pessimism              0.000    13.646    
                         clock uncertainty           -0.066    13.580    
    SLICE_X69Y106        FDRE (Setup_fdre_C_D)        0.035    13.615    cpu/regsPC/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         13.615    
                         arrival time                         -14.923    
  -------------------------------------------------------------------
                         slack                                 -1.308    

Slack (VIOLATED) :        -1.305ns  (required time - arrival time)
  Source:                 cpu/registers/regs_reg[17][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsPC/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ClkGen rise@10.000ns - clk_out1_ClkGen fall@5.000ns)
  Data Path Delay:        5.674ns  (logic 1.331ns (23.456%)  route 4.343ns (76.544%))
  Logic Levels:           10  (CARRY4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.647ns = ( 13.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 9.247 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     7.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.065     2.115 f  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.765     4.880    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     5.000 f  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.745     6.745    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.067     6.812 r  cpun_0_2865_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.617     7.430    cpun_0_2865_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.237     7.667 r  cpun_0_2865_BUFG_inst/O
                         net (fo=1024, routed)        1.580     9.247    cpu/registers/cpun_0_2865_BUFG
    SLICE_X61Y111        FDRE                                         r  cpu/registers/regs_reg[17][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.269     9.516 r  cpu/registers/regs_reg[17][21]/Q
                         net (fo=4, routed)           0.645    10.160    cpu/registers/regs_reg[17]_13[21]
    SLICE_X62Y106        LUT6 (Prop_lut6_I3_O)        0.053    10.213 r  cpu/registers/bEX[21]_i_13/O
                         net (fo=1, routed)           0.000    10.213    cpu/registers/bEX[21]_i_13_n_0
    SLICE_X62Y106        MUXF7 (Prop_muxf7_I0_O)      0.121    10.334 r  cpu/registers/bEX_reg[21]_i_8/O
                         net (fo=1, routed)           0.777    11.111    cpu/registers/bEX_reg[21]_i_8_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I1_O)        0.150    11.261 r  cpu/registers/bEX[21]_i_5/O
                         net (fo=1, routed)           0.538    11.799    cpu/regsDE/regB[21]
    SLICE_X64Y108        LUT6 (Prop_lut6_I5_O)        0.053    11.852 r  cpu/regsDE/bEX[21]_i_1/O
                         net (fo=2, routed)           0.876    12.728    cpu/regsDE/bEX[21]_i_1_n_0
    SLICE_X65Y105        LUT6 (Prop_lut6_I1_O)        0.053    12.781 r  cpu/regsDE/abEqual0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.781    cpu/idStage/aluOutMEM_reg[23][3]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    13.014 r  cpu/idStage/abEqual0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.014    cpu/idStage/abEqual0_carry__0_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    13.146 r  cpu/idStage/abEqual0_carry__1/CO[2]
                         net (fo=1, routed)           0.319    13.465    cpu/regsFD/CO[0]
    SLICE_X64Y107        LUT6 (Prop_lut6_I0_O)        0.161    13.626 f  cpu/regsFD/pc[31]_i_14/O
                         net (fo=2, routed)           0.422    14.048    cpu/regsFD/idStage/controller/pcSrc3__2
    SLICE_X64Y108        LUT6 (Prop_lut6_I0_O)        0.053    14.101 r  cpu/regsFD/pc[31]_i_6/O
                         net (fo=32, routed)          0.767    14.868    cpu/regsFD/pc[31]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I2_O)        0.053    14.921 r  cpu/regsFD/pc[25]_i_1/O
                         net (fo=1, routed)           0.000    14.921    cpu/regsPC/irID_reg[23]
    SLICE_X64Y106        FDRE                                         r  cpu/regsPC/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    12.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.798     7.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639     9.887    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.565    11.565    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.042    11.607 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    12.065    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.178 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         1.469    13.647    cpu/regsPC/clkCPUx_BUFG
    SLICE_X64Y106        FDRE                                         r  cpu/regsPC/pc_reg[25]/C
                         clock pessimism              0.000    13.647    
                         clock uncertainty           -0.066    13.581    
    SLICE_X64Y106        FDRE (Setup_fdre_C_D)        0.035    13.616    cpu/regsPC/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -1.305    

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 cpu/registers/regs_reg[17][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsPC/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ClkGen rise@10.000ns - clk_out1_ClkGen fall@5.000ns)
  Data Path Delay:        5.666ns  (logic 1.384ns (24.425%)  route 4.282ns (75.575%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 13.646 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 9.247 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     7.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.065     2.115 f  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.765     4.880    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     5.000 f  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.745     6.745    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.067     6.812 r  cpun_0_2865_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.617     7.430    cpun_0_2865_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.237     7.667 r  cpun_0_2865_BUFG_inst/O
                         net (fo=1024, routed)        1.580     9.247    cpu/registers/cpun_0_2865_BUFG
    SLICE_X61Y111        FDRE                                         r  cpu/registers/regs_reg[17][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.269     9.516 r  cpu/registers/regs_reg[17][21]/Q
                         net (fo=4, routed)           0.645    10.160    cpu/registers/regs_reg[17]_13[21]
    SLICE_X62Y106        LUT6 (Prop_lut6_I3_O)        0.053    10.213 r  cpu/registers/bEX[21]_i_13/O
                         net (fo=1, routed)           0.000    10.213    cpu/registers/bEX[21]_i_13_n_0
    SLICE_X62Y106        MUXF7 (Prop_muxf7_I0_O)      0.121    10.334 r  cpu/registers/bEX_reg[21]_i_8/O
                         net (fo=1, routed)           0.777    11.111    cpu/registers/bEX_reg[21]_i_8_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I1_O)        0.150    11.261 r  cpu/registers/bEX[21]_i_5/O
                         net (fo=1, routed)           0.538    11.799    cpu/regsDE/regB[21]
    SLICE_X64Y108        LUT6 (Prop_lut6_I5_O)        0.053    11.852 r  cpu/regsDE/bEX[21]_i_1/O
                         net (fo=2, routed)           0.876    12.728    cpu/regsDE/bEX[21]_i_1_n_0
    SLICE_X65Y105        LUT6 (Prop_lut6_I1_O)        0.053    12.781 r  cpu/regsDE/abEqual0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.781    cpu/idStage/aluOutMEM_reg[23][3]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    13.014 r  cpu/idStage/abEqual0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.014    cpu/idStage/abEqual0_carry__0_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    13.146 r  cpu/idStage/abEqual0_carry__1/CO[2]
                         net (fo=1, routed)           0.319    13.465    cpu/regsFD/CO[0]
    SLICE_X64Y107        LUT6 (Prop_lut6_I0_O)        0.161    13.626 r  cpu/regsFD/pc[31]_i_14/O
                         net (fo=2, routed)           0.239    13.865    cpu/regsFD/idStage/controller/pcSrc3__2
    SLICE_X63Y107        LUT4 (Prop_lut4_I2_O)        0.053    13.918 r  cpu/regsFD/pc[31]_i_5/O
                         net (fo=62, routed)          0.554    14.472    cpu/regsFD/pc[31]_i_5_n_0
    SLICE_X68Y106        LUT3 (Prop_lut3_I1_O)        0.053    14.525 r  cpu/regsFD/pc[5]_i_2/O
                         net (fo=1, routed)           0.335    14.860    cpu/regsFD/pc[5]_i_2_n_0
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.053    14.913 r  cpu/regsFD/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    14.913    cpu/regsPC/irID_reg[3]
    SLICE_X69Y106        FDRE                                         r  cpu/regsPC/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    12.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.798     7.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639     9.887    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.565    11.565    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.042    11.607 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    12.065    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.178 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         1.468    13.646    cpu/regsPC/clkCPUx_BUFG
    SLICE_X69Y106        FDRE                                         r  cpu/regsPC/pc_reg[5]/C
                         clock pessimism              0.000    13.646    
                         clock uncertainty           -0.066    13.580    
    SLICE_X69Y106        FDRE (Setup_fdre_C_D)        0.035    13.615    cpu/regsPC/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         13.615    
                         arrival time                         -14.913    
  -------------------------------------------------------------------
                         slack                                 -1.298    

Slack (VIOLATED) :        -1.293ns  (required time - arrival time)
  Source:                 cpu/registers/regs_reg[17][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsPC/pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ClkGen rise@10.000ns - clk_out1_ClkGen fall@5.000ns)
  Data Path Delay:        5.661ns  (logic 1.504ns (26.566%)  route 4.157ns (73.434%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.647ns = ( 13.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 9.247 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     7.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.065     2.115 f  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.765     4.880    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     5.000 f  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.745     6.745    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.067     6.812 r  cpun_0_2865_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.617     7.430    cpun_0_2865_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.237     7.667 r  cpun_0_2865_BUFG_inst/O
                         net (fo=1024, routed)        1.580     9.247    cpu/registers/cpun_0_2865_BUFG
    SLICE_X61Y111        FDRE                                         r  cpu/registers/regs_reg[17][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.269     9.516 r  cpu/registers/regs_reg[17][21]/Q
                         net (fo=4, routed)           0.645    10.160    cpu/registers/regs_reg[17]_13[21]
    SLICE_X62Y106        LUT6 (Prop_lut6_I3_O)        0.053    10.213 r  cpu/registers/bEX[21]_i_13/O
                         net (fo=1, routed)           0.000    10.213    cpu/registers/bEX[21]_i_13_n_0
    SLICE_X62Y106        MUXF7 (Prop_muxf7_I0_O)      0.121    10.334 r  cpu/registers/bEX_reg[21]_i_8/O
                         net (fo=1, routed)           0.777    11.111    cpu/registers/bEX_reg[21]_i_8_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I1_O)        0.150    11.261 r  cpu/registers/bEX[21]_i_5/O
                         net (fo=1, routed)           0.538    11.799    cpu/regsDE/regB[21]
    SLICE_X64Y108        LUT6 (Prop_lut6_I5_O)        0.053    11.852 r  cpu/regsDE/bEX[21]_i_1/O
                         net (fo=2, routed)           0.876    12.728    cpu/regsDE/bEX[21]_i_1_n_0
    SLICE_X65Y105        LUT6 (Prop_lut6_I1_O)        0.053    12.781 r  cpu/regsDE/abEqual0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.781    cpu/idStage/aluOutMEM_reg[23][3]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    13.014 r  cpu/idStage/abEqual0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.014    cpu/idStage/abEqual0_carry__0_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    13.146 r  cpu/idStage/abEqual0_carry__1/CO[2]
                         net (fo=1, routed)           0.319    13.465    cpu/regsFD/CO[0]
    SLICE_X64Y107        LUT6 (Prop_lut6_I0_O)        0.161    13.626 r  cpu/regsFD/pc[31]_i_14/O
                         net (fo=2, routed)           0.239    13.865    cpu/regsFD/idStage/controller/pcSrc3__2
    SLICE_X63Y107        LUT4 (Prop_lut4_I2_O)        0.053    13.918 r  cpu/regsFD/pc[31]_i_5/O
                         net (fo=62, routed)          0.534    14.452    cpu/regsFD/pc[31]_i_5_n_0
    SLICE_X65Y109        LUT3 (Prop_lut3_I1_O)        0.056    14.508 r  cpu/regsFD/pc[19]_i_2/O
                         net (fo=1, routed)           0.229    14.738    cpu/regsFD/pc[19]_i_2_n_0
    SLICE_X65Y108        LUT6 (Prop_lut6_I1_O)        0.170    14.908 r  cpu/regsFD/pc[19]_i_1/O
                         net (fo=1, routed)           0.000    14.908    cpu/regsPC/irID_reg[17]
    SLICE_X65Y108        FDRE                                         r  cpu/regsPC/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    12.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.798     7.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639     9.887    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.565    11.565    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.042    11.607 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    12.065    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.178 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         1.469    13.647    cpu/regsPC/clkCPUx_BUFG
    SLICE_X65Y108        FDRE                                         r  cpu/regsPC/pc_reg[19]/C
                         clock pessimism              0.000    13.647    
                         clock uncertainty           -0.066    13.581    
    SLICE_X65Y108        FDRE (Setup_fdre_C_D)        0.034    13.615    cpu/regsPC/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         13.615    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                 -1.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 spr/data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsMW/mdrWB_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ClkGen rise@0.000ns - clk_out1_ClkGen rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.290ns (9.680%)  route 2.706ns (90.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.209ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046     2.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.798    -2.752 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    -0.113    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.464     1.464    spr/clk_out1
    SLICE_X58Y117        FDRE                                         r  spr/data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y117        FDRE (Prop_fdre_C_Q)         0.248     1.712 r  spr/data_reg[15]/Q
                         net (fo=2, routed)           2.706     4.418    cpu/regsEM/data_reg[15]_1[15]
    SLICE_X77Y94         LUT6 (Prop_lut6_I2_O)        0.042     4.460 r  cpu/regsEM/mdrWB[15]_i_1/O
                         net (fo=1, routed)           0.000     4.460    cpu/regsMW/inData[15]
    SLICE_X77Y94         FDRE                                         r  cpu/regsMW/mdrWB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     2.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.065    -2.885 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.765    -0.120    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.745     1.745    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.053     1.798 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.515     2.313    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     2.433 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         1.776     4.209    cpu/regsMW/clkCPUx_BUFG
    SLICE_X77Y94         FDRE                                         r  cpu/regsMW/mdrWB_reg[15]/C
                         clock pessimism              0.000     4.209    
    SLICE_X77Y94         FDRE (Hold_fdre_C_D)         0.215     4.424    cpu/regsMW/mdrWB_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.424    
                         arrival time                           4.460    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 spr/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsMW/mdrWB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ClkGen rise@0.000ns - clk_out1_ClkGen rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.258ns (8.593%)  route 2.744ns (91.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046     2.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.798    -2.752 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    -0.113    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.460     1.460    spr/clk_out1
    SLICE_X65Y119        FDRE                                         r  spr/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.216     1.676 r  spr/data_reg[2]/Q
                         net (fo=2, routed)           2.744     4.420    cpu/regsEM/data_reg[15]_1[2]
    SLICE_X67Y91         LUT6 (Prop_lut6_I3_O)        0.042     4.462 r  cpu/regsEM/mdrWB[2]_i_1/O
                         net (fo=1, routed)           0.000     4.462    cpu/regsMW/inData[2]
    SLICE_X67Y91         FDRE                                         r  cpu/regsMW/mdrWB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     2.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.065    -2.885 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.765    -0.120    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.745     1.745    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.053     1.798 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.515     2.313    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     2.433 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         1.777     4.210    cpu/regsMW/clkCPUx_BUFG
    SLICE_X67Y91         FDRE                                         r  cpu/regsMW/mdrWB_reg[2]/C
                         clock pessimism              0.000     4.210    
    SLICE_X67Y91         FDRE (Hold_fdre_C_D)         0.216     4.426    cpu/regsMW/mdrWB_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.426    
                         arrival time                           4.462    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 spr/data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsMW/mdrWB_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ClkGen rise@0.000ns - clk_out1_ClkGen rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.290ns (9.423%)  route 2.788ns (90.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.209ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046     2.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.798    -2.752 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    -0.113    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.461     1.461    spr/clk_out1
    SLICE_X56Y119        FDRE                                         r  spr/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.248     1.709 r  spr/data_reg[14]/Q
                         net (fo=2, routed)           2.788     4.497    cpu/regsEM/data_reg[15]_1[14]
    SLICE_X74Y93         LUT6 (Prop_lut6_I2_O)        0.042     4.539 r  cpu/regsEM/mdrWB[14]_i_1/O
                         net (fo=1, routed)           0.000     4.539    cpu/regsMW/inData[14]
    SLICE_X74Y93         FDRE                                         r  cpu/regsMW/mdrWB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     2.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.065    -2.885 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.765    -0.120    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.745     1.745    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.053     1.798 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.515     2.313    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     2.433 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         1.776     4.209    cpu/regsMW/clkCPUx_BUFG
    SLICE_X74Y93         FDRE                                         r  cpu/regsMW/mdrWB_reg[14]/C
                         clock pessimism              0.000     4.209    
    SLICE_X74Y93         FDRE (Hold_fdre_C_D)         0.254     4.463    cpu/regsMW/mdrWB_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           4.539    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/regsEM/aluOutMEM_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsMW/aluOutWB_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClkGen rise@0.000ns - clk_out1_ClkGen rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.091ns (33.052%)  route 0.184ns (66.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         0.677     0.677    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.028     0.705 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.200     0.905    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.931 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         0.591     1.522    cpu/regsEM/clkCPUx_BUFG
    SLICE_X72Y107        FDRE                                         r  cpu/regsEM/aluOutMEM_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y107        FDRE (Prop_fdre_C_Q)         0.091     1.613 r  cpu/regsEM/aluOutMEM_reg[26]/Q
                         net (fo=8, routed)           0.184     1.798    cpu/regsMW/phyAddr[13]
    SLICE_X81Y106        FDRE                                         r  cpu/regsMW/aluOutWB_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         0.903     0.903    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.035     0.938 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231     1.169    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.199 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         0.814     2.013    cpu/regsMW/clkCPUx_BUFG
    SLICE_X81Y106        FDRE                                         r  cpu/regsMW/aluOutWB_reg[26]/C
                         clock pessimism             -0.296     1.717    
    SLICE_X81Y106        FDRE (Hold_fdre_C_D)        -0.006     1.711    cpu/regsMW/aluOutWB_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 spr/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsMW/mdrWB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ClkGen rise@0.000ns - clk_out1_ClkGen rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.258ns (8.446%)  route 2.797ns (91.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.211ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046     2.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.798    -2.752 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    -0.113    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.459     1.459    spr/clk_out1
    SLICE_X61Y121        FDRE                                         r  spr/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y121        FDRE (Prop_fdre_C_Q)         0.216     1.675 r  spr/data_reg[4]/Q
                         net (fo=2, routed)           2.797     4.472    cpu/regsEM/data_reg[15]_1[4]
    SLICE_X69Y93         LUT6 (Prop_lut6_I3_O)        0.042     4.514 r  cpu/regsEM/mdrWB[4]_i_1/O
                         net (fo=1, routed)           0.000     4.514    cpu/regsMW/inData[4]
    SLICE_X69Y93         FDRE                                         r  cpu/regsMW/mdrWB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     2.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.065    -2.885 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.765    -0.120    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         1.745     1.745    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.053     1.798 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.515     2.313    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     2.433 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         1.778     4.211    cpu/regsMW/clkCPUx_BUFG
    SLICE_X69Y93         FDRE                                         r  cpu/regsMW/mdrWB_reg[4]/C
                         clock pessimism              0.000     4.211    
    SLICE_X69Y93         FDRE (Hold_fdre_C_D)         0.216     4.427    cpu/regsMW/mdrWB_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.427    
                         arrival time                           4.514    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/regsFD/irID_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsDE/immEX_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClkGen rise@0.000ns - clk_out1_ClkGen rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.580%)  route 0.196ns (62.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         0.677     0.677    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.028     0.705 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.200     0.905    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.931 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         0.591     1.522    cpu/regsFD/clkCPUx_BUFG
    SLICE_X82Y115        FDRE                                         r  cpu/regsFD/irID_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y115        FDRE (Prop_fdre_C_Q)         0.118     1.640 r  cpu/regsFD/irID_reg[14]/Q
                         net (fo=6, routed)           0.196     1.836    cpu/regsDE/irID_reg[14][3]
    SLICE_X76Y114        FDRE                                         r  cpu/regsDE/immEX_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         0.903     0.903    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.035     0.938 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231     1.169    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.199 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         0.806     2.005    cpu/regsDE/clkCPUx_BUFG
    SLICE_X76Y114        FDRE                                         r  cpu/regsDE/immEX_reg[14]/C
                         clock pessimism             -0.296     1.709    
    SLICE_X76Y114        FDRE (Hold_fdre_C_D)         0.040     1.749    cpu/regsDE/immEX_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/regsFD/pcID_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsDE/pcEX_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClkGen rise@0.000ns - clk_out1_ClkGen rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.124%)  route 0.221ns (68.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         0.677     0.677    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.028     0.705 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.200     0.905    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.931 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         0.587     1.518    cpu/regsFD/clkCPUx_BUFG
    SLICE_X76Y113        FDRE                                         r  cpu/regsFD/pcID_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y113        FDRE (Prop_fdre_C_Q)         0.100     1.618 r  cpu/regsFD/pcID_reg[13]/Q
                         net (fo=2, routed)           0.221     1.840    cpu/regsDE/pcID[13]
    SLICE_X81Y113        FDRE                                         r  cpu/regsDE/pcEX_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         0.903     0.903    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.035     0.938 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231     1.169    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.199 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         0.809     2.008    cpu/regsDE/clkCPUx_BUFG
    SLICE_X81Y113        FDRE                                         r  cpu/regsDE/pcEX_reg[13]/C
                         clock pessimism             -0.296     1.712    
    SLICE_X81Y113        FDRE (Hold_fdre_C_D)         0.040     1.752    cpu/regsDE/pcEX_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cpu/regsDE/immEX_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsEM/irMEM_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClkGen rise@0.000ns - clk_out1_ClkGen rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.091ns (31.902%)  route 0.194ns (68.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         0.677     0.677    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.028     0.705 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.200     0.905    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.931 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         0.587     1.518    cpu/regsDE/clkCPUx_BUFG
    SLICE_X77Y113        FDRE                                         r  cpu/regsDE/immEX_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.091     1.609 r  cpu/regsDE/immEX_reg[13]/Q
                         net (fo=10, routed)          0.194     1.803    cpu/regsEM/immEX_reg[15][8]
    SLICE_X80Y113        FDRE                                         r  cpu/regsEM/irMEM_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         0.903     0.903    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.035     0.938 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231     1.169    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.199 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         0.809     2.008    cpu/regsEM/clkCPUx_BUFG
    SLICE_X80Y113        FDRE                                         r  cpu/regsEM/irMEM_reg[13]/C
                         clock pessimism             -0.296     1.712    
    SLICE_X80Y113        FDRE (Hold_fdre_C_D)         0.000     1.712    cpu/regsEM/irMEM_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cpu/regsEM/irMEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsMW/irWB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClkGen rise@0.000ns - clk_out1_ClkGen rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         0.677     0.677    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.028     0.705 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.200     0.905    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.931 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         0.643     1.574    cpu/regsEM/clkCPUx_BUFG
    SLICE_X73Y91         FDRE                                         r  cpu/regsEM/irMEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y91         FDRE (Prop_fdre_C_Q)         0.100     1.674 r  cpu/regsEM/irMEM_reg[1]/Q
                         net (fo=2, routed)           0.055     1.729    cpu/regsMW/irMEM[1]
    SLICE_X73Y91         FDRE                                         r  cpu/regsMW/irWB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         0.903     0.903    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.035     0.938 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231     1.169    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.199 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         0.883     2.082    cpu/regsMW/clkCPUx_BUFG
    SLICE_X73Y91         FDRE                                         r  cpu/regsMW/irWB_reg[1]/C
                         clock pessimism             -0.508     1.574    
    SLICE_X73Y91         FDRE (Hold_fdre_C_D)         0.047     1.621    cpu/regsMW/irWB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cpu/regsEM/pcMEM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regsMW/pcWB_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClkGen rise@0.000ns - clk_out1_ClkGen rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         0.677     0.677    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.028     0.705 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.200     0.905    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.931 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         0.654     1.585    cpu/regsEM/clkCPUx_BUFG
    SLICE_X95Y99         FDRE                                         r  cpu/regsEM/pcMEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y99         FDRE (Prop_fdre_C_Q)         0.100     1.685 r  cpu/regsEM/pcMEM_reg[16]/Q
                         net (fo=2, routed)           0.055     1.740    cpu/regsMW/pcMEM[16]
    SLICE_X95Y99         FDRE                                         r  cpu/regsMW/pcWB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out1_ClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout1_buf/O
                         net (fo=709, routed)         0.903     0.903    clkCPU
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.035     0.938 r  clkCPUx_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231     1.169    clkCPUx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.199 r  clkCPUx_BUFG_inst/O
                         net (fo=597, routed)         0.893     2.092    cpu/regsMW/clkCPUx_BUFG
    SLICE_X95Y99         FDRE                                         r  cpu/regsMW/pcWB_reg[16]/C
                         clock pessimism             -0.507     1.585    
    SLICE_X95Y99         FDRE (Hold_fdre_C_D)         0.047     1.632    cpu/regsMW/pcWB_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y2    clkCPUx_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    clkGen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0    cpun_0_2865_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X62Y118    spr/FIFO_reg[12][7]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X55Y119    spr/FIFO_reg[13][6]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X63Y119    spr/FIFO_reg[14][7]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X56Y117    spr/FIFO_reg[15][6]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X56Y117    spr/FIFO_reg[15][7]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X54Y119    spr/FIFO_reg[17][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y91     keyboard/fifo_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y91     keyboard/fifo_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y90     keyboard/fifo_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y91     keyboard/fifo_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X58Y91     keyboard/fifo_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ClkGen
  To Clock:  clk_out2_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack       34.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.169ns  (required time - arrival time)
  Source:                 display1/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClkGen rise@40.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 0.701ns (12.199%)  route 5.045ns (87.801%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 41.683 - 40.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     2.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.065    -2.885 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.765    -0.120    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.806     1.806    display1/CLK
    SLICE_X110Y99        FDRE                                         r  display1/col_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.308     2.114 r  display1/col_addr_reg[2]/Q
                         net (fo=236, routed)         2.527     4.641    display1/col_addr[1]
    SLICE_X118Y146       MUXF7 (Prop_muxf7_S_O)       0.183     4.824 r  display1/r_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     4.824    display1/r_reg[3]_i_4_n_0
    SLICE_X118Y146       MUXF8 (Prop_muxf8_I1_O)      0.054     4.878 r  display1/r_reg[3]_i_2/O
                         net (fo=12, routed)          2.519     7.396    display1/r_reg[3]_i_2_n_0
    SLICE_X100Y91        LUT3 (Prop_lut3_I1_O)        0.156     7.552 r  display1/g[3]_i_1/O
                         net (fo=1, routed)           0.000     7.552    display1/textGraphics[7]
    SLICE_X100Y91        FDRE                                         r  display1/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    42.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.798    37.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    39.887    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    40.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.683    41.683    display1/CLK
    SLICE_X100Y91        FDRE                                         r  display1/g_reg[3]/C
                         clock pessimism              0.086    41.769    
                         clock uncertainty           -0.082    41.687    
    SLICE_X100Y91        FDRE (Setup_fdre_C_D)        0.035    41.722    display1/g_reg[3]
  -------------------------------------------------------------------
                         required time                         41.722    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                 34.169    

Slack (MET) :             34.172ns  (required time - arrival time)
  Source:                 display1/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClkGen rise@40.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 0.701ns (12.204%)  route 5.043ns (87.796%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 41.683 - 40.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     2.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.065    -2.885 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.765    -0.120    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.806     1.806    display1/CLK
    SLICE_X110Y99        FDRE                                         r  display1/col_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.308     2.114 r  display1/col_addr_reg[2]/Q
                         net (fo=236, routed)         2.527     4.641    display1/col_addr[1]
    SLICE_X118Y146       MUXF7 (Prop_muxf7_S_O)       0.183     4.824 r  display1/r_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     4.824    display1/r_reg[3]_i_4_n_0
    SLICE_X118Y146       MUXF8 (Prop_muxf8_I1_O)      0.054     4.878 r  display1/r_reg[3]_i_2/O
                         net (fo=12, routed)          2.517     7.394    display1/r_reg[3]_i_2_n_0
    SLICE_X100Y91        LUT3 (Prop_lut3_I1_O)        0.156     7.550 r  display1/r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.550    display1/textGraphics[10]
    SLICE_X100Y91        FDRE                                         r  display1/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    42.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.798    37.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    39.887    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    40.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.683    41.683    display1/CLK
    SLICE_X100Y91        FDRE                                         r  display1/r_reg[2]/C
                         clock pessimism              0.086    41.769    
                         clock uncertainty           -0.082    41.687    
    SLICE_X100Y91        FDRE (Setup_fdre_C_D)        0.035    41.722    display1/r_reg[2]
  -------------------------------------------------------------------
                         required time                         41.722    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 34.172    

Slack (MET) :             34.187ns  (required time - arrival time)
  Source:                 display1/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClkGen rise@40.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 0.714ns (12.402%)  route 5.043ns (87.598%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 41.683 - 40.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     2.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.065    -2.885 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.765    -0.120    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.806     1.806    display1/CLK
    SLICE_X110Y99        FDRE                                         r  display1/col_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.308     2.114 r  display1/col_addr_reg[2]/Q
                         net (fo=236, routed)         2.527     4.641    display1/col_addr[1]
    SLICE_X118Y146       MUXF7 (Prop_muxf7_S_O)       0.183     4.824 r  display1/r_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     4.824    display1/r_reg[3]_i_4_n_0
    SLICE_X118Y146       MUXF8 (Prop_muxf8_I1_O)      0.054     4.878 r  display1/r_reg[3]_i_2/O
                         net (fo=12, routed)          2.517     7.394    display1/r_reg[3]_i_2_n_0
    SLICE_X100Y91        LUT3 (Prop_lut3_I1_O)        0.169     7.563 r  display1/r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.563    display1/textGraphics[11]
    SLICE_X100Y91        FDRE                                         r  display1/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    42.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.798    37.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    39.887    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    40.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.683    41.683    display1/CLK
    SLICE_X100Y91        FDRE                                         r  display1/r_reg[3]/C
                         clock pessimism              0.086    41.769    
                         clock uncertainty           -0.082    41.687    
    SLICE_X100Y91        FDRE (Setup_fdre_C_D)        0.063    41.750    display1/r_reg[3]
  -------------------------------------------------------------------
                         required time                         41.750    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                 34.187    

Slack (MET) :             34.187ns  (required time - arrival time)
  Source:                 display1/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClkGen rise@40.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 0.711ns (12.352%)  route 5.045ns (87.648%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 41.683 - 40.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     2.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.065    -2.885 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.765    -0.120    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.806     1.806    display1/CLK
    SLICE_X110Y99        FDRE                                         r  display1/col_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.308     2.114 r  display1/col_addr_reg[2]/Q
                         net (fo=236, routed)         2.527     4.641    display1/col_addr[1]
    SLICE_X118Y146       MUXF7 (Prop_muxf7_S_O)       0.183     4.824 r  display1/r_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     4.824    display1/r_reg[3]_i_4_n_0
    SLICE_X118Y146       MUXF8 (Prop_muxf8_I1_O)      0.054     4.878 r  display1/r_reg[3]_i_2/O
                         net (fo=12, routed)          2.519     7.396    display1/r_reg[3]_i_2_n_0
    SLICE_X100Y91        LUT3 (Prop_lut3_I1_O)        0.166     7.562 r  display1/r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.562    display1/textGraphics[9]
    SLICE_X100Y91        FDRE                                         r  display1/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    42.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.798    37.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    39.887    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    40.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.683    41.683    display1/CLK
    SLICE_X100Y91        FDRE                                         r  display1/r_reg[1]/C
                         clock pessimism              0.086    41.769    
                         clock uncertainty           -0.082    41.687    
    SLICE_X100Y91        FDRE (Setup_fdre_C_D)        0.063    41.750    display1/r_reg[1]
  -------------------------------------------------------------------
                         required time                         41.750    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 34.187    

Slack (MET) :             34.359ns  (required time - arrival time)
  Source:                 display1/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClkGen rise@40.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 0.701ns (12.617%)  route 4.855ns (87.383%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 41.682 - 40.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     2.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.065    -2.885 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.765    -0.120    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.806     1.806    display1/CLK
    SLICE_X110Y99        FDRE                                         r  display1/col_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.308     2.114 r  display1/col_addr_reg[2]/Q
                         net (fo=236, routed)         2.527     4.641    display1/col_addr[1]
    SLICE_X118Y146       MUXF7 (Prop_muxf7_S_O)       0.183     4.824 r  display1/r_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     4.824    display1/r_reg[3]_i_4_n_0
    SLICE_X118Y146       MUXF8 (Prop_muxf8_I1_O)      0.054     4.878 r  display1/r_reg[3]_i_2/O
                         net (fo=12, routed)          2.329     7.206    display1/r_reg[3]_i_2_n_0
    SLICE_X100Y90        LUT3 (Prop_lut3_I1_O)        0.156     7.362 r  display1/g[1]_i_1/O
                         net (fo=1, routed)           0.000     7.362    display1/textGraphics[5]
    SLICE_X100Y90        FDRE                                         r  display1/g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    42.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.798    37.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    39.887    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    40.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.682    41.682    display1/CLK
    SLICE_X100Y90        FDRE                                         r  display1/g_reg[1]/C
                         clock pessimism              0.086    41.768    
                         clock uncertainty           -0.082    41.686    
    SLICE_X100Y90        FDRE (Setup_fdre_C_D)        0.035    41.721    display1/g_reg[1]
  -------------------------------------------------------------------
                         required time                         41.721    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                 34.359    

Slack (MET) :             34.374ns  (required time - arrival time)
  Source:                 display1/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClkGen rise@40.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 0.713ns (12.805%)  route 4.855ns (87.195%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 41.682 - 40.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     2.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.065    -2.885 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.765    -0.120    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.806     1.806    display1/CLK
    SLICE_X110Y99        FDRE                                         r  display1/col_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.308     2.114 r  display1/col_addr_reg[2]/Q
                         net (fo=236, routed)         2.527     4.641    display1/col_addr[1]
    SLICE_X118Y146       MUXF7 (Prop_muxf7_S_O)       0.183     4.824 r  display1/r_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     4.824    display1/r_reg[3]_i_4_n_0
    SLICE_X118Y146       MUXF8 (Prop_muxf8_I1_O)      0.054     4.878 r  display1/r_reg[3]_i_2/O
                         net (fo=12, routed)          2.329     7.206    display1/r_reg[3]_i_2_n_0
    SLICE_X100Y90        LUT3 (Prop_lut3_I1_O)        0.168     7.374 r  display1/r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.374    display1/textGraphics[8]
    SLICE_X100Y90        FDRE                                         r  display1/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    42.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.798    37.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    39.887    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    40.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.682    41.682    display1/CLK
    SLICE_X100Y90        FDRE                                         r  display1/r_reg[0]/C
                         clock pessimism              0.086    41.768    
                         clock uncertainty           -0.082    41.686    
    SLICE_X100Y90        FDRE (Setup_fdre_C_D)        0.063    41.749    display1/r_reg[0]
  -------------------------------------------------------------------
                         required time                         41.749    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                 34.374    

Slack (MET) :             34.427ns  (required time - arrival time)
  Source:                 display1/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClkGen rise@40.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.701ns (12.774%)  route 4.787ns (87.226%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 41.683 - 40.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     2.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.065    -2.885 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.765    -0.120    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.806     1.806    display1/CLK
    SLICE_X110Y99        FDRE                                         r  display1/col_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.308     2.114 r  display1/col_addr_reg[2]/Q
                         net (fo=236, routed)         2.527     4.641    display1/col_addr[1]
    SLICE_X118Y146       MUXF7 (Prop_muxf7_S_O)       0.183     4.824 r  display1/r_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     4.824    display1/r_reg[3]_i_4_n_0
    SLICE_X118Y146       MUXF8 (Prop_muxf8_I1_O)      0.054     4.878 r  display1/r_reg[3]_i_2/O
                         net (fo=12, routed)          2.260     7.138    display1/r_reg[3]_i_2_n_0
    SLICE_X100Y91        LUT3 (Prop_lut3_I1_O)        0.156     7.294 r  display1/g[0]_i_1/O
                         net (fo=1, routed)           0.000     7.294    display1/textGraphics[4]
    SLICE_X100Y91        FDRE                                         r  display1/g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    42.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.798    37.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    39.887    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    40.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.683    41.683    display1/CLK
    SLICE_X100Y91        FDRE                                         r  display1/g_reg[0]/C
                         clock pessimism              0.086    41.769    
                         clock uncertainty           -0.082    41.687    
    SLICE_X100Y91        FDRE (Setup_fdre_C_D)        0.034    41.721    display1/g_reg[0]
  -------------------------------------------------------------------
                         required time                         41.721    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                 34.427    

Slack (MET) :             34.428ns  (required time - arrival time)
  Source:                 display1/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClkGen rise@40.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.701ns (12.774%)  route 4.787ns (87.226%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 41.683 - 40.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     2.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.065    -2.885 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.765    -0.120    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.806     1.806    display1/CLK
    SLICE_X110Y99        FDRE                                         r  display1/col_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.308     2.114 r  display1/col_addr_reg[2]/Q
                         net (fo=236, routed)         2.527     4.641    display1/col_addr[1]
    SLICE_X118Y146       MUXF7 (Prop_muxf7_S_O)       0.183     4.824 r  display1/r_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     4.824    display1/r_reg[3]_i_4_n_0
    SLICE_X118Y146       MUXF8 (Prop_muxf8_I1_O)      0.054     4.878 r  display1/r_reg[3]_i_2/O
                         net (fo=12, routed)          2.260     7.138    display1/r_reg[3]_i_2_n_0
    SLICE_X100Y91        LUT3 (Prop_lut3_I1_O)        0.156     7.294 r  display1/b[2]_i_1/O
                         net (fo=1, routed)           0.000     7.294    display1/textGraphics[2]
    SLICE_X100Y91        FDRE                                         r  display1/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    42.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.798    37.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    39.887    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    40.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.683    41.683    display1/CLK
    SLICE_X100Y91        FDRE                                         r  display1/b_reg[2]/C
                         clock pessimism              0.086    41.769    
                         clock uncertainty           -0.082    41.687    
    SLICE_X100Y91        FDRE (Setup_fdre_C_D)        0.035    41.722    display1/b_reg[2]
  -------------------------------------------------------------------
                         required time                         41.722    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                 34.428    

Slack (MET) :             34.439ns  (required time - arrival time)
  Source:                 display1/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClkGen rise@40.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 0.718ns (13.043%)  route 4.787ns (86.957%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 41.683 - 40.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     2.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.065    -2.885 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.765    -0.120    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.806     1.806    display1/CLK
    SLICE_X110Y99        FDRE                                         r  display1/col_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.308     2.114 r  display1/col_addr_reg[2]/Q
                         net (fo=236, routed)         2.527     4.641    display1/col_addr[1]
    SLICE_X118Y146       MUXF7 (Prop_muxf7_S_O)       0.183     4.824 r  display1/r_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     4.824    display1/r_reg[3]_i_4_n_0
    SLICE_X118Y146       MUXF8 (Prop_muxf8_I1_O)      0.054     4.878 r  display1/r_reg[3]_i_2/O
                         net (fo=12, routed)          2.260     7.138    display1/r_reg[3]_i_2_n_0
    SLICE_X100Y91        LUT3 (Prop_lut3_I1_O)        0.173     7.311 r  display1/g[2]_i_1/O
                         net (fo=1, routed)           0.000     7.311    display1/textGraphics[6]
    SLICE_X100Y91        FDRE                                         r  display1/g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    42.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.798    37.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    39.887    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    40.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.683    41.683    display1/CLK
    SLICE_X100Y91        FDRE                                         r  display1/g_reg[2]/C
                         clock pessimism              0.086    41.769    
                         clock uncertainty           -0.082    41.687    
    SLICE_X100Y91        FDRE (Setup_fdre_C_D)        0.063    41.750    display1/g_reg[2]
  -------------------------------------------------------------------
                         required time                         41.750    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                 34.439    

Slack (MET) :             34.442ns  (required time - arrival time)
  Source:                 display1/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClkGen rise@40.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.715ns (12.996%)  route 4.787ns (87.004%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 41.683 - 40.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.180     2.180    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.065    -2.885 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.765    -0.120    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.806     1.806    display1/CLK
    SLICE_X110Y99        FDRE                                         r  display1/col_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.308     2.114 r  display1/col_addr_reg[2]/Q
                         net (fo=236, routed)         2.527     4.641    display1/col_addr[1]
    SLICE_X118Y146       MUXF7 (Prop_muxf7_S_O)       0.183     4.824 r  display1/r_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     4.824    display1/r_reg[3]_i_4_n_0
    SLICE_X118Y146       MUXF8 (Prop_muxf8_I1_O)      0.054     4.878 r  display1/r_reg[3]_i_2/O
                         net (fo=12, routed)          2.260     7.138    display1/r_reg[3]_i_2_n_0
    SLICE_X100Y91        LUT3 (Prop_lut3_I1_O)        0.170     7.308 r  display1/b[3]_i_1/O
                         net (fo=1, routed)           0.000     7.308    display1/textGraphics[3]
    SLICE_X100Y91        FDRE                                         r  display1/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         2.046    42.046    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.798    37.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    39.887    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    40.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.683    41.683    display1/CLK
    SLICE_X100Y91        FDRE                                         r  display1/b_reg[3]/C
                         clock pessimism              0.086    41.769    
                         clock uncertainty           -0.082    41.687    
    SLICE_X100Y91        FDRE (Setup_fdre_C_D)        0.063    41.750    display1/b_reg[3]
  -------------------------------------------------------------------
                         required time                         41.750    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 34.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 display1/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/col_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClkGen rise@0.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.146ns (60.445%)  route 0.096ns (39.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.661     0.661    display1/CLK
    SLICE_X106Y99        FDRE                                         r  display1/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.118     0.779 r  display1/h_count_reg[6]/Q
                         net (fo=12, routed)          0.096     0.875    display1/h_count_reg_n_0_[6]
    SLICE_X107Y99        LUT2 (Prop_lut2_I0_O)        0.028     0.903 r  display1/col_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.903    display1/col_0[6]
    SLICE_X107Y99        FDRE                                         r  display1/col_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.901     0.901    display1/CLK
    SLICE_X107Y99        FDRE                                         r  display1/col_addr_reg[6]/C
                         clock pessimism             -0.229     0.672    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.060     0.732    display1/col_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 display1/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/rdn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClkGen rise@0.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.735%)  route 0.165ns (56.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.661     0.661    display1/CLK
    SLICE_X105Y97        FDCE                                         r  display1/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDCE (Prop_fdce_C_Q)         0.100     0.761 f  display1/v_count_reg[6]/Q
                         net (fo=10, routed)          0.165     0.926    display1/v_count_reg_n_0_[6]
    SLICE_X106Y97        LUT6 (Prop_lut6_I3_O)        0.028     0.954 r  display1/rdn_i_1/O
                         net (fo=1, routed)           0.000     0.954    display1/rdn_i_1_n_0
    SLICE_X106Y97        FDRE                                         r  display1/rdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.901     0.901    display1/CLK
    SLICE_X106Y97        FDRE                                         r  display1/rdn_reg/C
                         clock pessimism             -0.208     0.693    
    SLICE_X106Y97        FDRE (Hold_fdre_C_D)         0.087     0.780    display1/rdn_reg
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 display1/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClkGen rise@0.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.256%)  route 0.143ns (52.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.661     0.661    display1/CLK
    SLICE_X105Y97        FDCE                                         r  display1/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDCE (Prop_fdce_C_Q)         0.100     0.761 r  display1/v_count_reg[1]/Q
                         net (fo=14, routed)          0.143     0.904    display1/v_count_reg_n_0_[1]
    SLICE_X107Y97        LUT6 (Prop_lut6_I5_O)        0.028     0.932 r  display1/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.932    display1/v_count[0]_i_1_n_0
    SLICE_X107Y97        FDCE                                         r  display1/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.901     0.901    display1/CLK
    SLICE_X107Y97        FDCE                                         r  display1/v_count_reg[0]/C
                         clock pessimism             -0.208     0.693    
    SLICE_X107Y97        FDCE (Hold_fdce_C_D)         0.061     0.754    display1/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 display1/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClkGen rise@0.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.324%)  route 0.112ns (46.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.660     0.660    display1/CLK
    SLICE_X105Y96        FDCE                                         r  display1/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDCE (Prop_fdce_C_Q)         0.100     0.760 r  display1/v_count_reg[9]/Q
                         net (fo=6, routed)           0.112     0.872    display1/v_count_reg_n_0_[9]
    SLICE_X105Y96        LUT6 (Prop_lut6_I4_O)        0.028     0.900 r  display1/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.900    display1/v_count[9]_i_2_n_0
    SLICE_X105Y96        FDCE                                         r  display1/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.900     0.900    display1/CLK
    SLICE_X105Y96        FDCE                                         r  display1/v_count_reg[9]/C
                         clock pessimism             -0.240     0.660    
    SLICE_X105Y96        FDCE (Hold_fdce_C_D)         0.060     0.720    display1/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 display1/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClkGen rise@0.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.146ns (51.380%)  route 0.138ns (48.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.661     0.661    display1/CLK
    SLICE_X106Y98        FDRE                                         r  display1/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDRE (Prop_fdre_C_Q)         0.118     0.779 f  display1/h_count_reg[9]/Q
                         net (fo=7, routed)           0.138     0.917    display1/h_count_reg_n_0_[9]
    SLICE_X106Y99        LUT6 (Prop_lut6_I4_O)        0.028     0.945 r  display1/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.945    display1/h_count[5]
    SLICE_X106Y99        FDRE                                         r  display1/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.901     0.901    display1/CLK
    SLICE_X106Y99        FDRE                                         r  display1/h_count_reg[5]/C
                         clock pessimism             -0.226     0.675    
    SLICE_X106Y99        FDRE (Hold_fdre_C_D)         0.087     0.762    display1/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 display1/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/col_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClkGen rise@0.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.007%)  route 0.156ns (54.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.662     0.662    display1/CLK
    SLICE_X109Y99        FDRE                                         r  display1/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.100     0.762 r  display1/h_count_reg[2]/Q
                         net (fo=7, routed)           0.156     0.918    display1/h_count_reg_n_0_[2]
    SLICE_X110Y99        LUT3 (Prop_lut3_I2_O)        0.028     0.946 r  display1/h_count[2]_i_1/O
                         net (fo=2, routed)           0.000     0.946    display1/col_0[2]
    SLICE_X110Y99        FDRE                                         r  display1/col_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.902     0.902    display1/CLK
    SLICE_X110Y99        FDRE                                         r  display1/col_addr_reg[2]/C
                         clock pessimism             -0.226     0.676    
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.087     0.763    display1/col_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 display1/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClkGen rise@0.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.155ns (59.096%)  route 0.107ns (40.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.661     0.661    display1/CLK
    SLICE_X105Y97        FDCE                                         r  display1/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDCE (Prop_fdce_C_Q)         0.091     0.752 r  display1/v_count_reg[7]/Q
                         net (fo=8, routed)           0.107     0.859    display1/v_count_reg_n_0_[7]
    SLICE_X105Y97        LUT6 (Prop_lut6_I4_O)        0.064     0.923 r  display1/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.923    display1/v_count[8]_i_1_n_0
    SLICE_X105Y97        FDCE                                         r  display1/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.901     0.901    display1/CLK
    SLICE_X105Y97        FDCE                                         r  display1/v_count_reg[8]/C
                         clock pessimism             -0.240     0.661    
    SLICE_X105Y97        FDCE (Hold_fdce_C_D)         0.061     0.722    display1/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 display1/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClkGen rise@0.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.160ns (57.838%)  route 0.117ns (42.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.661     0.661    display1/CLK
    SLICE_X105Y97        FDCE                                         r  display1/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDCE (Prop_fdce_C_Q)         0.091     0.752 r  display1/v_count_reg[4]/Q
                         net (fo=10, routed)          0.117     0.869    display1/v_count_reg_n_0_[4]
    SLICE_X105Y97        LUT5 (Prop_lut5_I2_O)        0.069     0.938 r  display1/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.938    display1/v_count[7]_i_1_n_0
    SLICE_X105Y97        FDCE                                         r  display1/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.901     0.901    display1/CLK
    SLICE_X105Y97        FDCE                                         r  display1/v_count_reg[7]/C
                         clock pessimism             -0.240     0.661    
    SLICE_X105Y97        FDCE (Hold_fdce_C_D)         0.075     0.736    display1/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 display1/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClkGen rise@0.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.711%)  route 0.140ns (52.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.610     0.610    display1/CLK
    SLICE_X109Y100       FDRE                                         r  display1/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.100     0.710 f  display1/h_count_reg[0]/Q
                         net (fo=9, routed)           0.140     0.850    display1/h_count_reg_n_0_[0]
    SLICE_X109Y100       LUT1 (Prop_lut1_I0_O)        0.028     0.878 r  display1/h_count[0]_i_1/O
                         net (fo=2, routed)           0.000     0.878    display1/col_0[0]
    SLICE_X109Y100       FDRE                                         r  display1/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.830     0.830    display1/CLK
    SLICE_X109Y100       FDRE                                         r  display1/h_count_reg[0]/C
                         clock pessimism             -0.220     0.610    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.060     0.670    display1/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 display1/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display1/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClkGen rise@0.000ns - clk_out2_ClkGen rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.155ns (57.062%)  route 0.117ns (42.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         0.761     0.761    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914    -1.153 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127    -0.026    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.661     0.661    display1/CLK
    SLICE_X105Y97        FDCE                                         r  display1/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDCE (Prop_fdce_C_Q)         0.091     0.752 r  display1/v_count_reg[4]/Q
                         net (fo=10, routed)          0.117     0.869    display1/v_count_reg_n_0_[4]
    SLICE_X105Y97        LUT4 (Prop_lut4_I1_O)        0.064     0.933 r  display1/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.933    display1/v_count[6]_i_1_n_0
    SLICE_X105Y97        FDCE                                         r  display1/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=836, routed)         1.030     1.030    clkGen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.226 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    -0.030    clkGen/inst/clk_out2_ClkGen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clkGen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.901     0.901    display1/CLK
    SLICE_X105Y97        FDCE                                         r  display1/v_count_reg[6]/C
                         clock pessimism             -0.240     0.661    
    SLICE_X105Y97        FDCE (Hold_fdce_C_D)         0.060     0.721    display1/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ClkGen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkGen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         40.000      38.400     BUFGCTRL_X0Y5    clkGen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X104Y90    display1/b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X100Y91    display1/b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X100Y91    display1/g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X106Y99    display1/h_count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X100Y90    display1/r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X100Y91    display1/r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X100Y91    display1/r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X106Y97    display1/row_addr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X104Y90    display1/b_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X100Y91    display1/b_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X100Y91    display1/g_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X100Y91    display1/r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X100Y91    display1/r_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X105Y97    display1/v_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X105Y97    display1/v_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X100Y90    display1/r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X104Y90    display1/b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X100Y91    display1/b_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X109Y100   display1/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X104Y90    display1/b_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X104Y90    display1/b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X100Y91    display1/b_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X100Y91    display1/b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X118Y139   display1/col_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X118Y139   display1/col_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X111Y99    display1/col_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X110Y99    display1/col_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X110Y99    display1/col_addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         5.000       3.400      BUFGCTRL_X0Y6    clkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKFBOUT



