{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648393029772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648393029772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 23:57:09 2022 " "Processing started: Sun Mar 27 23:57:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648393029772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393029772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393029772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648393029896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648393029896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src_new/soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma-rtl " "Found design unit 1: soma-rtl" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034185 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "func_test/addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file func_test/addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr-rtl " "Found design unit 1: addr-rtl" {  } { { "func_test/addr.vhd" "" { Text "/home/hws_master/np_con/bus_test/func_test/addr.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034186 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr " "Found entity 1: addr" {  } { { "func_test/addr.vhd" "" { Text "/home/hws_master/np_con/bus_test/func_test/addr.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "func_test/PROPERTIES_PACK.vhd 1 0 " "Found 1 design units, including 0 entities, in source file func_test/PROPERTIES_PACK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROPERTIES_PACK " "Found design unit 1: PROPERTIES_PACK" {  } { { "func_test/PROPERTIES_PACK.vhd" "" { Text "/home/hws_master/np_con/bus_test/func_test/PROPERTIES_PACK.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file src_new/fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "src_new/fixed_float_types_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/fixed_noresize.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file src_new/fixed_noresize.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_noresize " "Found design unit 1: fixed_noresize" {  } { { "src_new/fixed_noresize.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_noresize.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034189 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_noresize-body " "Found design unit 2: fixed_noresize-body" {  } { { "src_new/fixed_noresize.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_noresize.vhdl" 1249 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file src_new/fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034195 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/fixed_synth.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src_new/fixed_synth.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_synth-rtl " "Found design unit 1: fixed_synth-rtl" {  } { { "src_new/fixed_synth.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_synth.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034196 ""} { "Info" "ISGN_ENTITY_NAME" "1 fixed_synth " "Found entity 1: fixed_synth" {  } { { "src_new/fixed_synth.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_synth.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simpe_synapse_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simpe_synapse_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simpe_synapse_sm-Behavior " "Found design unit 1: simpe_synapse_sm-Behavior" {  } { { "src/simpe_synapse_sm.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simpe_synapse_sm.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034196 ""} { "Info" "ISGN_ENTITY_NAME" "1 simpe_synapse_sm " "Found entity 1: simpe_synapse_sm" {  } { { "src/simpe_synapse_sm.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simpe_synapse_sm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_SDC_sm_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_SDC_sm_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_SDC_sm-behavior " "Found design unit 1: simple_SDC_sm-behavior" {  } { { "src/simple_SDC_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_SDC_sm_mod.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034196 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_SDC_sm " "Found entity 1: simple_SDC_sm" {  } { { "src/simple_SDC_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_SDC_sm_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_up_server_sm_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_up_server_sm_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_up_server_sm-behavioral " "Found design unit 1: simple_up_server_sm-behavioral" {  } { { "src/simple_up_server_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_up_server_sm_mod.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034197 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_up_server_sm " "Found entity 1: simple_up_server_sm" {  } { { "src/simple_up_server_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_up_server_sm_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_soma_sm_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_soma_sm_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_soma_sm-behavioral " "Found design unit 1: simple_soma_sm-behavioral" {  } { { "src/simple_soma_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_soma_sm_mod.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034197 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_soma_sm " "Found entity 1: simple_soma_sm" {  } { { "src/simple_soma_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_soma_sm_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393034197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soma " "Elaborating entity \"soma\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648393034225 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648393034226 "|soma"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648393034226 "|soma"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648393034226 "|soma"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "avm_pushSpike_byteenable soma.vhd(62) " "VHDL Signal Declaration warning at soma.vhd(62): used implicit default value for signal \"avm_pushSpike_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648393034227 "|soma"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rstSoma soma.vhd(103) " "VHDL Signal Declaration warning at soma.vhd(103): used explicit default value for signal \"rstSoma\" because signal was never assigned a value" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648393034227 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stateFetchSoma soma.vhd(128) " "VHDL Process Statement warning at soma.vhd(128): signal \"stateFetchSoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393034227 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Addr_UploadServer soma.vhd(147) " "VHDL Process Statement warning at soma.vhd(147): signal \"Addr_UploadServer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393034227 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Addr_UploadServer soma.vhd(120) " "VHDL Process Statement warning at soma.vhd(120): inferring latch(es) for signal or variable \"Addr_UploadServer\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393034227 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avs_fetchSoma_waitrequest soma.vhd(120) " "VHDL Process Statement warning at soma.vhd(120): inferring latch(es) for signal or variable \"avs_fetchSoma_waitrequest\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393034227 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "statePullSynapse soma.vhd(169) " "VHDL Process Statement warning at soma.vhd(169): signal \"statePullSynapse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393034227 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "patchMembrane_fin soma.vhd(189) " "VHDL Process Statement warning at soma.vhd(189): signal \"patchMembrane_fin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393034228 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Synapse_IN soma.vhd(156) " "VHDL Process Statement warning at soma.vhd(156): inferring latch(es) for signal or variable \"Synapse_IN\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393034228 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Interval_IN soma.vhd(156) " "VHDL Process Statement warning at soma.vhd(156): inferring latch(es) for signal or variable \"Interval_IN\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393034228 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avs_pullSynapse_waitrequest soma.vhd(156) " "VHDL Process Statement warning at soma.vhd(156): inferring latch(es) for signal or variable \"avs_pullSynapse_waitrequest\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393034228 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "patchMembrane soma.vhd(156) " "VHDL Process Statement warning at soma.vhd(156): inferring latch(es) for signal or variable \"patchMembrane\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393034228 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spike_rst soma.vhd(210) " "VHDL Process Statement warning at soma.vhd(210): signal \"spike_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393034228 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "/home/hws_master/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648393034229 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "/home/hws_master/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648393034229 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "/home/hws_master/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648393034229 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "/home/hws_master/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648393034229 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "/home/hws_master/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648393034229 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "statePushSPike soma.vhd(250) " "VHDL Process Statement warning at soma.vhd(250): signal \"statePushSPike\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393034229 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spike soma.vhd(256) " "VHDL Process Statement warning at soma.vhd(256): signal \"spike\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393034230 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Addr_UploadServer soma.vhd(263) " "VHDL Process Statement warning at soma.vhd(263): signal \"Addr_UploadServer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393034230 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Interval_Time soma.vhd(265) " "VHDL Process Statement warning at soma.vhd(265): signal \"Interval_Time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393034230 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avm_pushSpike_address soma.vhd(242) " "VHDL Process Statement warning at soma.vhd(242): inferring latch(es) for signal or variable \"avm_pushSpike_address\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393034230 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avm_pushSpike_write soma.vhd(242) " "VHDL Process Statement warning at soma.vhd(242): inferring latch(es) for signal or variable \"avm_pushSpike_write\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393034230 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avm_pushSpike_writedata soma.vhd(242) " "VHDL Process Statement warning at soma.vhd(242): inferring latch(es) for signal or variable \"avm_pushSpike_writedata\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393034230 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "spike_rst soma.vhd(242) " "VHDL Process Statement warning at soma.vhd(242): inferring latch(es) for signal or variable \"spike_rst\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393034230 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_rst soma.vhd(242) " "Inferred latch for \"spike_rst\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[0\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[0\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[1\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[1\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[2\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[2\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[3\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[3\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[4\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[4\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[5\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[5\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[6\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[6\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[7\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[7\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[8\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[8\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[9\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[9\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_write soma.vhd(242) " "Inferred latch for \"avm_pushSpike_write\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[0\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[0\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[1\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[1\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[2\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[2\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[3\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[3\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[4\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[4\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[5\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[5\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[6\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[6\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034231 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[7\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[7\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[8\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[8\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[9\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[9\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[10\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[10\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[11\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[11\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[12\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[12\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[13\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[13\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[14\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[14\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[15\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[15\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "patchMembrane soma.vhd(156) " "Inferred latch for \"patchMembrane\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_pullSynapse_waitrequest soma.vhd(156) " "Inferred latch for \"avs_pullSynapse_waitrequest\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[-5\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[-5\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[-4\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[-4\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[-3\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[-3\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[-2\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[-2\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[-1\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[-1\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[0\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[0\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034232 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[1\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[1\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[2\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[2\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[3\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[3\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[4\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[4\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-8\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-8\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-7\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-7\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-6\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-6\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-5\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-5\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-4\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-4\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-3\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-3\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-2\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-2\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-1\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-1\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[0\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[0\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[1\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[1\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[2\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[2\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[3\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[3\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[4\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[4\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[5\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[5\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[6\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[6\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[7\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[7\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_fetchSoma_waitrequest soma.vhd(120) " "Inferred latch for \"avs_fetchSoma_waitrequest\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[0\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[0\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[1\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[1\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[2\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[2\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[3\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[3\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[4\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[4\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[5\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[5\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[6\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[6\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[7\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[7\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[8\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[8\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[9\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[9\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034233 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[10\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[10\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034234 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[11\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[11\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034234 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[12\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[12\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034234 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[13\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[13\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034234 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[14\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[14\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034234 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[15\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[15\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034234 "|soma"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avs_pullSynapse_waitrequest\$latch " "Latch avs_pullSynapse_waitrequest\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statePullSynapse.STATE_WAIT " "Ports D and ENA on the latch are fed by the same signal statePullSynapse.STATE_WAIT" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648393034441 ""}  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648393034441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spike_rst " "Latch spike_rst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statePushSPike.STATE_SPIKE " "Ports D and ENA on the latch are fed by the same signal statePushSPike.STATE_SPIKE" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648393034441 ""}  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648393034441 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "avm_pushSpike_byteenable\[0\] GND " "Pin \"avm_pushSpike_byteenable\[0\]\" is stuck at GND" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648393034450 "|soma|avm_pushSpike_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_pushSpike_byteenable\[1\] GND " "Pin \"avm_pushSpike_byteenable\[1\]\" is stuck at GND" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648393034450 "|soma|avm_pushSpike_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_pushSpike_byteenable\[2\] GND " "Pin \"avm_pushSpike_byteenable\[2\]\" is stuck at GND" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648393034450 "|soma|avm_pushSpike_byteenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_pushSpike_byteenable\[3\] GND " "Pin \"avm_pushSpike_byteenable\[3\]\" is stuck at GND" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648393034450 "|soma|avm_pushSpike_byteenable[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648393034450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648393034485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648393034616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648393034616 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_fetchSoma_address\[0\] " "No output dependent on input pin \"avs_fetchSoma_address\[0\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_fetchSoma_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_fetchSoma_address\[1\] " "No output dependent on input pin \"avs_fetchSoma_address\[1\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_fetchSoma_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[0\] " "No output dependent on input pin \"avs_pullSynapse_address\[0\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_pullSynapse_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[1\] " "No output dependent on input pin \"avs_pullSynapse_address\[1\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_pullSynapse_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[2\] " "No output dependent on input pin \"avs_pullSynapse_address\[2\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_pullSynapse_address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[3\] " "No output dependent on input pin \"avs_pullSynapse_address\[3\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_pullSynapse_address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[4\] " "No output dependent on input pin \"avs_pullSynapse_address\[4\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_pullSynapse_address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[5\] " "No output dependent on input pin \"avs_pullSynapse_address\[5\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_pullSynapse_address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[6\] " "No output dependent on input pin \"avs_pullSynapse_address\[6\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_pullSynapse_address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[7\] " "No output dependent on input pin \"avs_pullSynapse_address\[7\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_pullSynapse_address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_writedata\[10\] " "No output dependent on input pin \"avs_pullSynapse_writedata\[10\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_pullSynapse_writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_writedata\[11\] " "No output dependent on input pin \"avs_pullSynapse_writedata\[11\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_pullSynapse_writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_writedata\[12\] " "No output dependent on input pin \"avs_pullSynapse_writedata\[12\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_pullSynapse_writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_writedata\[13\] " "No output dependent on input pin \"avs_pullSynapse_writedata\[13\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_pullSynapse_writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_writedata\[14\] " "No output dependent on input pin \"avs_pullSynapse_writedata\[14\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_pullSynapse_writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_writedata\[15\] " "No output dependent on input pin \"avs_pullSynapse_writedata\[15\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393034636 "|soma|avs_pullSynapse_writedata[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648393034636 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "313 " "Implemented 313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "63 " "Implemented 63 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648393034637 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648393034637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648393034637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648393034637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648393034641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 23:57:14 2022 " "Processing ended: Sun Mar 27 23:57:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648393034641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648393034641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648393034641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393034641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1648393035598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648393035598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 23:57:15 2022 " "Processing started: Sun Mar 27 23:57:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648393035598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1648393035598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bus_test -c bus_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1648393035598 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1648393035612 ""}
{ "Info" "0" "" "Project  = bus_test" {  } {  } 0 0 "Project  = bus_test" 0 0 "Fitter" 0 0 1648393035613 ""}
{ "Info" "0" "" "Revision = bus_test" {  } {  } 0 0 "Revision = bus_test" 0 0 "Fitter" 0 0 1648393035613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1648393035674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1648393035674 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bus_test 5CGXFC9E7F35C8 " "Selected device 5CGXFC9E7F35C8 for design \"bus_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1648393035676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648393035702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648393035702 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1648393036034 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1648393036042 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1648393036064 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "139 139 " "No exact pin location assignment(s) for 139 pins of 139 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1648393036124 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1648393040816 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_soma~inputCLKENA0 63 global CLKCTRL_G6 " "clk_soma~inputCLKENA0 with 63 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1648393041073 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1648393041073 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648393041074 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1648393041076 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648393041076 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648393041077 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1648393041077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1648393041077 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1648393041077 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "73 " "The Timing Analyzer is analyzing 73 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1648393041503 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bus_test.sdc " "Synopsys Design Constraints File file not found: 'bus_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1648393041504 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1648393041504 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1648393041507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1648393041507 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1648393041508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1648393041523 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1648393041523 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1648393041523 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648393041554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1648393048711 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1648393048917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648393049670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1648393050753 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1648393056299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648393056299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1648393056965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X36_Y0 X47_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X36_Y0 to location X47_Y10" {  } { { "loc" "" { Generic "/home/hws_master/np_con/bus_test/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X36_Y0 to location X47_Y10"} { { 12 { 0 ""} 36 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1648393061128 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1648393061128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1648393064219 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1648393064219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648393064221 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1648393065403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648393065426 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648393065724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648393065724 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648393066250 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648393068743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2951 " "Peak virtual memory: 2951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648393069188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 23:57:49 2022 " "Processing ended: Sun Mar 27 23:57:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648393069188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648393069188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648393069188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1648393069188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1648393070127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648393070127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 23:57:50 2022 " "Processing started: Sun Mar 27 23:57:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648393070127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1648393070127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bus_test -c bus_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1648393070127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1648393070430 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1648393075316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648393075826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 23:57:55 2022 " "Processing ended: Sun Mar 27 23:57:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648393075826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648393075826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648393075826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1648393075826 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1648393076503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1648393076803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648393076803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 23:57:56 2022 " "Processing started: Sun Mar 27 23:57:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648393076803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1648393076803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bus_test -c bus_test " "Command: quartus_sta bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1648393076803 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1648393076818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1648393077037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1648393077038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393077057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393077057 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "73 " "The Timing Analyzer is analyzing 73 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1648393077482 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bus_test.sdc " "Synopsys Design Constraints File file not found: 'bus_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1648393077494 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393077494 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_soma clk_soma " "create_clock -period 1.000 -name clk_soma clk_soma" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648393077495 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name statePullSynapse.STATE_PATCH statePullSynapse.STATE_PATCH " "create_clock -period 1.000 -name statePullSynapse.STATE_PATCH statePullSynapse.STATE_PATCH" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648393077495 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stateFetchSoma.STATE_FETCH stateFetchSoma.STATE_FETCH " "create_clock -period 1.000 -name stateFetchSoma.STATE_FETCH stateFetchSoma.STATE_FETCH" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648393077495 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name avm_pushSpike_waitrequest avm_pushSpike_waitrequest " "create_clock -period 1.000 -name avm_pushSpike_waitrequest avm_pushSpike_waitrequest" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648393077495 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name patchMembrane_fin patchMembrane_fin " "create_clock -period 1.000 -name patchMembrane_fin patchMembrane_fin" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648393077495 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst_soma rst_soma " "create_clock -period 1.000 -name rst_soma rst_soma" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648393077495 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648393077495 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1648393077496 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648393077496 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1648393077497 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1648393077500 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1648393077509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648393077509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.797 " "Worst-case setup slack is -4.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.797            -203.468 clk_soma  " "   -4.797            -203.468 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.780            -112.774 rst_soma  " "   -4.780            -112.774 rst_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.625              -6.986 patchMembrane_fin  " "   -4.625              -6.986 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.054              -5.771 avm_pushSpike_waitrequest  " "   -3.054              -5.771 avm_pushSpike_waitrequest " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393077509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.489 " "Worst-case hold slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 clk_soma  " "    0.489               0.000 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 rst_soma  " "    0.597               0.000 rst_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 avm_pushSpike_waitrequest  " "    0.810               0.000 avm_pushSpike_waitrequest " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 patchMembrane_fin  " "    0.884               0.000 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393077511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.981 " "Worst-case recovery slack is -4.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.981             -62.933 stateFetchSoma.STATE_FETCH  " "   -4.981             -62.933 stateFetchSoma.STATE_FETCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.708             -99.753 statePullSynapse.STATE_PATCH  " "   -4.708             -99.753 statePullSynapse.STATE_PATCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.338              -6.351 patchMembrane_fin  " "   -3.338              -6.351 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.812             -98.724 clk_soma  " "   -2.812             -98.724 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393077512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.081 " "Worst-case removal slack is 1.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.081               0.000 clk_soma  " "    1.081               0.000 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 patchMembrane_fin  " "    1.175               0.000 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.953               0.000 stateFetchSoma.STATE_FETCH  " "    1.953               0.000 stateFetchSoma.STATE_FETCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 statePullSynapse.STATE_PATCH  " "    2.070               0.000 statePullSynapse.STATE_PATCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393077513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -70.228 clk_soma  " "   -0.724             -70.228 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 rst_soma  " "    0.121               0.000 rst_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 statePullSynapse.STATE_PATCH  " "    0.237               0.000 statePullSynapse.STATE_PATCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 patchMembrane_fin  " "    0.262               0.000 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 avm_pushSpike_waitrequest  " "    0.275               0.000 avm_pushSpike_waitrequest " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 stateFetchSoma.STATE_FETCH  " "    0.304               0.000 stateFetchSoma.STATE_FETCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393077513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393077513 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1648393077520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1648393077536 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1648393078339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648393078397 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1648393078399 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648393078399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.802 " "Worst-case setup slack is -4.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.802            -112.943 rst_soma  " "   -4.802            -112.943 rst_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.735              -7.088 patchMembrane_fin  " "   -4.735              -7.088 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.693            -187.334 clk_soma  " "   -4.693            -187.334 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.213              -6.075 avm_pushSpike_waitrequest  " "   -3.213              -6.075 avm_pushSpike_waitrequest " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393078400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.197 " "Worst-case hold slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 clk_soma  " "    0.197               0.000 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 rst_soma  " "    0.415               0.000 rst_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 avm_pushSpike_waitrequest  " "    0.832               0.000 avm_pushSpike_waitrequest " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935               0.000 patchMembrane_fin  " "    0.935               0.000 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393078401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.060 " "Worst-case recovery slack is -5.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.060             -63.715 stateFetchSoma.STATE_FETCH  " "   -5.060             -63.715 stateFetchSoma.STATE_FETCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.793            -100.461 statePullSynapse.STATE_PATCH  " "   -4.793            -100.461 statePullSynapse.STATE_PATCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.435              -6.577 patchMembrane_fin  " "   -3.435              -6.577 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.556             -90.112 clk_soma  " "   -2.556             -90.112 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393078402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.764 " "Worst-case removal slack is 0.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764               0.000 clk_soma  " "    0.764               0.000 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.257               0.000 patchMembrane_fin  " "    1.257               0.000 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.921               0.000 stateFetchSoma.STATE_FETCH  " "    1.921               0.000 stateFetchSoma.STATE_FETCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.047               0.000 statePullSynapse.STATE_PATCH  " "    2.047               0.000 statePullSynapse.STATE_PATCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393078403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -70.732 clk_soma  " "   -0.724             -70.732 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 rst_soma  " "    0.100               0.000 rst_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 statePullSynapse.STATE_PATCH  " "    0.193               0.000 statePullSynapse.STATE_PATCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 avm_pushSpike_waitrequest  " "    0.254               0.000 avm_pushSpike_waitrequest " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 patchMembrane_fin  " "    0.282               0.000 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 stateFetchSoma.STATE_FETCH  " "    0.331               0.000 stateFetchSoma.STATE_FETCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393078404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393078404 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1648393078409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1648393078539 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1648393079006 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648393079038 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1648393079040 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648393079040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.543 " "Worst-case setup slack is -2.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.543            -100.777 clk_soma  " "   -2.543            -100.777 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.533             -47.115 rst_soma  " "   -2.533             -47.115 rst_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.547              -2.093 patchMembrane_fin  " "   -1.547              -2.093 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.774              -1.520 avm_pushSpike_waitrequest  " "   -0.774              -1.520 avm_pushSpike_waitrequest " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393079040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.197 " "Worst-case hold slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 clk_soma  " "    0.197               0.000 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 rst_soma  " "    0.349               0.000 rst_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 avm_pushSpike_waitrequest  " "    0.406               0.000 avm_pushSpike_waitrequest " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 patchMembrane_fin  " "    0.583               0.000 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393079042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.716 " "Worst-case recovery slack is -1.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.716             -19.487 stateFetchSoma.STATE_FETCH  " "   -1.716             -19.487 stateFetchSoma.STATE_FETCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.608             -48.675 clk_soma  " "   -1.608             -48.675 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.553             -30.969 statePullSynapse.STATE_PATCH  " "   -1.553             -30.969 statePullSynapse.STATE_PATCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.883              -1.659 patchMembrane_fin  " "   -0.883              -1.659 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393079043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.333 " "Worst-case removal slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk_soma  " "    0.333               0.000 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 patchMembrane_fin  " "    0.842               0.000 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.165               0.000 stateFetchSoma.STATE_FETCH  " "    1.165               0.000 stateFetchSoma.STATE_FETCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.229               0.000 statePullSynapse.STATE_PATCH  " "    1.229               0.000 statePullSynapse.STATE_PATCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393079044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.185 " "Worst-case minimum pulse width slack is -0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185              -4.662 rst_soma  " "   -0.185              -4.662 rst_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -4.598 clk_soma  " "   -0.075              -4.598 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004              -0.004 avm_pushSpike_waitrequest  " "   -0.004              -0.004 avm_pushSpike_waitrequest " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 patchMembrane_fin  " "    0.326               0.000 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 statePullSynapse.STATE_PATCH  " "    0.339               0.000 statePullSynapse.STATE_PATCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 stateFetchSoma.STATE_FETCH  " "    0.391               0.000 stateFetchSoma.STATE_FETCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393079044 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1648393079049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648393079137 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1648393079138 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648393079138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.076 " "Worst-case setup slack is -2.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.076             -82.754 clk_soma  " "   -2.076             -82.754 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.051             -38.192 rst_soma  " "   -2.051             -38.192 rst_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.504              -1.978 patchMembrane_fin  " "   -1.504              -1.978 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672              -1.305 avm_pushSpike_waitrequest  " "   -0.672              -1.305 avm_pushSpike_waitrequest " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393079138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk_soma  " "    0.178               0.000 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 rst_soma  " "    0.307               0.000 rst_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 avm_pushSpike_waitrequest  " "    0.367               0.000 avm_pushSpike_waitrequest " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 patchMembrane_fin  " "    0.524               0.000 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393079140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.629 " "Worst-case recovery slack is -1.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.629             -18.877 stateFetchSoma.STATE_FETCH  " "   -1.629             -18.877 stateFetchSoma.STATE_FETCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481             -29.810 statePullSynapse.STATE_PATCH  " "   -1.481             -29.810 statePullSynapse.STATE_PATCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.376             -42.512 clk_soma  " "   -1.376             -42.512 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893              -1.678 patchMembrane_fin  " "   -0.893              -1.678 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393079141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.225 " "Worst-case removal slack is 0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 clk_soma  " "    0.225               0.000 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.896               0.000 patchMembrane_fin  " "    0.896               0.000 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.172               0.000 stateFetchSoma.STATE_FETCH  " "    1.172               0.000 stateFetchSoma.STATE_FETCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.226               0.000 statePullSynapse.STATE_PATCH  " "    1.226               0.000 statePullSynapse.STATE_PATCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393079142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.148 " "Worst-case minimum pulse width slack is -0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.148              -3.364 rst_soma  " "   -0.148              -3.364 rst_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -4.814 clk_soma  " "   -0.078              -4.814 clk_soma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 avm_pushSpike_waitrequest  " "    0.000               0.000 avm_pushSpike_waitrequest " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 statePullSynapse.STATE_PATCH  " "    0.359               0.000 statePullSynapse.STATE_PATCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 patchMembrane_fin  " "    0.365               0.000 patchMembrane_fin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 stateFetchSoma.STATE_FETCH  " "    0.403               0.000 stateFetchSoma.STATE_FETCH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648393079143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648393079143 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648393080125 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648393080126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1120 " "Peak virtual memory: 1120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648393080148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 23:58:00 2022 " "Processing ended: Sun Mar 27 23:58:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648393080148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648393080148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648393080148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1648393080148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1648393081100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648393081100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 23:58:01 2022 " "Processing started: Sun Mar 27 23:58:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648393081100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1648393081100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bus_test -c bus_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1648393081100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1648393081427 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_test.vho /home/hws_master/np_con/bus_test/simulation/modelsim/ simulation " "Generated file bus_test.vho in folder \"/home/hws_master/np_con/bus_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648393081455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648393081475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 23:58:01 2022 " "Processing ended: Sun Mar 27 23:58:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648393081475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648393081475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648393081475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1648393081475 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1648393082107 ""}
