-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity run_runTestAfterInit is
port (
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    inputAOV : IN STD_LOGIC_VECTOR (63 downto 0);
    outcomeInRam_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outcomeInRam_ce0 : OUT STD_LOGIC;
    outcomeInRam_d0 : OUT STD_LOGIC_VECTOR (287 downto 0);
    outcomeInRam_q0 : IN STD_LOGIC_VECTOR (287 downto 0);
    outcomeInRam_we0 : OUT STD_LOGIC_VECTOR (35 downto 0);
    errorInTask_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    errorInTask_ce0 : OUT STD_LOGIC;
    errorInTask_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    errorInTask_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    errorInTask_we0 : OUT STD_LOGIC;
    n_regions_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    n_regions_V_ce0 : OUT STD_LOGIC;
    n_regions_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    n_regions_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    n_regions_V_we0 : OUT STD_LOGIC;
    n_regions_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    n_regions_V_ce1 : OUT STD_LOGIC;
    n_regions_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    n_regions_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    n_regions_V_we1 : OUT STD_LOGIC;
    regions_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_ce0 : OUT STD_LOGIC;
    regions_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    regions_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_we0 : OUT STD_LOGIC;
    regions_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_ce1 : OUT STD_LOGIC;
    regions_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    regions_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_we1 : OUT STD_LOGIC;
    regions_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_1_ce0 : OUT STD_LOGIC;
    regions_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    regions_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_1_we0 : OUT STD_LOGIC;
    regions_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_1_ce1 : OUT STD_LOGIC;
    regions_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    regions_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_1_we1 : OUT STD_LOGIC;
    regions_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_2_ce0 : OUT STD_LOGIC;
    regions_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    regions_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_2_we0 : OUT STD_LOGIC;
    regions_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_2_ce1 : OUT STD_LOGIC;
    regions_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    regions_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_2_we1 : OUT STD_LOGIC;
    regions_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_3_ce0 : OUT STD_LOGIC;
    regions_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    regions_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_3_we0 : OUT STD_LOGIC;
    regions_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_3_ce1 : OUT STD_LOGIC;
    regions_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    regions_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_3_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    inputAOV_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of run_runTestAfterInit is 
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal read_train_U0_ap_start : STD_LOGIC;
    signal read_train_U0_ap_done : STD_LOGIC;
    signal read_train_U0_ap_continue : STD_LOGIC;
    signal read_train_U0_ap_idle : STD_LOGIC;
    signal read_train_U0_ap_ready : STD_LOGIC;
    signal read_train_U0_m_axi_gmem_AWVALID : STD_LOGIC;
    signal read_train_U0_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_train_U0_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_train_U0_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_train_U0_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_train_U0_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_train_U0_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_train_U0_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_train_U0_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_train_U0_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_train_U0_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_train_U0_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_train_U0_m_axi_gmem_WVALID : STD_LOGIC;
    signal read_train_U0_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal read_train_U0_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal read_train_U0_m_axi_gmem_WLAST : STD_LOGIC;
    signal read_train_U0_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_train_U0_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_train_U0_m_axi_gmem_ARVALID : STD_LOGIC;
    signal read_train_U0_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_train_U0_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_train_U0_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_train_U0_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_train_U0_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_train_U0_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_train_U0_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_train_U0_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_train_U0_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_train_U0_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_train_U0_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_train_U0_m_axi_gmem_RREADY : STD_LOGIC;
    signal read_train_U0_m_axi_gmem_BREADY : STD_LOGIC;
    signal read_train_U0_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal read_train_U0_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_train_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal read_train_U0_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_train_U0_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_train_U0_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_train_U0_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_train_U0_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_train_U0_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_train_U0_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_train_U0_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_contr_AOV_7_c25_channel : STD_LOGIC;
    signal contr_AOV_7_c25_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_contr_AOV_7_c25_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_contr_AOV_7_c25_channel : STD_LOGIC;
    signal ap_channel_done_contr_AOV_6_c24_channel : STD_LOGIC;
    signal contr_AOV_6_c24_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_contr_AOV_6_c24_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_contr_AOV_6_c24_channel : STD_LOGIC;
    signal ap_channel_done_contr_AOV_5_c23_channel : STD_LOGIC;
    signal contr_AOV_5_c23_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_contr_AOV_5_c23_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_contr_AOV_5_c23_channel : STD_LOGIC;
    signal ap_channel_done_contr_AOV_4_c22_channel : STD_LOGIC;
    signal contr_AOV_4_c22_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_contr_AOV_4_c22_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_contr_AOV_4_c22_channel : STD_LOGIC;
    signal ap_channel_done_contr_AOV_3_c21_channel : STD_LOGIC;
    signal contr_AOV_3_c21_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_contr_AOV_3_c21_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_contr_AOV_3_c21_channel : STD_LOGIC;
    signal ap_channel_done_contr_AOV_2_c20_channel : STD_LOGIC;
    signal contr_AOV_2_c20_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_contr_AOV_2_c20_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_contr_AOV_2_c20_channel : STD_LOGIC;
    signal ap_channel_done_contr_AOV_1_c19_channel : STD_LOGIC;
    signal contr_AOV_1_c19_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_contr_AOV_1_c19_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_contr_AOV_1_c19_channel : STD_LOGIC;
    signal ap_channel_done_contr_AOV_c18_channel : STD_LOGIC;
    signal contr_AOV_c18_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_contr_AOV_c18_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_contr_AOV_c18_channel : STD_LOGIC;
    signal ap_channel_done_contr_uniId_V : STD_LOGIC;
    signal contr_uniId_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_contr_uniId_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_contr_uniId_V : STD_LOGIC;
    signal ap_channel_done_contr_taskId_V : STD_LOGIC;
    signal contr_taskId_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_contr_taskId_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_contr_taskId_V : STD_LOGIC;
    signal ap_channel_done_contr_checkId_V : STD_LOGIC;
    signal contr_checkId_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_contr_checkId_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_contr_checkId_V : STD_LOGIC;
    signal runTestAfterInit_Block_entry79_proc_U0_ap_start : STD_LOGIC;
    signal runTestAfterInit_Block_entry79_proc_U0_ap_done : STD_LOGIC;
    signal runTestAfterInit_Block_entry79_proc_U0_ap_continue : STD_LOGIC;
    signal runTestAfterInit_Block_entry79_proc_U0_ap_idle : STD_LOGIC;
    signal runTestAfterInit_Block_entry79_proc_U0_ap_ready : STD_LOGIC;
    signal runTestAfterInit_Block_entry79_proc_U0_n_regions_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal runTestAfterInit_Block_entry79_proc_U0_n_regions_V_ce0 : STD_LOGIC;
    signal runTestAfterInit_Block_entry79_proc_U0_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal runTestAfterInit_Block_entry79_proc_U0_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal runTestAfterInit_Block_entry79_proc_U0_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_channel_done_n_regions_V_load_loc_channel : STD_LOGIC;
    signal n_regions_V_load_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_n_regions_V_load_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_n_regions_V_load_loc_channel : STD_LOGIC;
    signal ap_channel_done_contr_checkId_V_load_cast_loc_channel : STD_LOGIC;
    signal contr_checkId_V_load_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_contr_checkId_V_load_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_contr_checkId_V_load_cast_loc_channel : STD_LOGIC;
    signal ap_channel_done_contr_checkId_V_load_loc_channel : STD_LOGIC;
    signal contr_checkId_V_load_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_contr_checkId_V_load_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_contr_checkId_V_load_loc_channel : STD_LOGIC;
    signal run_test_U0_ap_start : STD_LOGIC;
    signal run_test_U0_ap_done : STD_LOGIC;
    signal run_test_U0_ap_continue : STD_LOGIC;
    signal run_test_U0_ap_idle : STD_LOGIC;
    signal run_test_U0_ap_ready : STD_LOGIC;
    signal run_test_U0_regions_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal run_test_U0_regions_ce0 : STD_LOGIC;
    signal run_test_U0_regions_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal run_test_U0_regions_1_ce0 : STD_LOGIC;
    signal run_test_U0_regions_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal run_test_U0_regions_2_ce0 : STD_LOGIC;
    signal run_test_U0_regions_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal run_test_U0_regions_3_ce0 : STD_LOGIC;
    signal run_test_U0_contr_AOV_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal run_test_U0_contr_AOV_c_write : STD_LOGIC;
    signal run_test_U0_contr_AOV_1_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal run_test_U0_contr_AOV_1_c_write : STD_LOGIC;
    signal run_test_U0_contr_AOV_2_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal run_test_U0_contr_AOV_2_c_write : STD_LOGIC;
    signal run_test_U0_contr_AOV_3_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal run_test_U0_contr_AOV_3_c_write : STD_LOGIC;
    signal run_test_U0_contr_AOV_4_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal run_test_U0_contr_AOV_4_c_write : STD_LOGIC;
    signal run_test_U0_contr_AOV_5_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal run_test_U0_contr_AOV_5_c_write : STD_LOGIC;
    signal run_test_U0_contr_AOV_6_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal run_test_U0_contr_AOV_6_c_write : STD_LOGIC;
    signal run_test_U0_contr_AOV_7_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal run_test_U0_contr_AOV_7_c_write : STD_LOGIC;
    signal run_test_U0_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal error_full_n : STD_LOGIC;
    signal writeOutcome_U0_ap_start : STD_LOGIC;
    signal writeOutcome_U0_ap_done : STD_LOGIC;
    signal writeOutcome_U0_ap_continue : STD_LOGIC;
    signal writeOutcome_U0_ap_idle : STD_LOGIC;
    signal writeOutcome_U0_ap_ready : STD_LOGIC;
    signal writeOutcome_U0_errorInTask_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal writeOutcome_U0_errorInTask_ce0 : STD_LOGIC;
    signal writeOutcome_U0_errorInTask_we0 : STD_LOGIC;
    signal writeOutcome_U0_errorInTask_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal writeOutcome_U0_outcomeInRam_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal writeOutcome_U0_outcomeInRam_ce0 : STD_LOGIC;
    signal writeOutcome_U0_outcomeInRam_we0 : STD_LOGIC_VECTOR (35 downto 0);
    signal writeOutcome_U0_outcomeInRam_d0 : STD_LOGIC_VECTOR (287 downto 0);
    signal writeOutcome_U0_contr_AOV_read : STD_LOGIC;
    signal writeOutcome_U0_contr_AOV_1_read : STD_LOGIC;
    signal writeOutcome_U0_contr_AOV_2_read : STD_LOGIC;
    signal writeOutcome_U0_contr_AOV_3_read : STD_LOGIC;
    signal writeOutcome_U0_contr_AOV_4_read : STD_LOGIC;
    signal writeOutcome_U0_contr_AOV_5_read : STD_LOGIC;
    signal writeOutcome_U0_contr_AOV_6_read : STD_LOGIC;
    signal writeOutcome_U0_contr_AOV_7_read : STD_LOGIC;
    signal contr_checkId_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal contr_checkId_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_checkId_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_checkId_V_empty_n : STD_LOGIC;
    signal contr_taskId_V_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal contr_taskId_V_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_taskId_V_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_taskId_V_empty_n : STD_LOGIC;
    signal contr_uniId_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal contr_uniId_V_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_uniId_V_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_uniId_V_empty_n : STD_LOGIC;
    signal contr_AOV_c18_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_c18_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_c18_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_c18_channel_empty_n : STD_LOGIC;
    signal contr_AOV_1_c19_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_1_c19_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_1_c19_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_1_c19_channel_empty_n : STD_LOGIC;
    signal contr_AOV_2_c20_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_2_c20_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_2_c20_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_2_c20_channel_empty_n : STD_LOGIC;
    signal contr_AOV_3_c21_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_3_c21_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_3_c21_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_3_c21_channel_empty_n : STD_LOGIC;
    signal contr_AOV_4_c22_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_4_c22_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_4_c22_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_4_c22_channel_empty_n : STD_LOGIC;
    signal contr_AOV_5_c23_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_5_c23_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_5_c23_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_5_c23_channel_empty_n : STD_LOGIC;
    signal contr_AOV_6_c24_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_6_c24_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_6_c24_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_6_c24_channel_empty_n : STD_LOGIC;
    signal contr_AOV_7_c25_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_7_c25_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_7_c25_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_7_c25_channel_empty_n : STD_LOGIC;
    signal contr_checkId_V_load_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal contr_checkId_V_load_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_checkId_V_load_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_checkId_V_load_loc_channel_empty_n : STD_LOGIC;
    signal contr_checkId_V_load_cast_loc_channel_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal contr_checkId_V_load_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_checkId_V_load_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_checkId_V_load_cast_loc_channel_empty_n : STD_LOGIC;
    signal n_regions_V_load_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal n_regions_V_load_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal n_regions_V_load_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal n_regions_V_load_loc_channel_empty_n : STD_LOGIC;
    signal contr_AOV_c_full_n : STD_LOGIC;
    signal contr_AOV_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_c_empty_n : STD_LOGIC;
    signal contr_AOV_1_c_full_n : STD_LOGIC;
    signal contr_AOV_1_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_1_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_1_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_1_c_empty_n : STD_LOGIC;
    signal contr_AOV_2_c_full_n : STD_LOGIC;
    signal contr_AOV_2_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_2_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_2_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_2_c_empty_n : STD_LOGIC;
    signal contr_AOV_3_c_full_n : STD_LOGIC;
    signal contr_AOV_3_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_3_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_3_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_3_c_empty_n : STD_LOGIC;
    signal contr_AOV_4_c_full_n : STD_LOGIC;
    signal contr_AOV_4_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_4_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_4_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_4_c_empty_n : STD_LOGIC;
    signal contr_AOV_5_c_full_n : STD_LOGIC;
    signal contr_AOV_5_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_5_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_5_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_5_c_empty_n : STD_LOGIC;
    signal contr_AOV_6_c_full_n : STD_LOGIC;
    signal contr_AOV_6_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_6_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_6_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_6_c_empty_n : STD_LOGIC;
    signal contr_AOV_7_c_full_n : STD_LOGIC;
    signal contr_AOV_7_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_7_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_7_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal contr_AOV_7_c_empty_n : STD_LOGIC;
    signal error_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal error_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal error_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal error_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_read_train_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_read_train_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_runTestAfterInit_Block_entry79_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_runTestAfterInit_Block_entry79_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_run_test_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_run_test_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component run_read_train IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        inputAOV : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_runTestAfterInit_Block_entry79_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (7 downto 0);
        n_regions_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        n_regions_V_ce0 : OUT STD_LOGIC;
        n_regions_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component run_run_test IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        regions_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        regions_ce0 : OUT STD_LOGIC;
        regions_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (5 downto 0);
        regions_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        regions_1_ce0 : OUT STD_LOGIC;
        regions_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        regions_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        regions_2_ce0 : OUT STD_LOGIC;
        regions_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        regions_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        regions_3_ce0 : OUT STD_LOGIC;
        regions_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_c_full_n : IN STD_LOGIC;
        contr_AOV_c_write : OUT STD_LOGIC;
        contr_AOV_1_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_1_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_1_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_1_c_full_n : IN STD_LOGIC;
        contr_AOV_1_c_write : OUT STD_LOGIC;
        contr_AOV_2_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_2_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_2_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_2_c_full_n : IN STD_LOGIC;
        contr_AOV_2_c_write : OUT STD_LOGIC;
        contr_AOV_3_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_3_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_3_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_3_c_full_n : IN STD_LOGIC;
        contr_AOV_3_c_write : OUT STD_LOGIC;
        contr_AOV_4_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_4_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_4_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_4_c_full_n : IN STD_LOGIC;
        contr_AOV_4_c_write : OUT STD_LOGIC;
        contr_AOV_5_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_5_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_5_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_5_c_full_n : IN STD_LOGIC;
        contr_AOV_5_c_write : OUT STD_LOGIC;
        contr_AOV_6_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_6_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_6_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_6_c_full_n : IN STD_LOGIC;
        contr_AOV_6_c_write : OUT STD_LOGIC;
        contr_AOV_7_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_7_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_7_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_7_c_full_n : IN STD_LOGIC;
        contr_AOV_7_c_write : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component run_writeOutcome IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        errorInTask_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        errorInTask_ce0 : OUT STD_LOGIC;
        errorInTask_we0 : OUT STD_LOGIC;
        errorInTask_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_read : IN STD_LOGIC_VECTOR (3 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (0 downto 0);
        outcomeInRam_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        outcomeInRam_ce0 : OUT STD_LOGIC;
        outcomeInRam_we0 : OUT STD_LOGIC_VECTOR (35 downto 0);
        outcomeInRam_d0 : OUT STD_LOGIC_VECTOR (287 downto 0);
        contr_AOV_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_empty_n : IN STD_LOGIC;
        contr_AOV_read : OUT STD_LOGIC;
        contr_AOV_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_1_empty_n : IN STD_LOGIC;
        contr_AOV_1_read : OUT STD_LOGIC;
        contr_AOV_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_2_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_2_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_2_empty_n : IN STD_LOGIC;
        contr_AOV_2_read : OUT STD_LOGIC;
        contr_AOV_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_3_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_3_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_3_empty_n : IN STD_LOGIC;
        contr_AOV_3_read : OUT STD_LOGIC;
        contr_AOV_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_4_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_4_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_4_empty_n : IN STD_LOGIC;
        contr_AOV_4_read : OUT STD_LOGIC;
        contr_AOV_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_5_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_5_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_5_empty_n : IN STD_LOGIC;
        contr_AOV_5_read : OUT STD_LOGIC;
        contr_AOV_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_6_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_6_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_6_empty_n : IN STD_LOGIC;
        contr_AOV_6_read : OUT STD_LOGIC;
        contr_AOV_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        contr_AOV_7_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_7_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        contr_AOV_7_empty_n : IN STD_LOGIC;
        contr_AOV_7_read : OUT STD_LOGIC );
    end component;


    component run_fifo_w8_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component run_fifo_w4_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (3 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component run_fifo_w16_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component run_fifo_w32_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component run_fifo_w8_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component run_fifo_w6_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (5 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component run_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component run_fifo_w1_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    read_train_U0 : component run_read_train
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => read_train_U0_ap_start,
        ap_done => read_train_U0_ap_done,
        ap_continue => read_train_U0_ap_continue,
        ap_idle => read_train_U0_ap_idle,
        ap_ready => read_train_U0_ap_ready,
        m_axi_gmem_AWVALID => read_train_U0_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => read_train_U0_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => read_train_U0_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => read_train_U0_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => read_train_U0_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => read_train_U0_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => read_train_U0_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => read_train_U0_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => read_train_U0_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => read_train_U0_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => read_train_U0_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => read_train_U0_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => read_train_U0_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => read_train_U0_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => read_train_U0_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => read_train_U0_m_axi_gmem_WLAST,
        m_axi_gmem_WID => read_train_U0_m_axi_gmem_WID,
        m_axi_gmem_WUSER => read_train_U0_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => read_train_U0_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => read_train_U0_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => read_train_U0_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => read_train_U0_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => read_train_U0_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => read_train_U0_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => read_train_U0_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => read_train_U0_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => read_train_U0_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => read_train_U0_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => read_train_U0_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => read_train_U0_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => read_train_U0_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM => m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => read_train_U0_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        inputAOV => inputAOV,
        ap_return_0 => read_train_U0_ap_return_0,
        ap_return_1 => read_train_U0_ap_return_1,
        ap_return_2 => read_train_U0_ap_return_2,
        ap_return_3 => read_train_U0_ap_return_3,
        ap_return_4 => read_train_U0_ap_return_4,
        ap_return_5 => read_train_U0_ap_return_5,
        ap_return_6 => read_train_U0_ap_return_6,
        ap_return_7 => read_train_U0_ap_return_7,
        ap_return_8 => read_train_U0_ap_return_8,
        ap_return_9 => read_train_U0_ap_return_9,
        ap_return_10 => read_train_U0_ap_return_10);

    runTestAfterInit_Block_entry79_proc_U0 : component run_runTestAfterInit_Block_entry79_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => runTestAfterInit_Block_entry79_proc_U0_ap_start,
        ap_done => runTestAfterInit_Block_entry79_proc_U0_ap_done,
        ap_continue => runTestAfterInit_Block_entry79_proc_U0_ap_continue,
        ap_idle => runTestAfterInit_Block_entry79_proc_U0_ap_idle,
        ap_ready => runTestAfterInit_Block_entry79_proc_U0_ap_ready,
        p_read => contr_checkId_V_dout,
        n_regions_V_address0 => runTestAfterInit_Block_entry79_proc_U0_n_regions_V_address0,
        n_regions_V_ce0 => runTestAfterInit_Block_entry79_proc_U0_n_regions_V_ce0,
        n_regions_V_q0 => n_regions_V_q0,
        ap_return_0 => runTestAfterInit_Block_entry79_proc_U0_ap_return_0,
        ap_return_1 => runTestAfterInit_Block_entry79_proc_U0_ap_return_1,
        ap_return_2 => runTestAfterInit_Block_entry79_proc_U0_ap_return_2);

    run_test_U0 : component run_run_test
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => run_test_U0_ap_start,
        ap_done => run_test_U0_ap_done,
        ap_continue => run_test_U0_ap_continue,
        ap_idle => run_test_U0_ap_idle,
        ap_ready => run_test_U0_ap_ready,
        regions_address0 => run_test_U0_regions_address0,
        regions_ce0 => run_test_U0_regions_ce0,
        regions_q0 => regions_q0,
        p_read1 => contr_checkId_V_load_cast_loc_channel_dout,
        regions_1_address0 => run_test_U0_regions_1_address0,
        regions_1_ce0 => run_test_U0_regions_1_ce0,
        regions_1_q0 => regions_1_q0,
        regions_2_address0 => run_test_U0_regions_2_address0,
        regions_2_ce0 => run_test_U0_regions_2_ce0,
        regions_2_q0 => regions_2_q0,
        regions_3_address0 => run_test_U0_regions_3_address0,
        regions_3_ce0 => run_test_U0_regions_3_ce0,
        regions_3_q0 => regions_3_q0,
        p_read2 => n_regions_V_load_loc_channel_dout,
        p_read3 => contr_AOV_c18_channel_dout,
        p_read4 => contr_AOV_1_c19_channel_dout,
        p_read5 => contr_AOV_2_c20_channel_dout,
        p_read6 => contr_AOV_3_c21_channel_dout,
        p_read7 => contr_AOV_4_c22_channel_dout,
        p_read8 => contr_AOV_5_c23_channel_dout,
        p_read9 => contr_AOV_6_c24_channel_dout,
        p_read10 => contr_AOV_7_c25_channel_dout,
        contr_AOV_c_din => run_test_U0_contr_AOV_c_din,
        contr_AOV_c_num_data_valid => contr_AOV_c_num_data_valid,
        contr_AOV_c_fifo_cap => contr_AOV_c_fifo_cap,
        contr_AOV_c_full_n => contr_AOV_c_full_n,
        contr_AOV_c_write => run_test_U0_contr_AOV_c_write,
        contr_AOV_1_c_din => run_test_U0_contr_AOV_1_c_din,
        contr_AOV_1_c_num_data_valid => contr_AOV_1_c_num_data_valid,
        contr_AOV_1_c_fifo_cap => contr_AOV_1_c_fifo_cap,
        contr_AOV_1_c_full_n => contr_AOV_1_c_full_n,
        contr_AOV_1_c_write => run_test_U0_contr_AOV_1_c_write,
        contr_AOV_2_c_din => run_test_U0_contr_AOV_2_c_din,
        contr_AOV_2_c_num_data_valid => contr_AOV_2_c_num_data_valid,
        contr_AOV_2_c_fifo_cap => contr_AOV_2_c_fifo_cap,
        contr_AOV_2_c_full_n => contr_AOV_2_c_full_n,
        contr_AOV_2_c_write => run_test_U0_contr_AOV_2_c_write,
        contr_AOV_3_c_din => run_test_U0_contr_AOV_3_c_din,
        contr_AOV_3_c_num_data_valid => contr_AOV_3_c_num_data_valid,
        contr_AOV_3_c_fifo_cap => contr_AOV_3_c_fifo_cap,
        contr_AOV_3_c_full_n => contr_AOV_3_c_full_n,
        contr_AOV_3_c_write => run_test_U0_contr_AOV_3_c_write,
        contr_AOV_4_c_din => run_test_U0_contr_AOV_4_c_din,
        contr_AOV_4_c_num_data_valid => contr_AOV_4_c_num_data_valid,
        contr_AOV_4_c_fifo_cap => contr_AOV_4_c_fifo_cap,
        contr_AOV_4_c_full_n => contr_AOV_4_c_full_n,
        contr_AOV_4_c_write => run_test_U0_contr_AOV_4_c_write,
        contr_AOV_5_c_din => run_test_U0_contr_AOV_5_c_din,
        contr_AOV_5_c_num_data_valid => contr_AOV_5_c_num_data_valid,
        contr_AOV_5_c_fifo_cap => contr_AOV_5_c_fifo_cap,
        contr_AOV_5_c_full_n => contr_AOV_5_c_full_n,
        contr_AOV_5_c_write => run_test_U0_contr_AOV_5_c_write,
        contr_AOV_6_c_din => run_test_U0_contr_AOV_6_c_din,
        contr_AOV_6_c_num_data_valid => contr_AOV_6_c_num_data_valid,
        contr_AOV_6_c_fifo_cap => contr_AOV_6_c_fifo_cap,
        contr_AOV_6_c_full_n => contr_AOV_6_c_full_n,
        contr_AOV_6_c_write => run_test_U0_contr_AOV_6_c_write,
        contr_AOV_7_c_din => run_test_U0_contr_AOV_7_c_din,
        contr_AOV_7_c_num_data_valid => contr_AOV_7_c_num_data_valid,
        contr_AOV_7_c_fifo_cap => contr_AOV_7_c_fifo_cap,
        contr_AOV_7_c_full_n => contr_AOV_7_c_full_n,
        contr_AOV_7_c_write => run_test_U0_contr_AOV_7_c_write,
        ap_return => run_test_U0_ap_return);

    writeOutcome_U0 : component run_writeOutcome
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => writeOutcome_U0_ap_start,
        ap_done => writeOutcome_U0_ap_done,
        ap_continue => writeOutcome_U0_ap_continue,
        ap_idle => writeOutcome_U0_ap_idle,
        ap_ready => writeOutcome_U0_ap_ready,
        errorInTask_address0 => writeOutcome_U0_errorInTask_address0,
        errorInTask_ce0 => writeOutcome_U0_errorInTask_ce0,
        errorInTask_we0 => writeOutcome_U0_errorInTask_we0,
        errorInTask_d0 => writeOutcome_U0_errorInTask_d0,
        p_read => contr_taskId_V_dout,
        p_read1 => contr_checkId_V_load_loc_channel_dout,
        p_read2 => contr_uniId_V_dout,
        p_read3 => error_dout,
        outcomeInRam_address0 => writeOutcome_U0_outcomeInRam_address0,
        outcomeInRam_ce0 => writeOutcome_U0_outcomeInRam_ce0,
        outcomeInRam_we0 => writeOutcome_U0_outcomeInRam_we0,
        outcomeInRam_d0 => writeOutcome_U0_outcomeInRam_d0,
        contr_AOV_dout => contr_AOV_c_dout,
        contr_AOV_num_data_valid => contr_AOV_c_num_data_valid,
        contr_AOV_fifo_cap => contr_AOV_c_fifo_cap,
        contr_AOV_empty_n => contr_AOV_c_empty_n,
        contr_AOV_read => writeOutcome_U0_contr_AOV_read,
        contr_AOV_1_dout => contr_AOV_1_c_dout,
        contr_AOV_1_num_data_valid => contr_AOV_1_c_num_data_valid,
        contr_AOV_1_fifo_cap => contr_AOV_1_c_fifo_cap,
        contr_AOV_1_empty_n => contr_AOV_1_c_empty_n,
        contr_AOV_1_read => writeOutcome_U0_contr_AOV_1_read,
        contr_AOV_2_dout => contr_AOV_2_c_dout,
        contr_AOV_2_num_data_valid => contr_AOV_2_c_num_data_valid,
        contr_AOV_2_fifo_cap => contr_AOV_2_c_fifo_cap,
        contr_AOV_2_empty_n => contr_AOV_2_c_empty_n,
        contr_AOV_2_read => writeOutcome_U0_contr_AOV_2_read,
        contr_AOV_3_dout => contr_AOV_3_c_dout,
        contr_AOV_3_num_data_valid => contr_AOV_3_c_num_data_valid,
        contr_AOV_3_fifo_cap => contr_AOV_3_c_fifo_cap,
        contr_AOV_3_empty_n => contr_AOV_3_c_empty_n,
        contr_AOV_3_read => writeOutcome_U0_contr_AOV_3_read,
        contr_AOV_4_dout => contr_AOV_4_c_dout,
        contr_AOV_4_num_data_valid => contr_AOV_4_c_num_data_valid,
        contr_AOV_4_fifo_cap => contr_AOV_4_c_fifo_cap,
        contr_AOV_4_empty_n => contr_AOV_4_c_empty_n,
        contr_AOV_4_read => writeOutcome_U0_contr_AOV_4_read,
        contr_AOV_5_dout => contr_AOV_5_c_dout,
        contr_AOV_5_num_data_valid => contr_AOV_5_c_num_data_valid,
        contr_AOV_5_fifo_cap => contr_AOV_5_c_fifo_cap,
        contr_AOV_5_empty_n => contr_AOV_5_c_empty_n,
        contr_AOV_5_read => writeOutcome_U0_contr_AOV_5_read,
        contr_AOV_6_dout => contr_AOV_6_c_dout,
        contr_AOV_6_num_data_valid => contr_AOV_6_c_num_data_valid,
        contr_AOV_6_fifo_cap => contr_AOV_6_c_fifo_cap,
        contr_AOV_6_empty_n => contr_AOV_6_c_empty_n,
        contr_AOV_6_read => writeOutcome_U0_contr_AOV_6_read,
        contr_AOV_7_dout => contr_AOV_7_c_dout,
        contr_AOV_7_num_data_valid => contr_AOV_7_c_num_data_valid,
        contr_AOV_7_fifo_cap => contr_AOV_7_c_fifo_cap,
        contr_AOV_7_empty_n => contr_AOV_7_c_empty_n,
        contr_AOV_7_read => writeOutcome_U0_contr_AOV_7_read);

    contr_checkId_V_U : component run_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_train_U0_ap_return_0,
        if_full_n => contr_checkId_V_full_n,
        if_write => ap_channel_done_contr_checkId_V,
        if_dout => contr_checkId_V_dout,
        if_num_data_valid => contr_checkId_V_num_data_valid,
        if_fifo_cap => contr_checkId_V_fifo_cap,
        if_empty_n => contr_checkId_V_empty_n,
        if_read => runTestAfterInit_Block_entry79_proc_U0_ap_ready);

    contr_taskId_V_U : component run_fifo_w4_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_train_U0_ap_return_1,
        if_full_n => contr_taskId_V_full_n,
        if_write => ap_channel_done_contr_taskId_V,
        if_dout => contr_taskId_V_dout,
        if_num_data_valid => contr_taskId_V_num_data_valid,
        if_fifo_cap => contr_taskId_V_fifo_cap,
        if_empty_n => contr_taskId_V_empty_n,
        if_read => writeOutcome_U0_ap_ready);

    contr_uniId_V_U : component run_fifo_w16_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_train_U0_ap_return_2,
        if_full_n => contr_uniId_V_full_n,
        if_write => ap_channel_done_contr_uniId_V,
        if_dout => contr_uniId_V_dout,
        if_num_data_valid => contr_uniId_V_num_data_valid,
        if_fifo_cap => contr_uniId_V_fifo_cap,
        if_empty_n => contr_uniId_V_empty_n,
        if_read => writeOutcome_U0_ap_ready);

    contr_AOV_c18_channel_U : component run_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_train_U0_ap_return_3,
        if_full_n => contr_AOV_c18_channel_full_n,
        if_write => ap_channel_done_contr_AOV_c18_channel,
        if_dout => contr_AOV_c18_channel_dout,
        if_num_data_valid => contr_AOV_c18_channel_num_data_valid,
        if_fifo_cap => contr_AOV_c18_channel_fifo_cap,
        if_empty_n => contr_AOV_c18_channel_empty_n,
        if_read => run_test_U0_ap_ready);

    contr_AOV_1_c19_channel_U : component run_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_train_U0_ap_return_4,
        if_full_n => contr_AOV_1_c19_channel_full_n,
        if_write => ap_channel_done_contr_AOV_1_c19_channel,
        if_dout => contr_AOV_1_c19_channel_dout,
        if_num_data_valid => contr_AOV_1_c19_channel_num_data_valid,
        if_fifo_cap => contr_AOV_1_c19_channel_fifo_cap,
        if_empty_n => contr_AOV_1_c19_channel_empty_n,
        if_read => run_test_U0_ap_ready);

    contr_AOV_2_c20_channel_U : component run_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_train_U0_ap_return_5,
        if_full_n => contr_AOV_2_c20_channel_full_n,
        if_write => ap_channel_done_contr_AOV_2_c20_channel,
        if_dout => contr_AOV_2_c20_channel_dout,
        if_num_data_valid => contr_AOV_2_c20_channel_num_data_valid,
        if_fifo_cap => contr_AOV_2_c20_channel_fifo_cap,
        if_empty_n => contr_AOV_2_c20_channel_empty_n,
        if_read => run_test_U0_ap_ready);

    contr_AOV_3_c21_channel_U : component run_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_train_U0_ap_return_6,
        if_full_n => contr_AOV_3_c21_channel_full_n,
        if_write => ap_channel_done_contr_AOV_3_c21_channel,
        if_dout => contr_AOV_3_c21_channel_dout,
        if_num_data_valid => contr_AOV_3_c21_channel_num_data_valid,
        if_fifo_cap => contr_AOV_3_c21_channel_fifo_cap,
        if_empty_n => contr_AOV_3_c21_channel_empty_n,
        if_read => run_test_U0_ap_ready);

    contr_AOV_4_c22_channel_U : component run_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_train_U0_ap_return_7,
        if_full_n => contr_AOV_4_c22_channel_full_n,
        if_write => ap_channel_done_contr_AOV_4_c22_channel,
        if_dout => contr_AOV_4_c22_channel_dout,
        if_num_data_valid => contr_AOV_4_c22_channel_num_data_valid,
        if_fifo_cap => contr_AOV_4_c22_channel_fifo_cap,
        if_empty_n => contr_AOV_4_c22_channel_empty_n,
        if_read => run_test_U0_ap_ready);

    contr_AOV_5_c23_channel_U : component run_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_train_U0_ap_return_8,
        if_full_n => contr_AOV_5_c23_channel_full_n,
        if_write => ap_channel_done_contr_AOV_5_c23_channel,
        if_dout => contr_AOV_5_c23_channel_dout,
        if_num_data_valid => contr_AOV_5_c23_channel_num_data_valid,
        if_fifo_cap => contr_AOV_5_c23_channel_fifo_cap,
        if_empty_n => contr_AOV_5_c23_channel_empty_n,
        if_read => run_test_U0_ap_ready);

    contr_AOV_6_c24_channel_U : component run_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_train_U0_ap_return_9,
        if_full_n => contr_AOV_6_c24_channel_full_n,
        if_write => ap_channel_done_contr_AOV_6_c24_channel,
        if_dout => contr_AOV_6_c24_channel_dout,
        if_num_data_valid => contr_AOV_6_c24_channel_num_data_valid,
        if_fifo_cap => contr_AOV_6_c24_channel_fifo_cap,
        if_empty_n => contr_AOV_6_c24_channel_empty_n,
        if_read => run_test_U0_ap_ready);

    contr_AOV_7_c25_channel_U : component run_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_train_U0_ap_return_10,
        if_full_n => contr_AOV_7_c25_channel_full_n,
        if_write => ap_channel_done_contr_AOV_7_c25_channel,
        if_dout => contr_AOV_7_c25_channel_dout,
        if_num_data_valid => contr_AOV_7_c25_channel_num_data_valid,
        if_fifo_cap => contr_AOV_7_c25_channel_fifo_cap,
        if_empty_n => contr_AOV_7_c25_channel_empty_n,
        if_read => run_test_U0_ap_ready);

    contr_checkId_V_load_loc_channel_U : component run_fifo_w8_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => runTestAfterInit_Block_entry79_proc_U0_ap_return_0,
        if_full_n => contr_checkId_V_load_loc_channel_full_n,
        if_write => ap_channel_done_contr_checkId_V_load_loc_channel,
        if_dout => contr_checkId_V_load_loc_channel_dout,
        if_num_data_valid => contr_checkId_V_load_loc_channel_num_data_valid,
        if_fifo_cap => contr_checkId_V_load_loc_channel_fifo_cap,
        if_empty_n => contr_checkId_V_load_loc_channel_empty_n,
        if_read => writeOutcome_U0_ap_ready);

    contr_checkId_V_load_cast_loc_channel_U : component run_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => runTestAfterInit_Block_entry79_proc_U0_ap_return_1,
        if_full_n => contr_checkId_V_load_cast_loc_channel_full_n,
        if_write => ap_channel_done_contr_checkId_V_load_cast_loc_channel,
        if_dout => contr_checkId_V_load_cast_loc_channel_dout,
        if_num_data_valid => contr_checkId_V_load_cast_loc_channel_num_data_valid,
        if_fifo_cap => contr_checkId_V_load_cast_loc_channel_fifo_cap,
        if_empty_n => contr_checkId_V_load_cast_loc_channel_empty_n,
        if_read => run_test_U0_ap_ready);

    n_regions_V_load_loc_channel_U : component run_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => runTestAfterInit_Block_entry79_proc_U0_ap_return_2,
        if_full_n => n_regions_V_load_loc_channel_full_n,
        if_write => ap_channel_done_n_regions_V_load_loc_channel,
        if_dout => n_regions_V_load_loc_channel_dout,
        if_num_data_valid => n_regions_V_load_loc_channel_num_data_valid,
        if_fifo_cap => n_regions_V_load_loc_channel_fifo_cap,
        if_empty_n => n_regions_V_load_loc_channel_empty_n,
        if_read => run_test_U0_ap_ready);

    contr_AOV_c_U : component run_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_test_U0_contr_AOV_c_din,
        if_full_n => contr_AOV_c_full_n,
        if_write => run_test_U0_contr_AOV_c_write,
        if_dout => contr_AOV_c_dout,
        if_num_data_valid => contr_AOV_c_num_data_valid,
        if_fifo_cap => contr_AOV_c_fifo_cap,
        if_empty_n => contr_AOV_c_empty_n,
        if_read => writeOutcome_U0_contr_AOV_read);

    contr_AOV_1_c_U : component run_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_test_U0_contr_AOV_1_c_din,
        if_full_n => contr_AOV_1_c_full_n,
        if_write => run_test_U0_contr_AOV_1_c_write,
        if_dout => contr_AOV_1_c_dout,
        if_num_data_valid => contr_AOV_1_c_num_data_valid,
        if_fifo_cap => contr_AOV_1_c_fifo_cap,
        if_empty_n => contr_AOV_1_c_empty_n,
        if_read => writeOutcome_U0_contr_AOV_1_read);

    contr_AOV_2_c_U : component run_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_test_U0_contr_AOV_2_c_din,
        if_full_n => contr_AOV_2_c_full_n,
        if_write => run_test_U0_contr_AOV_2_c_write,
        if_dout => contr_AOV_2_c_dout,
        if_num_data_valid => contr_AOV_2_c_num_data_valid,
        if_fifo_cap => contr_AOV_2_c_fifo_cap,
        if_empty_n => contr_AOV_2_c_empty_n,
        if_read => writeOutcome_U0_contr_AOV_2_read);

    contr_AOV_3_c_U : component run_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_test_U0_contr_AOV_3_c_din,
        if_full_n => contr_AOV_3_c_full_n,
        if_write => run_test_U0_contr_AOV_3_c_write,
        if_dout => contr_AOV_3_c_dout,
        if_num_data_valid => contr_AOV_3_c_num_data_valid,
        if_fifo_cap => contr_AOV_3_c_fifo_cap,
        if_empty_n => contr_AOV_3_c_empty_n,
        if_read => writeOutcome_U0_contr_AOV_3_read);

    contr_AOV_4_c_U : component run_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_test_U0_contr_AOV_4_c_din,
        if_full_n => contr_AOV_4_c_full_n,
        if_write => run_test_U0_contr_AOV_4_c_write,
        if_dout => contr_AOV_4_c_dout,
        if_num_data_valid => contr_AOV_4_c_num_data_valid,
        if_fifo_cap => contr_AOV_4_c_fifo_cap,
        if_empty_n => contr_AOV_4_c_empty_n,
        if_read => writeOutcome_U0_contr_AOV_4_read);

    contr_AOV_5_c_U : component run_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_test_U0_contr_AOV_5_c_din,
        if_full_n => contr_AOV_5_c_full_n,
        if_write => run_test_U0_contr_AOV_5_c_write,
        if_dout => contr_AOV_5_c_dout,
        if_num_data_valid => contr_AOV_5_c_num_data_valid,
        if_fifo_cap => contr_AOV_5_c_fifo_cap,
        if_empty_n => contr_AOV_5_c_empty_n,
        if_read => writeOutcome_U0_contr_AOV_5_read);

    contr_AOV_6_c_U : component run_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_test_U0_contr_AOV_6_c_din,
        if_full_n => contr_AOV_6_c_full_n,
        if_write => run_test_U0_contr_AOV_6_c_write,
        if_dout => contr_AOV_6_c_dout,
        if_num_data_valid => contr_AOV_6_c_num_data_valid,
        if_fifo_cap => contr_AOV_6_c_fifo_cap,
        if_empty_n => contr_AOV_6_c_empty_n,
        if_read => writeOutcome_U0_contr_AOV_6_read);

    contr_AOV_7_c_U : component run_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_test_U0_contr_AOV_7_c_din,
        if_full_n => contr_AOV_7_c_full_n,
        if_write => run_test_U0_contr_AOV_7_c_write,
        if_dout => contr_AOV_7_c_dout,
        if_num_data_valid => contr_AOV_7_c_num_data_valid,
        if_fifo_cap => contr_AOV_7_c_fifo_cap,
        if_empty_n => contr_AOV_7_c_empty_n,
        if_read => writeOutcome_U0_contr_AOV_7_read);

    error_U : component run_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_test_U0_ap_return,
        if_full_n => error_full_n,
        if_write => run_test_U0_ap_done,
        if_dout => error_dout,
        if_num_data_valid => error_num_data_valid,
        if_fifo_cap => error_fifo_cap,
        if_empty_n => error_empty_n,
        if_read => writeOutcome_U0_ap_ready);





    ap_sync_reg_channel_write_contr_AOV_1_c19_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_contr_AOV_1_c19_channel <= ap_const_logic_0;
            else
                if (((read_train_U0_ap_done and read_train_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_contr_AOV_1_c19_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_contr_AOV_1_c19_channel <= ap_sync_channel_write_contr_AOV_1_c19_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_contr_AOV_2_c20_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_contr_AOV_2_c20_channel <= ap_const_logic_0;
            else
                if (((read_train_U0_ap_done and read_train_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_contr_AOV_2_c20_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_contr_AOV_2_c20_channel <= ap_sync_channel_write_contr_AOV_2_c20_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_contr_AOV_3_c21_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_contr_AOV_3_c21_channel <= ap_const_logic_0;
            else
                if (((read_train_U0_ap_done and read_train_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_contr_AOV_3_c21_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_contr_AOV_3_c21_channel <= ap_sync_channel_write_contr_AOV_3_c21_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_contr_AOV_4_c22_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_contr_AOV_4_c22_channel <= ap_const_logic_0;
            else
                if (((read_train_U0_ap_done and read_train_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_contr_AOV_4_c22_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_contr_AOV_4_c22_channel <= ap_sync_channel_write_contr_AOV_4_c22_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_contr_AOV_5_c23_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_contr_AOV_5_c23_channel <= ap_const_logic_0;
            else
                if (((read_train_U0_ap_done and read_train_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_contr_AOV_5_c23_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_contr_AOV_5_c23_channel <= ap_sync_channel_write_contr_AOV_5_c23_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_contr_AOV_6_c24_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_contr_AOV_6_c24_channel <= ap_const_logic_0;
            else
                if (((read_train_U0_ap_done and read_train_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_contr_AOV_6_c24_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_contr_AOV_6_c24_channel <= ap_sync_channel_write_contr_AOV_6_c24_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_contr_AOV_7_c25_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_contr_AOV_7_c25_channel <= ap_const_logic_0;
            else
                if (((read_train_U0_ap_done and read_train_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_contr_AOV_7_c25_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_contr_AOV_7_c25_channel <= ap_sync_channel_write_contr_AOV_7_c25_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_contr_AOV_c18_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_contr_AOV_c18_channel <= ap_const_logic_0;
            else
                if (((read_train_U0_ap_done and read_train_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_contr_AOV_c18_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_contr_AOV_c18_channel <= ap_sync_channel_write_contr_AOV_c18_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_contr_checkId_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_contr_checkId_V <= ap_const_logic_0;
            else
                if (((read_train_U0_ap_done and read_train_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_contr_checkId_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_contr_checkId_V <= ap_sync_channel_write_contr_checkId_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_contr_checkId_V_load_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_contr_checkId_V_load_cast_loc_channel <= ap_const_logic_0;
            else
                if (((runTestAfterInit_Block_entry79_proc_U0_ap_done and runTestAfterInit_Block_entry79_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_contr_checkId_V_load_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_contr_checkId_V_load_cast_loc_channel <= ap_sync_channel_write_contr_checkId_V_load_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_contr_checkId_V_load_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_contr_checkId_V_load_loc_channel <= ap_const_logic_0;
            else
                if (((runTestAfterInit_Block_entry79_proc_U0_ap_done and runTestAfterInit_Block_entry79_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_contr_checkId_V_load_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_contr_checkId_V_load_loc_channel <= ap_sync_channel_write_contr_checkId_V_load_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_contr_taskId_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_contr_taskId_V <= ap_const_logic_0;
            else
                if (((read_train_U0_ap_done and read_train_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_contr_taskId_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_contr_taskId_V <= ap_sync_channel_write_contr_taskId_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_contr_uniId_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_contr_uniId_V <= ap_const_logic_0;
            else
                if (((read_train_U0_ap_done and read_train_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_contr_uniId_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_contr_uniId_V <= ap_sync_channel_write_contr_uniId_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_n_regions_V_load_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_n_regions_V_load_loc_channel <= ap_const_logic_0;
            else
                if (((runTestAfterInit_Block_entry79_proc_U0_ap_done and runTestAfterInit_Block_entry79_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_n_regions_V_load_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_n_regions_V_load_loc_channel <= ap_sync_channel_write_n_regions_V_load_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_read_train_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_read_train_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_read_train_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_read_train_U0_ap_ready <= ap_sync_read_train_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_runTestAfterInit_Block_entry79_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_runTestAfterInit_Block_entry79_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_runTestAfterInit_Block_entry79_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_runTestAfterInit_Block_entry79_proc_U0_ap_ready <= ap_sync_runTestAfterInit_Block_entry79_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_run_test_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_run_test_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_run_test_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_run_test_U0_ap_ready <= ap_sync_run_test_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    ap_channel_done_contr_AOV_1_c19_channel <= (read_train_U0_ap_done and (ap_sync_reg_channel_write_contr_AOV_1_c19_channel xor ap_const_logic_1));
    ap_channel_done_contr_AOV_2_c20_channel <= (read_train_U0_ap_done and (ap_sync_reg_channel_write_contr_AOV_2_c20_channel xor ap_const_logic_1));
    ap_channel_done_contr_AOV_3_c21_channel <= (read_train_U0_ap_done and (ap_sync_reg_channel_write_contr_AOV_3_c21_channel xor ap_const_logic_1));
    ap_channel_done_contr_AOV_4_c22_channel <= (read_train_U0_ap_done and (ap_sync_reg_channel_write_contr_AOV_4_c22_channel xor ap_const_logic_1));
    ap_channel_done_contr_AOV_5_c23_channel <= (read_train_U0_ap_done and (ap_sync_reg_channel_write_contr_AOV_5_c23_channel xor ap_const_logic_1));
    ap_channel_done_contr_AOV_6_c24_channel <= (read_train_U0_ap_done and (ap_sync_reg_channel_write_contr_AOV_6_c24_channel xor ap_const_logic_1));
    ap_channel_done_contr_AOV_7_c25_channel <= (read_train_U0_ap_done and (ap_sync_reg_channel_write_contr_AOV_7_c25_channel xor ap_const_logic_1));
    ap_channel_done_contr_AOV_c18_channel <= (read_train_U0_ap_done and (ap_sync_reg_channel_write_contr_AOV_c18_channel xor ap_const_logic_1));
    ap_channel_done_contr_checkId_V <= (read_train_U0_ap_done and (ap_sync_reg_channel_write_contr_checkId_V xor ap_const_logic_1));
    ap_channel_done_contr_checkId_V_load_cast_loc_channel <= (runTestAfterInit_Block_entry79_proc_U0_ap_done and (ap_sync_reg_channel_write_contr_checkId_V_load_cast_loc_channel xor ap_const_logic_1));
    ap_channel_done_contr_checkId_V_load_loc_channel <= (runTestAfterInit_Block_entry79_proc_U0_ap_done and (ap_sync_reg_channel_write_contr_checkId_V_load_loc_channel xor ap_const_logic_1));
    ap_channel_done_contr_taskId_V <= (read_train_U0_ap_done and (ap_sync_reg_channel_write_contr_taskId_V xor ap_const_logic_1));
    ap_channel_done_contr_uniId_V <= (read_train_U0_ap_done and (ap_sync_reg_channel_write_contr_uniId_V xor ap_const_logic_1));
    ap_channel_done_n_regions_V_load_loc_channel <= (runTestAfterInit_Block_entry79_proc_U0_ap_done and (ap_sync_reg_channel_write_n_regions_V_load_loc_channel xor ap_const_logic_1));
    ap_done <= writeOutcome_U0_ap_done;
    ap_idle <= (writeOutcome_U0_ap_idle and run_test_U0_ap_idle and runTestAfterInit_Block_entry79_proc_U0_ap_idle and read_train_U0_ap_idle and (error_empty_n xor ap_const_logic_1) and (n_regions_V_load_loc_channel_empty_n xor ap_const_logic_1) and (contr_checkId_V_load_cast_loc_channel_empty_n xor ap_const_logic_1) and (contr_checkId_V_load_loc_channel_empty_n xor ap_const_logic_1) and (contr_AOV_7_c25_channel_empty_n xor ap_const_logic_1) and (contr_AOV_6_c24_channel_empty_n xor ap_const_logic_1) and (contr_AOV_5_c23_channel_empty_n xor ap_const_logic_1) and (contr_AOV_4_c22_channel_empty_n xor ap_const_logic_1) and (contr_AOV_3_c21_channel_empty_n xor ap_const_logic_1) and (contr_AOV_2_c20_channel_empty_n xor ap_const_logic_1) and (contr_AOV_1_c19_channel_empty_n xor ap_const_logic_1) and (contr_AOV_c18_channel_empty_n xor ap_const_logic_1) and (contr_uniId_V_empty_n xor ap_const_logic_1) and (contr_taskId_V_empty_n xor ap_const_logic_1) and (contr_checkId_V_empty_n xor ap_const_logic_1));
    ap_ready <= ap_sync_ready;
    ap_sync_channel_write_contr_AOV_1_c19_channel <= ((contr_AOV_1_c19_channel_full_n and ap_channel_done_contr_AOV_1_c19_channel) or ap_sync_reg_channel_write_contr_AOV_1_c19_channel);
    ap_sync_channel_write_contr_AOV_2_c20_channel <= ((contr_AOV_2_c20_channel_full_n and ap_channel_done_contr_AOV_2_c20_channel) or ap_sync_reg_channel_write_contr_AOV_2_c20_channel);
    ap_sync_channel_write_contr_AOV_3_c21_channel <= ((contr_AOV_3_c21_channel_full_n and ap_channel_done_contr_AOV_3_c21_channel) or ap_sync_reg_channel_write_contr_AOV_3_c21_channel);
    ap_sync_channel_write_contr_AOV_4_c22_channel <= ((contr_AOV_4_c22_channel_full_n and ap_channel_done_contr_AOV_4_c22_channel) or ap_sync_reg_channel_write_contr_AOV_4_c22_channel);
    ap_sync_channel_write_contr_AOV_5_c23_channel <= ((contr_AOV_5_c23_channel_full_n and ap_channel_done_contr_AOV_5_c23_channel) or ap_sync_reg_channel_write_contr_AOV_5_c23_channel);
    ap_sync_channel_write_contr_AOV_6_c24_channel <= ((contr_AOV_6_c24_channel_full_n and ap_channel_done_contr_AOV_6_c24_channel) or ap_sync_reg_channel_write_contr_AOV_6_c24_channel);
    ap_sync_channel_write_contr_AOV_7_c25_channel <= ((contr_AOV_7_c25_channel_full_n and ap_channel_done_contr_AOV_7_c25_channel) or ap_sync_reg_channel_write_contr_AOV_7_c25_channel);
    ap_sync_channel_write_contr_AOV_c18_channel <= ((contr_AOV_c18_channel_full_n and ap_channel_done_contr_AOV_c18_channel) or ap_sync_reg_channel_write_contr_AOV_c18_channel);
    ap_sync_channel_write_contr_checkId_V <= ((contr_checkId_V_full_n and ap_channel_done_contr_checkId_V) or ap_sync_reg_channel_write_contr_checkId_V);
    ap_sync_channel_write_contr_checkId_V_load_cast_loc_channel <= ((contr_checkId_V_load_cast_loc_channel_full_n and ap_channel_done_contr_checkId_V_load_cast_loc_channel) or ap_sync_reg_channel_write_contr_checkId_V_load_cast_loc_channel);
    ap_sync_channel_write_contr_checkId_V_load_loc_channel <= ((contr_checkId_V_load_loc_channel_full_n and ap_channel_done_contr_checkId_V_load_loc_channel) or ap_sync_reg_channel_write_contr_checkId_V_load_loc_channel);
    ap_sync_channel_write_contr_taskId_V <= ((contr_taskId_V_full_n and ap_channel_done_contr_taskId_V) or ap_sync_reg_channel_write_contr_taskId_V);
    ap_sync_channel_write_contr_uniId_V <= ((contr_uniId_V_full_n and ap_channel_done_contr_uniId_V) or ap_sync_reg_channel_write_contr_uniId_V);
    ap_sync_channel_write_n_regions_V_load_loc_channel <= ((n_regions_V_load_loc_channel_full_n and ap_channel_done_n_regions_V_load_loc_channel) or ap_sync_reg_channel_write_n_regions_V_load_loc_channel);
    ap_sync_read_train_U0_ap_ready <= (read_train_U0_ap_ready or ap_sync_reg_read_train_U0_ap_ready);
    ap_sync_ready <= (ap_sync_run_test_U0_ap_ready and ap_sync_runTestAfterInit_Block_entry79_proc_U0_ap_ready and ap_sync_read_train_U0_ap_ready);
    ap_sync_runTestAfterInit_Block_entry79_proc_U0_ap_ready <= (runTestAfterInit_Block_entry79_proc_U0_ap_ready or ap_sync_reg_runTestAfterInit_Block_entry79_proc_U0_ap_ready);
    ap_sync_run_test_U0_ap_ready <= (run_test_U0_ap_ready or ap_sync_reg_run_test_U0_ap_ready);
    errorInTask_address0 <= writeOutcome_U0_errorInTask_address0;
    errorInTask_ce0 <= writeOutcome_U0_errorInTask_ce0;
    errorInTask_d0 <= writeOutcome_U0_errorInTask_d0;
    errorInTask_we0 <= writeOutcome_U0_errorInTask_we0;
    m_axi_gmem_ARADDR <= read_train_U0_m_axi_gmem_ARADDR;
    m_axi_gmem_ARBURST <= read_train_U0_m_axi_gmem_ARBURST;
    m_axi_gmem_ARCACHE <= read_train_U0_m_axi_gmem_ARCACHE;
    m_axi_gmem_ARID <= read_train_U0_m_axi_gmem_ARID;
    m_axi_gmem_ARLEN <= read_train_U0_m_axi_gmem_ARLEN;
    m_axi_gmem_ARLOCK <= read_train_U0_m_axi_gmem_ARLOCK;
    m_axi_gmem_ARPROT <= read_train_U0_m_axi_gmem_ARPROT;
    m_axi_gmem_ARQOS <= read_train_U0_m_axi_gmem_ARQOS;
    m_axi_gmem_ARREGION <= read_train_U0_m_axi_gmem_ARREGION;
    m_axi_gmem_ARSIZE <= read_train_U0_m_axi_gmem_ARSIZE;
    m_axi_gmem_ARUSER <= read_train_U0_m_axi_gmem_ARUSER;
    m_axi_gmem_ARVALID <= read_train_U0_m_axi_gmem_ARVALID;
    m_axi_gmem_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_AWVALID <= ap_const_logic_0;
    m_axi_gmem_BREADY <= ap_const_logic_0;
    m_axi_gmem_RREADY <= read_train_U0_m_axi_gmem_RREADY;
    m_axi_gmem_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv64_0;
    m_axi_gmem_WUSER <= ap_const_lv1_0;
    m_axi_gmem_WVALID <= ap_const_logic_0;
    n_regions_V_address0 <= runTestAfterInit_Block_entry79_proc_U0_n_regions_V_address0;
    n_regions_V_address1 <= ap_const_lv6_0;
    n_regions_V_ce0 <= runTestAfterInit_Block_entry79_proc_U0_n_regions_V_ce0;
    n_regions_V_ce1 <= ap_const_logic_0;
    n_regions_V_d0 <= ap_const_lv8_0;
    n_regions_V_d1 <= ap_const_lv8_0;
    n_regions_V_we0 <= ap_const_logic_0;
    n_regions_V_we1 <= ap_const_logic_0;
    outcomeInRam_address0 <= writeOutcome_U0_outcomeInRam_address0;
    outcomeInRam_ce0 <= writeOutcome_U0_outcomeInRam_ce0;
    outcomeInRam_d0 <= writeOutcome_U0_outcomeInRam_d0;
    outcomeInRam_we0 <= writeOutcome_U0_outcomeInRam_we0;
    read_train_U0_ap_continue <= (ap_sync_channel_write_contr_uniId_V and ap_sync_channel_write_contr_taskId_V and ap_sync_channel_write_contr_checkId_V and ap_sync_channel_write_contr_AOV_c18_channel and ap_sync_channel_write_contr_AOV_7_c25_channel and ap_sync_channel_write_contr_AOV_6_c24_channel and ap_sync_channel_write_contr_AOV_5_c23_channel and ap_sync_channel_write_contr_AOV_4_c22_channel and ap_sync_channel_write_contr_AOV_3_c21_channel and ap_sync_channel_write_contr_AOV_2_c20_channel and ap_sync_channel_write_contr_AOV_1_c19_channel);
    read_train_U0_ap_start <= ((ap_sync_reg_read_train_U0_ap_ready xor ap_const_logic_1) and ap_start);
    regions_1_address0 <= run_test_U0_regions_1_address0;
    regions_1_address1 <= ap_const_lv12_0;
    regions_1_ce0 <= run_test_U0_regions_1_ce0;
    regions_1_ce1 <= ap_const_logic_0;
    regions_1_d0 <= ap_const_lv32_0;
    regions_1_d1 <= ap_const_lv32_0;
    regions_1_we0 <= ap_const_logic_0;
    regions_1_we1 <= ap_const_logic_0;
    regions_2_address0 <= run_test_U0_regions_2_address0;
    regions_2_address1 <= ap_const_lv12_0;
    regions_2_ce0 <= run_test_U0_regions_2_ce0;
    regions_2_ce1 <= ap_const_logic_0;
    regions_2_d0 <= ap_const_lv32_0;
    regions_2_d1 <= ap_const_lv32_0;
    regions_2_we0 <= ap_const_logic_0;
    regions_2_we1 <= ap_const_logic_0;
    regions_3_address0 <= run_test_U0_regions_3_address0;
    regions_3_address1 <= ap_const_lv12_0;
    regions_3_ce0 <= run_test_U0_regions_3_ce0;
    regions_3_ce1 <= ap_const_logic_0;
    regions_3_d0 <= ap_const_lv32_0;
    regions_3_d1 <= ap_const_lv32_0;
    regions_3_we0 <= ap_const_logic_0;
    regions_3_we1 <= ap_const_logic_0;
    regions_address0 <= run_test_U0_regions_address0;
    regions_address1 <= ap_const_lv12_0;
    regions_ce0 <= run_test_U0_regions_ce0;
    regions_ce1 <= ap_const_logic_0;
    regions_d0 <= ap_const_lv32_0;
    regions_d1 <= ap_const_lv32_0;
    regions_we0 <= ap_const_logic_0;
    regions_we1 <= ap_const_logic_0;
    runTestAfterInit_Block_entry79_proc_U0_ap_continue <= (ap_sync_channel_write_n_regions_V_load_loc_channel and ap_sync_channel_write_contr_checkId_V_load_loc_channel and ap_sync_channel_write_contr_checkId_V_load_cast_loc_channel);
    runTestAfterInit_Block_entry79_proc_U0_ap_start <= ((ap_sync_reg_runTestAfterInit_Block_entry79_proc_U0_ap_ready xor ap_const_logic_1) and contr_checkId_V_empty_n and ap_start);
    run_test_U0_ap_continue <= error_full_n;
    run_test_U0_ap_start <= (n_regions_V_load_loc_channel_empty_n and (ap_sync_reg_run_test_U0_ap_ready xor ap_const_logic_1) and contr_checkId_V_load_cast_loc_channel_empty_n and contr_AOV_c18_channel_empty_n and contr_AOV_7_c25_channel_empty_n and contr_AOV_6_c24_channel_empty_n and contr_AOV_5_c23_channel_empty_n and contr_AOV_4_c22_channel_empty_n and contr_AOV_3_c21_channel_empty_n and contr_AOV_2_c20_channel_empty_n and contr_AOV_1_c19_channel_empty_n and ap_start);
    writeOutcome_U0_ap_continue <= ap_continue;
    writeOutcome_U0_ap_start <= (error_empty_n and contr_uniId_V_empty_n and contr_taskId_V_empty_n and contr_checkId_V_load_loc_channel_empty_n);
end behav;
