

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_72_210'
================================================================
* Date:           Thu Feb 27 10:54:22 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.081 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  32.792 us|  32.792 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_2  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %DataIn, i64 666, i64 207, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataIn, void @empty_8, i32 0, i32 0, void @empty_27, i32 1, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast"   --->   Operation 9 'read' 'RAMSel_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc90.2"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_4 = load i13 %j" [Crypto.cpp:74]   --->   Operation 12 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.67ns)   --->   "%icmp_ln72 = icmp_eq  i13 %j_4, i13 4096" [Crypto.cpp:72]   --->   Operation 13 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.67ns)   --->   "%add_ln72 = add i13 %j_4, i13 1" [Crypto.cpp:72]   --->   Operation 14 'add' 'add_ln72' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.inc90.2.split, void %sw.epilog.loopexit9.exitStub" [Crypto.cpp:72]   --->   Operation 15 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i13 %j_4" [Crypto.cpp:72]   --->   Operation 16 'zext' 'zext_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln72" [Crypto.cpp:74]   --->   Operation 17 'getelementptr' 'DataRAM_2_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln72" [Crypto.cpp:74]   --->   Operation 18 'getelementptr' 'DataRAM_5_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%DataRAM_8_addr = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln72" [Crypto.cpp:74]   --->   Operation 19 'getelementptr' 'DataRAM_8_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%DataRAM_11_addr = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln72" [Crypto.cpp:74]   --->   Operation 20 'getelementptr' 'DataRAM_11_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%DataRAM_2_load = load i12 %DataRAM_2_addr" [Crypto.cpp:74]   --->   Operation 21 'load' 'DataRAM_2_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%DataRAM_5_load = load i12 %DataRAM_5_addr" [Crypto.cpp:74]   --->   Operation 22 'load' 'DataRAM_5_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%DataRAM_8_load = load i12 %DataRAM_8_addr" [Crypto.cpp:74]   --->   Operation 23 'load' 'DataRAM_8_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%DataRAM_11_load = load i12 %DataRAM_11_addr" [Crypto.cpp:74]   --->   Operation 24 'load' 'DataRAM_11_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i13 %j_4" [Crypto.cpp:74]   --->   Operation 25 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln72 = store i13 %add_ln72, i13 %j" [Crypto.cpp:72]   --->   Operation 26 'store' 'store_ln72' <Predicate = (!icmp_ln72)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%DataRAM_2_load = load i12 %DataRAM_2_addr" [Crypto.cpp:74]   --->   Operation 27 'load' 'DataRAM_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%DataRAM_5_load = load i12 %DataRAM_5_addr" [Crypto.cpp:74]   --->   Operation 28 'load' 'DataRAM_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%DataRAM_8_load = load i12 %DataRAM_8_addr" [Crypto.cpp:74]   --->   Operation 29 'load' 'DataRAM_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%DataRAM_11_load = load i12 %DataRAM_11_addr" [Crypto.cpp:74]   --->   Operation 30 'load' 'DataRAM_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load, i32 %DataRAM_5_load, i32 %DataRAM_8_load, i32 %DataRAM_11_load, i2 %RAMSel_cast_read" [Crypto.cpp:74]   --->   Operation 31 'mux' 'tmp_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_27" [Crypto.cpp:73]   --->   Operation 32 'specpipeline' 'specpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [Crypto.cpp:72]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [Crypto.cpp:72]   --->   Operation 34 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_12_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i2.i12, i2 2, i12 %trunc_ln74" [Crypto.cpp:74]   --->   Operation 35 'bitconcatenate' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i14 %tmp_12_cast" [Crypto.cpp:74]   --->   Operation 36 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%DataIn_addr = getelementptr i32 %DataIn, i64 0, i64 %zext_ln74" [Crypto.cpp:74]   --->   Operation 37 'getelementptr' 'DataIn_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln74 = store i32 %tmp_1, i14 %DataIn_addr" [Crypto.cpp:74]   --->   Operation 38 'store' 'store_ln74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc90.2" [Crypto.cpp:72]   --->   Operation 39 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.268ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0.000 ns)
	'load' operation ('j', Crypto.cpp:74) on local variable 'j' [14]  (0.000 ns)
	'add' operation ('add_ln72', Crypto.cpp:72) [16]  (1.679 ns)
	'store' operation ('store_ln72', Crypto.cpp:72) of variable 'add_ln72', Crypto.cpp:72 on local variable 'j' [37]  (1.588 ns)

 <State 2>: 5.081ns
The critical path consists of the following:
	'load' operation ('DataRAM_2_load', Crypto.cpp:74) on array 'DataRAM_2' [27]  (3.254 ns)
	'mux' operation ('tmp_1', Crypto.cpp:74) [31]  (1.827 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('DataIn_addr', Crypto.cpp:74) [35]  (0.000 ns)
	'store' operation ('store_ln74', Crypto.cpp:74) of variable 'tmp_1', Crypto.cpp:74 on array 'DataIn' [36]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
