// Seed: 175955927
module module_0 (
    output wand id_0,
    input wor id_1,
    output uwire id_2,
    input wire id_3,
    output uwire id_4,
    input tri1 id_5,
    input wand id_6,
    output supply1 id_7,
    input uwire id_8,
    output tri id_9
);
  wire id_11;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output wand id_2
    , id_9,
    output uwire id_3,
    input wire id_4,
    input tri0 id_5,
    input wire id_6,
    output supply1 id_7
);
  logic id_10;
  wire  id_11;
  id_12 :
  assert property (@(negedge id_5) (-1))
  else $clog2(29);
  ;
  assign id_12 = -1'b0;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_7,
      id_4,
      id_0,
      id_4,
      id_4,
      id_2,
      id_1,
      id_0
  );
endmodule
