Exploiting Timing Error Resilience in Processor Architecture