Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Feb 24 16:01:28 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testPins (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testPins". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(133): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(70): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(71): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(72): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(73): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(74): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(76): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(77): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(78): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(79): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(80): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(81): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(82): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(83): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(84): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(86): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(87): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(88): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(89): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(90): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(91): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(92): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(70): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(71): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(72): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(73): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(74): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(76): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(77): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(78): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(79): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(80): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(81): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(82): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(83): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(84): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(86): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(87): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(88): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(89): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(90): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(91): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(92): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port NEOPXL to output.



WARNING - synthesis: Skipping pad insertion on USBPU due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ENCODER0_A due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ENCODER0_B due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ENCODER1_A due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ENCODER1_B due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on FAULT_N due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on DE due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on RX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on CS_CLK due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on CS due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on CS_MISO due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on INLC due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on INHC due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on INLB due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on INHB due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on INLA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on INHA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/TinyFPGA_B.v(157): Register state__i5 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i2 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 241 of 7680 (3 % )
SB_CARRY => 531
SB_DFF => 148
SB_DFFE => 11
SB_DFFESR => 76
SB_DFFESS => 1
SB_DFFSS => 5
SB_GB_IO => 1
SB_IO => 25
SB_LUT4 => 1335
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 241
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : state_0, loads : 73
  Net : current_pin_2, loads : 55
  Net : nx/n3017, loads : 50
  Net : n7664, loads : 32
  Net : n8025, loads : 32
  Net : n11789, loads : 32
  Net : nx/n7657, loads : 32
  Net : nx/n7994, loads : 32
  Net : nx/n11353, loads : 31
  Net : state_1, loads : 28
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.249 MHz|   281 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 316.344  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 21.601  secs
--------------------------------------------------------------
