{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 13:54:27 2019 " "Info: Processing started: Fri Oct 11 13:54:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MuxD:MuxD\|toALU\[2\] " "Warning: Node \"MuxD:MuxD\|toALU\[2\]\" is a latch" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "MuxD:MuxD\|Mux32~0 " "Info: Detected gated clock \"MuxD:MuxD\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxD:MuxD\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|PCSource\[0\] " "Info: Detected ripple clock \"Controle:controle\|PCSource\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|PCSource\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[2\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[1\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxD:MuxD\|toALU\[2\] register Registrador:PC\|Saida\[31\] 88.64 MHz 11.282 ns Internal " "Info: Clock \"clock\" has Internal fmax of 88.64 MHz between source register \"MuxD:MuxD\|toALU\[2\]\" and destination register \"Registrador:PC\|Saida\[31\]\" (period= 11.282 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.449 ns + Longest register register " "Info: + Longest register to register delay is 4.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxD:MuxD\|toALU\[2\] 1 REG LCCOMB_X2_Y10_N16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y10_N16; Fanout = 4; REG Node = 'MuxD:MuxD\|toALU\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 0.274 ns Ula32:Alu\|carry_temp\[3\]~0 2 COMB LCCOMB_X2_Y10_N2 3 " "Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X2_Y10_N2; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { MuxD:MuxD|toALU[2] Ula32:Alu|carry_temp[3]~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.053 ns) 0.697 ns Ula32:Alu\|carry_temp\[7\]~2 3 COMB LCCOMB_X2_Y10_N4 4 " "Info: 3: + IC(0.370 ns) + CELL(0.053 ns) = 0.697 ns; Loc. = LCCOMB_X2_Y10_N4; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~2'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[7]~2 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 0.962 ns Ula32:Alu\|carry_temp\[11\]~4 4 COMB LCCOMB_X2_Y10_N10 3 " "Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 0.962 ns; Loc. = LCCOMB_X2_Y10_N10; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~4'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[11]~4 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 1.229 ns Ula32:Alu\|carry_temp\[13\]~5 5 COMB LCCOMB_X2_Y10_N30 3 " "Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 1.229 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~5'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 1.495 ns Ula32:Alu\|carry_temp\[15\]~6 6 COMB LCCOMB_X2_Y10_N18 3 " "Info: 6: + IC(0.213 ns) + CELL(0.053 ns) = 1.495 ns; Loc. = LCCOMB_X2_Y10_N18; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~6'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.053 ns) 1.923 ns Ula32:Alu\|carry_temp\[17\]~7 7 COMB LCCOMB_X2_Y10_N22 3 " "Info: 7: + IC(0.375 ns) + CELL(0.053 ns) = 1.923 ns; Loc. = LCCOMB_X2_Y10_N22; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~7'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.053 ns) 2.280 ns Ula32:Alu\|carry_temp\[19\]~8 8 COMB LCCOMB_X2_Y10_N20 3 " "Info: 8: + IC(0.304 ns) + CELL(0.053 ns) = 2.280 ns; Loc. = LCCOMB_X2_Y10_N20; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~8'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.357 ns" { Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.545 ns Ula32:Alu\|carry_temp\[21\]~9 9 COMB LCCOMB_X2_Y10_N26 3 " "Info: 9: + IC(0.212 ns) + CELL(0.053 ns) = 2.545 ns; Loc. = LCCOMB_X2_Y10_N26; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~9'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.813 ns Ula32:Alu\|carry_temp\[23\]~10 10 COMB LCCOMB_X2_Y10_N12 3 " "Info: 10: + IC(0.215 ns) + CELL(0.053 ns) = 2.813 ns; Loc. = LCCOMB_X2_Y10_N12; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~10'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.053 ns) 3.234 ns Ula32:Alu\|carry_temp\[25\]~11 11 COMB LCCOMB_X2_Y10_N28 3 " "Info: 11: + IC(0.368 ns) + CELL(0.053 ns) = 3.234 ns; Loc. = LCCOMB_X2_Y10_N28; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~11'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.053 ns) 3.660 ns Ula32:Alu\|carry_temp\[27\]~12 12 COMB LCCOMB_X2_Y10_N0 3 " "Info: 12: + IC(0.373 ns) + CELL(0.053 ns) = 3.660 ns; Loc. = LCCOMB_X2_Y10_N0; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~12'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 3.924 ns Ula32:Alu\|carry_temp\[29\]~13 13 COMB LCCOMB_X2_Y10_N14 2 " "Info: 13: + IC(0.211 ns) + CELL(0.053 ns) = 3.924 ns; Loc. = LCCOMB_X2_Y10_N14; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~13'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.053 ns) 4.294 ns Ula32:Alu\|Mux0~0 14 COMB LCCOMB_X3_Y10_N22 2 " "Info: 14: + IC(0.317 ns) + CELL(0.053 ns) = 4.294 ns; Loc. = LCCOMB_X3_Y10_N22; Fanout = 2; COMB Node = 'Ula32:Alu\|Mux0~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.370 ns" { Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.449 ns Registrador:PC\|Saida\[31\] 15 REG LCFF_X3_Y10_N23 2 " "Info: 15: + IC(0.000 ns) + CELL(0.155 ns) = 4.449 ns; Loc. = LCFF_X3_Y10_N23; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:Alu|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.844 ns ( 18.97 % ) " "Info: Total cell delay = 0.844 ns ( 18.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.605 ns ( 81.03 % ) " "Info: Total interconnect delay = 3.605 ns ( 81.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { MuxD:MuxD|toALU[2] Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { MuxD:MuxD|toALU[2] {} Ula32:Alu|carry_temp[3]~0 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|carry_temp[29]~13 {} Ula32:Alu|Mux0~0 {} Registrador:PC|Saida[31] {} } { 0.000ns 0.221ns 0.370ns 0.212ns 0.214ns 0.213ns 0.375ns 0.304ns 0.212ns 0.215ns 0.368ns 0.373ns 0.211ns 0.317ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.102 ns - Smallest " "Info: - Smallest clock skew is -1.102 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.475 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 140 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 140; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns Registrador:PC\|Saida\[31\] 3 REG LCFF_X3_Y10_N23 2 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X3_Y10_N23; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.577 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.712 ns) 2.396 ns Controle:controle\|AluSrcB\[1\] 2 REG LCFF_X1_Y11_N9 34 " "Info: 2: + IC(0.830 ns) + CELL(0.712 ns) = 2.396 ns; Loc. = LCFF_X1_Y11_N9; Fanout = 34; REG Node = 'Controle:controle\|AluSrcB\[1\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.225 ns) 3.231 ns MuxD:MuxD\|Mux32~0 3 COMB LCCOMB_X1_Y10_N14 1 " "Info: 3: + IC(0.610 ns) + CELL(0.225 ns) = 3.231 ns; Loc. = LCCOMB_X1_Y10_N14; Fanout = 1; COMB Node = 'MuxD:MuxD\|Mux32~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { Controle:controle|AluSrcB[1] MuxD:MuxD|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.053 ns) 3.577 ns MuxD:MuxD\|toALU\[2\] 4 REG LCCOMB_X2_Y10_N16 4 " "Info: 4: + IC(0.293 ns) + CELL(0.053 ns) = 3.577 ns; Loc. = LCCOMB_X2_Y10_N16; Fanout = 4; REG Node = 'MuxD:MuxD\|toALU\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.346 ns" { MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 51.55 % ) " "Info: Total cell delay = 1.844 ns ( 51.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.733 ns ( 48.45 % ) " "Info: Total interconnect delay = 1.733 ns ( 48.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { clock Controle:controle|AluSrcB[1] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.577 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.830ns 0.610ns 0.293ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { clock Controle:controle|AluSrcB[1] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.577 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.830ns 0.610ns 0.293ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { MuxD:MuxD|toALU[2] Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { MuxD:MuxD|toALU[2] {} Ula32:Alu|carry_temp[3]~0 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|carry_temp[29]~13 {} Ula32:Alu|Mux0~0 {} Registrador:PC|Saida[31] {} } { 0.000ns 0.221ns 0.370ns 0.212ns 0.214ns 0.213ns 0.375ns 0.304ns 0.212ns 0.215ns 0.368ns 0.373ns 0.211ns 0.317ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { clock Controle:controle|AluSrcB[1] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.577 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.830ns 0.610ns 0.293ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Controle:controle\|AluSrcB\[2\] MuxD:MuxD\|toALU\[2\] clock 107 ps " "Info: Found hold time violation between source  pin or register \"Controle:controle\|AluSrcB\[2\]\" and destination pin or register \"MuxD:MuxD\|toALU\[2\]\" for clock \"clock\" (Hold time is 107 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.499 ns + Largest " "Info: + Largest clock skew is 1.499 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.577 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.712 ns) 2.396 ns Controle:controle\|AluSrcB\[1\] 2 REG LCFF_X1_Y11_N9 34 " "Info: 2: + IC(0.830 ns) + CELL(0.712 ns) = 2.396 ns; Loc. = LCFF_X1_Y11_N9; Fanout = 34; REG Node = 'Controle:controle\|AluSrcB\[1\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.225 ns) 3.231 ns MuxD:MuxD\|Mux32~0 3 COMB LCCOMB_X1_Y10_N14 1 " "Info: 3: + IC(0.610 ns) + CELL(0.225 ns) = 3.231 ns; Loc. = LCCOMB_X1_Y10_N14; Fanout = 1; COMB Node = 'MuxD:MuxD\|Mux32~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { Controle:controle|AluSrcB[1] MuxD:MuxD|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.053 ns) 3.577 ns MuxD:MuxD\|toALU\[2\] 4 REG LCCOMB_X2_Y10_N16 4 " "Info: 4: + IC(0.293 ns) + CELL(0.053 ns) = 3.577 ns; Loc. = LCCOMB_X2_Y10_N16; Fanout = 4; REG Node = 'MuxD:MuxD\|toALU\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.346 ns" { MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 51.55 % ) " "Info: Total cell delay = 1.844 ns ( 51.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.733 ns ( 48.45 % ) " "Info: Total interconnect delay = 1.733 ns ( 48.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { clock Controle:controle|AluSrcB[1] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.577 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.830ns 0.610ns 0.293ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.078 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.618 ns) 2.078 ns Controle:controle\|AluSrcB\[2\] 2 REG LCFF_X1_Y10_N29 2 " "Info: 2: + IC(0.606 ns) + CELL(0.618 ns) = 2.078 ns; Loc. = LCFF_X1_Y10_N29; Fanout = 2; REG Node = 'Controle:controle\|AluSrcB\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { clock Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 70.84 % ) " "Info: Total cell delay = 1.472 ns ( 70.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.606 ns ( 29.16 % ) " "Info: Total interconnect delay = 0.606 ns ( 29.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { clock Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.078 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[2] {} } { 0.000ns 0.000ns 0.606ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { clock Controle:controle|AluSrcB[1] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.577 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.830ns 0.610ns 0.293ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.053ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { clock Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.078 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[2] {} } { 0.000ns 0.000ns 0.606ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.298 ns - Shortest register register " "Info: - Shortest register to register delay is 1.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:controle\|AluSrcB\[2\] 1 REG LCFF_X1_Y10_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y10_N29; Fanout = 2; REG Node = 'Controle:controle\|AluSrcB\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.228 ns) 0.730 ns MuxD:MuxD\|Mux2~0 2 COMB LCCOMB_X3_Y10_N20 1 " "Info: 2: + IC(0.502 ns) + CELL(0.228 ns) = 0.730 ns; Loc. = LCCOMB_X3_Y10_N20; Fanout = 1; COMB Node = 'MuxD:MuxD\|Mux2~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { Controle:controle|AluSrcB[2] MuxD:MuxD|Mux2~0 } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.228 ns) 1.298 ns MuxD:MuxD\|toALU\[2\] 3 REG LCCOMB_X2_Y10_N16 4 " "Info: 3: + IC(0.340 ns) + CELL(0.228 ns) = 1.298 ns; Loc. = LCCOMB_X2_Y10_N16; Fanout = 4; REG Node = 'MuxD:MuxD\|toALU\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { MuxD:MuxD|Mux2~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.456 ns ( 35.13 % ) " "Info: Total cell delay = 0.456 ns ( 35.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.842 ns ( 64.87 % ) " "Info: Total interconnect delay = 0.842 ns ( 64.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { Controle:controle|AluSrcB[2] MuxD:MuxD|Mux2~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "1.298 ns" { Controle:controle|AluSrcB[2] {} MuxD:MuxD|Mux2~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.502ns 0.340ns } { 0.000ns 0.228ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { clock Controle:controle|AluSrcB[1] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.577 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.830ns 0.610ns 0.293ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.053ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { clock Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.078 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[2] {} } { 0.000ns 0.000ns 0.606ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { Controle:controle|AluSrcB[2] MuxD:MuxD|Mux2~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "1.298 ns" { Controle:controle|AluSrcB[2] {} MuxD:MuxD|Mux2~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.502ns 0.340ns } { 0.000ns 0.228ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Controle:controle\|AluSrcB\[2\] reset clock 4.777 ns register " "Info: tsu for register \"Controle:controle\|AluSrcB\[2\]\" (data pin = \"reset\", clock pin = \"clock\") is 4.777 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.765 ns + Longest pin register " "Info: + Longest pin to register delay is 6.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 12; PIN Node = 'reset'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.426 ns) + CELL(0.228 ns) 5.518 ns Controle:controle\|AluOp\[0\]~1 2 COMB LCCOMB_X3_Y10_N26 4 " "Info: 2: + IC(4.426 ns) + CELL(0.228 ns) = 5.518 ns; Loc. = LCCOMB_X3_Y10_N26; Fanout = 4; COMB Node = 'Controle:controle\|AluOp\[0\]~1'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { reset Controle:controle|AluOp[0]~1 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.746 ns) 6.765 ns Controle:controle\|AluSrcB\[2\] 3 REG LCFF_X1_Y10_N29 2 " "Info: 3: + IC(0.501 ns) + CELL(0.746 ns) = 6.765 ns; Loc. = LCFF_X1_Y10_N29; Fanout = 2; REG Node = 'Controle:controle\|AluSrcB\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { Controle:controle|AluOp[0]~1 Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.838 ns ( 27.17 % ) " "Info: Total cell delay = 1.838 ns ( 27.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.927 ns ( 72.83 % ) " "Info: Total interconnect delay = 4.927 ns ( 72.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { reset Controle:controle|AluOp[0]~1 Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { reset {} reset~combout {} Controle:controle|AluOp[0]~1 {} Controle:controle|AluSrcB[2] {} } { 0.000ns 0.000ns 4.426ns 0.501ns } { 0.000ns 0.864ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.078 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.618 ns) 2.078 ns Controle:controle\|AluSrcB\[2\] 2 REG LCFF_X1_Y10_N29 2 " "Info: 2: + IC(0.606 ns) + CELL(0.618 ns) = 2.078 ns; Loc. = LCFF_X1_Y10_N29; Fanout = 2; REG Node = 'Controle:controle\|AluSrcB\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { clock Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 70.84 % ) " "Info: Total cell delay = 1.472 ns ( 70.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.606 ns ( 29.16 % ) " "Info: Total interconnect delay = 0.606 ns ( 29.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { clock Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.078 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[2] {} } { 0.000ns 0.000ns 0.606ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { reset Controle:controle|AluOp[0]~1 Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { reset {} reset~combout {} Controle:controle|AluOp[0]~1 {} Controle:controle|AluSrcB[2] {} } { 0.000ns 0.000ns 4.426ns 0.501ns } { 0.000ns 0.864ns 0.228ns 0.746ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { clock Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.078 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[2] {} } { 0.000ns 0.000ns 0.606ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluResult\[21\] Controle:controle\|AluSrcB\[1\] 11.856 ns register " "Info: tco from clock \"clock\" to destination pin \"AluResult\[21\]\" through register \"Controle:controle\|AluSrcB\[1\]\" is 11.856 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.302 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.618 ns) 2.302 ns Controle:controle\|AluSrcB\[1\] 2 REG LCFF_X1_Y11_N9 34 " "Info: 2: + IC(0.830 ns) + CELL(0.618 ns) = 2.302 ns; Loc. = LCFF_X1_Y11_N9; Fanout = 34; REG Node = 'Controle:controle\|AluSrcB\[1\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 63.94 % ) " "Info: Total cell delay = 1.472 ns ( 63.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 36.06 % ) " "Info: Total interconnect delay = 0.830 ns ( 36.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} } { 0.000ns 0.000ns 0.830ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.460 ns + Longest register pin " "Info: + Longest register to pin delay is 9.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:controle\|AluSrcB\[1\] 1 REG LCFF_X1_Y11_N9 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N9; Fanout = 34; REG Node = 'Controle:controle\|AluSrcB\[1\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.366 ns) 1.468 ns Ula32:Alu\|carry_temp\[3\]~0 2 COMB LCCOMB_X2_Y10_N2 3 " "Info: 2: + IC(1.102 ns) + CELL(0.366 ns) = 1.468 ns; Loc. = LCCOMB_X2_Y10_N2; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { Controle:controle|AluSrcB[1] Ula32:Alu|carry_temp[3]~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.053 ns) 1.891 ns Ula32:Alu\|carry_temp\[7\]~2 3 COMB LCCOMB_X2_Y10_N4 4 " "Info: 3: + IC(0.370 ns) + CELL(0.053 ns) = 1.891 ns; Loc. = LCCOMB_X2_Y10_N4; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~2'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[7]~2 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.156 ns Ula32:Alu\|carry_temp\[11\]~4 4 COMB LCCOMB_X2_Y10_N10 3 " "Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 2.156 ns; Loc. = LCCOMB_X2_Y10_N10; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~4'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[11]~4 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.423 ns Ula32:Alu\|carry_temp\[13\]~5 5 COMB LCCOMB_X2_Y10_N30 3 " "Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 2.423 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~5'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.689 ns Ula32:Alu\|carry_temp\[15\]~6 6 COMB LCCOMB_X2_Y10_N18 3 " "Info: 6: + IC(0.213 ns) + CELL(0.053 ns) = 2.689 ns; Loc. = LCCOMB_X2_Y10_N18; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~6'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.053 ns) 3.117 ns Ula32:Alu\|carry_temp\[17\]~7 7 COMB LCCOMB_X2_Y10_N22 3 " "Info: 7: + IC(0.375 ns) + CELL(0.053 ns) = 3.117 ns; Loc. = LCCOMB_X2_Y10_N22; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~7'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.053 ns) 3.474 ns Ula32:Alu\|carry_temp\[19\]~8 8 COMB LCCOMB_X2_Y10_N20 3 " "Info: 8: + IC(0.304 ns) + CELL(0.053 ns) = 3.474 ns; Loc. = LCCOMB_X2_Y10_N20; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~8'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.357 ns" { Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.053 ns) 4.077 ns Ula32:Alu\|Mux10~0 9 COMB LCCOMB_X2_Y11_N20 2 " "Info: 9: + IC(0.550 ns) + CELL(0.053 ns) = 4.077 ns; Loc. = LCCOMB_X2_Y11_N20; Fanout = 2; COMB Node = 'Ula32:Alu\|Mux10~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { Ula32:Alu|carry_temp[19]~8 Ula32:Alu|Mux10~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.259 ns) + CELL(2.124 ns) 9.460 ns AluResult\[21\] 10 PIN PIN_H6 0 " "Info: 10: + IC(3.259 ns) + CELL(2.124 ns) = 9.460 ns; Loc. = PIN_H6; Fanout = 0; PIN Node = 'AluResult\[21\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "5.383 ns" { Ula32:Alu|Mux10~0 AluResult[21] } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.861 ns ( 30.24 % ) " "Info: Total cell delay = 2.861 ns ( 30.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.599 ns ( 69.76 % ) " "Info: Total interconnect delay = 6.599 ns ( 69.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "9.460 ns" { Controle:controle|AluSrcB[1] Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|Mux10~0 AluResult[21] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "9.460 ns" { Controle:controle|AluSrcB[1] {} Ula32:Alu|carry_temp[3]~0 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|Mux10~0 {} AluResult[21] {} } { 0.000ns 1.102ns 0.370ns 0.212ns 0.214ns 0.213ns 0.375ns 0.304ns 0.550ns 3.259ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} } { 0.000ns 0.000ns 0.830ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "9.460 ns" { Controle:controle|AluSrcB[1] Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|Mux10~0 AluResult[21] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "9.460 ns" { Controle:controle|AluSrcB[1] {} Ula32:Alu|carry_temp[3]~0 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|Mux10~0 {} AluResult[21] {} } { 0.000ns 1.102ns 0.370ns 0.212ns 0.214ns 0.213ns 0.375ns 0.304ns 0.550ns 3.259ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:controle\|estado\[0\] reset clock 0.269 ns register " "Info: th for register \"Controle:controle\|estado\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is 0.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.473 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 140 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 140; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns Controle:controle\|estado\[0\] 3 REG LCFF_X1_Y11_N3 9 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X1_Y11_N3; Fanout = 9; REG Node = 'Controle:controle\|estado\[0\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clock~clkctrl Controle:controle|estado[0] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Controle:controle|estado[0] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|estado[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.353 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 12; PIN Node = 'reset'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.397 ns) 2.353 ns Controle:controle\|estado\[0\] 2 REG LCFF_X1_Y11_N3 9 " "Info: 2: + IC(1.092 ns) + CELL(0.397 ns) = 2.353 ns; Loc. = LCFF_X1_Y11_N3; Fanout = 9; REG Node = 'Controle:controle\|estado\[0\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { reset Controle:controle|estado[0] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 53.59 % ) " "Info: Total cell delay = 1.261 ns ( 53.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 46.41 % ) " "Info: Total interconnect delay = 1.092 ns ( 46.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { reset Controle:controle|estado[0] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { reset {} reset~combout {} Controle:controle|estado[0] {} } { 0.000ns 0.000ns 1.092ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Controle:controle|estado[0] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|estado[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { reset Controle:controle|estado[0] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { reset {} reset~combout {} Controle:controle|estado[0] {} } { 0.000ns 0.000ns 1.092ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 13:54:28 2019 " "Info: Processing ended: Fri Oct 11 13:54:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
