<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/xmc4/chip/xmc4_scu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_9ffcc8b429a5bd5ca301cd5f9a845984.html">xmc4</a></li><li class="navelem"><a class="el" href="dir_2c1102fd6971858762039ebc13306193.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">xmc4_scu.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/xmc4/chip/xmc4_scu.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2017 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Reference: XMC4500 Reference Manual V1.5 2014-07 Microcontrollers.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * May include some logic from sample code provided by Infineon:</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *   Copyright (C) 2011-2015 Infineon Technologies AG. All rights reserved.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *   Infineon Technologies AG (Infineon) is supplying this software for use with</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *   Infineon&#39;s microcontrollers.  This file can be freely distributed within</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *   development tools that are supporting such microcontrollers.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *   THIS SOFTWARE IS PROVIDED AS IS. NO WARRANTIES, WHETHER EXPRESS, IMPLIED</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *   OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *   MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> *   INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> *   OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_XMC4_CHIP_XMC4_SCU_H</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_XMC4_CHIP_XMC4_SCU_H</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;chip/xmc4_memorymap.h&quot;</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* Register Offsets *****************************************************************/</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* General SCU Registers */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define XMC4_SCU_ID_OFFSET          0x0000    </span><span class="comment">/* Module Identification Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_IDCHIP_OFFSET      0x0004    </span><span class="comment">/* Chip ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_IDMANUF_OFFSET     0x0008    </span><span class="comment">/* Manufactory ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_STCON_OFFSET       0x0010    </span><span class="comment">/* Start-up Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_GPR0_OFFSET        0x002c    </span><span class="comment">/* General Purpose Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_GPR1_OFFSET        0x0030    </span><span class="comment">/* General Purpose Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_ETH0CON_OFFSET     0x0040    </span><span class="comment">/* Ethernet 0 Port Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_CCUCON_OFFSET      0x004c    </span><span class="comment">/* CCUx Global Start Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_DTSCON_OFFSET      0x008c    </span><span class="comment">/* DTS Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_DTSSTAT_OFFSET     0x0090    </span><span class="comment">/* DTS Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SDMMCDEL_OFFSET    0x009c    </span><span class="comment">/* SD-MMC Delay Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_G0ORCEN_OFFSET     0x00a0    </span><span class="comment">/* Out-Of-Range Comparator Enable Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_G1ORCEN_OFFSET     0x00a4    </span><span class="comment">/* Out-Of-Range Comparator Enable Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SDMMCCON_OFFSET    0x00b4    </span><span class="comment">/* SDMMC Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_MIRRSTS_OFFSET     0x00c4    </span><span class="comment">/* Mirror Update Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_RMACR_OFFSET       0x00c8    </span><span class="comment">/* Retention Memory Access Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_RMADATA_OFFSET     0x00cc    </span><span class="comment">/* Retention Memory Access Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* Interrupt Control SCU Registers */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define XMC4_SCU_SRSTAT_OFFSET      0x0000    </span><span class="comment">/* Service Request Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SRRAW_OFFSET       0x0004    </span><span class="comment">/* RAW Service Request Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SRMSK_OFFSET       0x0008    </span><span class="comment">/* Service Request Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SRCLR_OFFSET       0x000c    </span><span class="comment">/* Service Request Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SRSET_OFFSET       0x0010    </span><span class="comment">/* Service Request Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_NMIREQEN_OFFSET    0x0014    </span><span class="comment">/* Enable Promoting Events to NMI Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* Parity Control Registers */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define XMC4_SCU_PEEN_OFFSET        0x0000    </span><span class="comment">/* Parity Error Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_MCHKCON_OFFSET     0x0004    </span><span class="comment">/* Memory Checking Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PETE_OFFSET        0x0008    </span><span class="comment">/* Parity Error Trap Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PERSTEN_OFFSET     0x000c    </span><span class="comment">/* Reset upon Parity Error Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PEFLAG_OFFSET      0x0014    </span><span class="comment">/* Parity Error Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PMTPR_OFFSET       0x0018    </span><span class="comment">/* Parity Memory Test Pattern Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PMTSR_OFFSET       0x001c    </span><span class="comment">/* Parity Memory Test Select Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* Trap Control Registers */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define XMC4_SCU_TRAPSTAT_OFFSET    0x0000    </span><span class="comment">/* Trap Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_TRAPRAW_OFFSET     0x0004    </span><span class="comment">/* Trap Raw Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_TRAPDIS_OFFSET     0x0008    </span><span class="comment">/* Trap Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_TRAPCLR_OFFSET     0x000c    </span><span class="comment">/* Trap Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_TRAPSET_OFFSET     0x0010    </span><span class="comment">/* Trap Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* Power Control SCU Registers */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define XMC4_SCU_PWRSTAT_OFFSET     0x0000    </span><span class="comment">/* Power Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PWRSET_OFFSET      0x0004    </span><span class="comment">/* Power Set Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PWRCLR_OFFSET      0x0008    </span><span class="comment">/* Power Clear Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_EVRSTAT_OFFSET     0x0010    </span><span class="comment">/* EVR Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_EVRVADCSTAT_OFFSET 0x0014    </span><span class="comment">/* EVR VADC Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PWRMON_OFFSET      0x002c    </span><span class="comment">/* Power Monitor Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* Hibernation SCU Registers */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define XMC4_SCU_HDSTAT_OFFSET      0x0000    </span><span class="comment">/* Hibernate Domain Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_HDCLR_OFFSET       0x0004    </span><span class="comment">/* Hibernate Domain Status Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_HDSET_OFFSET       0x0008    </span><span class="comment">/* Hibernate Domain Status Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_HDCR_OFFSET        0x000c    </span><span class="comment">/* Hibernate Domain Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_OSCSICTRL_OFFSET   0x0014    </span><span class="comment">/* Internal 32.768 kHz Clock Source Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_OSCULSTAT_OFFSET   0x0018    </span><span class="comment">/* OSC_ULP Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_OSCULCTRL_OFFSET   0x001c    </span><span class="comment">/* OSC_ULP Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* Reset SCU Registers */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define XMC4_SCU_RSTSTAT_OFFSET     0x0000    </span><span class="comment">/* System Reset Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_RSTSET_OFFSET      0x0004    </span><span class="comment">/* Reset Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_RSTCLR_OFFSET      0x0008    </span><span class="comment">/* Reset Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSTAT0_OFFSET     0x000c    </span><span class="comment">/* Peripheral Reset Status Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSET0_OFFSET      0x0010    </span><span class="comment">/* Peripheral Reset Set Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRCLR0_OFFSET      0x0014    </span><span class="comment">/* Peripheral Reset Clear Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSTAT1_OFFSET     0x0018    </span><span class="comment">/* Peripheral Reset Status Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSET1_OFFSET      0x001c    </span><span class="comment">/* Peripheral Reset Set Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRCLR1_OFFSET      0x0020    </span><span class="comment">/* Peripheral Reset Clear Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSTAT2_OFFSET     0x0024    </span><span class="comment">/* Peripheral Reset Status Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSET2_OFFSET      0x0028    </span><span class="comment">/* Peripheral Reset Set Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRCLR2_OFFSET      0x002c    </span><span class="comment">/* Peripheral Reset Clear Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSTAT3_OFFSET     0x0030    </span><span class="comment">/* Peripheral Reset Status Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSET3_OFFSET      0x0034    </span><span class="comment">/* Peripheral Reset Set Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRCLR3_OFFSET      0x0038    </span><span class="comment">/* Peripheral Reset Clear Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* Clock Control SCU Registers */</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define XMC4_SCU_CLKSTAT_OFFSET     0x0000    </span><span class="comment">/* Clock Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_CLKSET_OFFSET      0x0004    </span><span class="comment">/* Clock Set Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_CLKCLR_OFFSET      0x0008    </span><span class="comment">/* Clock clear Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SYSCLKCR_OFFSET    0x000c    </span><span class="comment">/* System Clock Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_CPUCLKCR_OFFSET    0x0010    </span><span class="comment">/* CPU Clock Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PBCLKCR_OFFSET     0x0014    </span><span class="comment">/* Peripheral Bus Clock Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_USBCLKCR_OFFSET    0x0018    </span><span class="comment">/* USB Clock Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_EBUCLKCR_OFFSET    0x001c    </span><span class="comment">/* EBU Clock Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_CCUCLKCR_OFFSET    0x0020    </span><span class="comment">/* CCU Clock Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_WDTCLKCR_OFFSET    0x0024    </span><span class="comment">/* WDT Clock Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_EXTCLKCR_OFFSET    0x0028    </span><span class="comment">/* External clock Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SLEEPCR_OFFSET     0x0030    </span><span class="comment">/* Sleep Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_DSLEEPCR_OFFSET    0x0034    </span><span class="comment">/* Deep Sleep Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef XMC4_SCU_GATING</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSTAT0_OFFSET 0x0040    </span><span class="comment">/* Peripheral 0 Clock Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSET0_OFFSET  0x0044    </span><span class="comment">/* Peripheral 0 Clock Gating Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATCLR0_OFFSET  0x0048    </span><span class="comment">/* Peripheral 0 Clock Gating Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSTAT1_OFFSET 0x004c    </span><span class="comment">/* Peripheral 1 Clock Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSET1_OFFSET  0x0050    </span><span class="comment">/* Peripheral 1 Clock Gating Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATCLR1_OFFSET  0x0054    </span><span class="comment">/* Peripheral 1 Clock Gating Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSTAT2_OFFSET 0x0058    </span><span class="comment">/* Peripheral 2 Clock Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSET2_OFFSET  0x005c    </span><span class="comment">/* Peripheral 2 Clock Gating Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATCLR2_OFFSET  0x0060    </span><span class="comment">/* Peripheral 2 Clock Gating Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSTAT3_OFFSET 0x0064    </span><span class="comment">/* Peripheral 3 Clock Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSET3_OFFSET  0x0068    </span><span class="comment">/* Peripheral 3 Clock Gating Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATCLR3_OFFSET  0x006c    </span><span class="comment">/* Peripheral 3 Clock Gating Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* Oscillator Control SCU Registers */</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define XMC4_SCU_OSCHPSTAT_OFFSET   0x0000    </span><span class="comment">/* OSC_HP Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_OSCHPCTRL_OFFSET   0x0004    </span><span class="comment">/* OSC_HP Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_CLKCALCONST_OFFSET 0x000c    </span><span class="comment">/* Clock Calibration Constant Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* PLL Control SCU Registers */</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define XMC4_SCU_PLLSTAT_OFFSET     0x0000    </span><span class="comment">/* System PLL Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PLLCON0_OFFSET     0x0004    </span><span class="comment">/* System PLL Configuration 0 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PLLCON1_OFFSET     0x0008    </span><span class="comment">/* System PLL Configuration 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PLLCON2_OFFSET     0x000c    </span><span class="comment">/* System PLL Configuration 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_USBPLLSTAT_OFFSET  0x0010    </span><span class="comment">/* USB PLL Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_USBPLLCON_OFFSET   0x0014    </span><span class="comment">/* USB PLL Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_CLKMXSTAT_OFFSET   0x0028    </span><span class="comment">/* Clock Multiplexing Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* Register Addresses ***************************************************************/</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* General SCU Registers */</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define XMC4_SCU_ID                 (XMC4_SCU_GENERAL_BASE+XMC4_SCU_ID_OFFSET)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_IDCHIP             (XMC4_SCU_GENERAL_BASE+XMC4_SCU_IDCHIP_OFFSET)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_IDMANUF            (XMC4_SCU_GENERAL_BASE+XMC4_SCU_IDMANUF_OFFSET)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_STCON              (XMC4_SCU_GENERAL_BASE+XMC4_SCU_STCON_OFFSET)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_GPR0               (XMC4_SCU_GENERAL_BASE+XMC4_SCU_GPR0_OFFSET)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_GPR1               (XMC4_SCU_GENERAL_BASE+XMC4_SCU_GPR1_OFFSET)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_ETH0CON            (XMC4_SCU_GENERAL_BASE+XMC4_SCU_ETH0CON_OFFSET)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_CCUCON             (XMC4_SCU_GENERAL_BASE+XMC4_SCU_CCUCON_OFFSET)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_DTSCON             (XMC4_SCU_GENERAL_BASE+XMC4_SCU_DTSCON_OFFSET)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_DTSSTAT            (XMC4_SCU_GENERAL_BASE+XMC4_SCU_DTSSTAT_OFFSET)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SDMMCDEL           (XMC4_SCU_GENERAL_BASE+XMC4_SCU_SDMMCDEL_OFFSET)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_G0ORCEN            (XMC4_SCU_GENERAL_BASE+XMC4_SCU_G0ORCEN_OFFSET)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_G1ORCEN            (XMC4_SCU_GENERAL_BASE+XMC4_SCU_G1ORCEN_OFFSET)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SDMMCCON           (XMC4_SDMMC_CON_BASE+XMC4_SCU_SDMMCCON_OFFSET)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_MIRRSTS            (XMC4_SCU_GENERAL_BASE+XMC4_SCU_MIRRSTS_OFFSET)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_RMACR              (XMC4_SCU_GENERAL_BASE+XMC4_SCU_RMACR_OFFSET)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_RMADATA            (XMC4_SCU_GENERAL_BASE+XMC4_SCU_RMADATA_OFFSET)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* Parity Control Registers */</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define XMC4_SCU_PEEN               (XMC4_SCU_PARITY_BASE+XMC4_SCU_PEEN_OFFSET)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_MCHKCON            (XMC4_SCU_PARITY_BASE+XMC4_SCU_MCHKCON_OFFSET)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PETE               (XMC4_SCU_PARITY_BASE+XMC4_SCU_PETE_OFFSET)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PERSTEN            (XMC4_SCU_PARITY_BASE+XMC4_SCU_PERSTEN_OFFSET)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PEFLAG             (XMC4_SCU_PARITY_BASE+XMC4_SCU_PEFLAG_OFFSET)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PMTPR              (XMC4_SCU_PARITY_BASE+XMC4_SCU_PMTPR_OFFSET)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PMTSR              (XMC4_SCU_PARITY_BASE+XMC4_SCU_PMTSR_OFFSET)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* Trap Control Registers */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define XMC4_SCU_TRAPSTAT           (XMC4_SCU_TRAP_BASE+XMC4_SCU_TRAPSTAT_OFFSET)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_TRAPRAW            (XMC4_SCU_TRAP_BASE+XMC4_SCU_TRAPRAW_OFFSET)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_TRAPDIS            (XMC4_SCU_TRAP_BASE+XMC4_SCU_TRAPDIS_OFFSET)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_TRAPCLR            (XMC4_SCU_TRAP_BASE+XMC4_SCU_TRAPCLR_OFFSET)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_TRAPSET            (XMC4_SCU_TRAP_BASE+XMC4_SCU_TRAPSET_OFFSET)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/* Interrupt Control SCU Registers */</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define XMC4_SCU_SRSTAT             (XMC4_SCU_INTERRUPT_BASE+XMC4_SCU_SRSTAT_OFFSET)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SRRAW              (XMC4_SCU_INTERRUPT_BASE+XMC4_SCU_SRRAW_OFFSET)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SRMSK              (XMC4_SCU_INTERRUPT_BASE+XMC4_SCU_SRMSK_OFFSET)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SRCLR              (XMC4_SCU_INTERRUPT_BASE+XMC4_SCU_SRCLR_OFFSET)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SRSET              (XMC4_SCU_INTERRUPT_BASE+XMC4_SCU_SRSET_OFFSET)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_NMIREQEN           (XMC4_SCU_INTERRUPT_BASE+XMC4_SCU_NMIREQEN_OFFSET)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* Power control SCU Registers */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define XMC4_SCU_PWRSTAT            (XMC4_SCU_POWER_BASE+XMC4_SCU_PWRSTAT_OFFSET)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PWRSET             (XMC4_SCU_POWER_BASE+XMC4_SCU_PWRSET_OFFSET)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PWRCLR             (XMC4_SCU_POWER_BASE+XMC4_SCU_PWRCLR_OFFSET)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_EVRSTAT            (XMC4_SCU_POWER_BASE+XMC4_SCU_EVRSTAT_OFFSET)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_EVRVADCSTAT        (XMC4_SCU_POWER_BASE+XMC4_SCU_EVRVADCSTAT_OFFSET)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PWRMON             (XMC4_SCU_POWER_BASE+XMC4_SCU_PWRMON_OFFSET)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/* Hibernation SCU Registers */</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define XMC4_SCU_HDSTAT             (XMC4_SCU_HIBERNATE_BASE+XMC4_SCU_HDSTAT_OFFSET)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_HDCLR              (XMC4_SCU_HIBERNATE_BASE+XMC4_SCU_HDCLR_OFFSET)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_HDSET              (XMC4_SCU_HIBERNATE_BASE+XMC4_SCU_HDSET_OFFSET)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_HDCR               (XMC4_SCU_HIBERNATE_BASE+XMC4_SCU_HDCR_OFFSET)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_OSCSICTRL          (XMC4_SCU_HIBERNATE_BASE+XMC4_SCU_OSCSICTRL_OFFSET)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_OSCULSTAT          (XMC4_SCU_HIBERNATE_BASE+XMC4_SCU_OSCULSTAT_OFFSET)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_OSCULCTRL          (XMC4_SCU_HIBERNATE_BASE+XMC4_SCU_OSCULCTRL_OFFSET)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* Reset SCU Registers */</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define XMC4_SCU_RSTSTAT            (XMC4_SCU_RESET_BASE+XMC4_SCU_RSTSTAT_OFFSET)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_RSTSET             (XMC4_SCU_RESET_BASE+XMC4_SCU_RSTSET_OFFSET)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_RSTCLR             (XMC4_SCU_RESET_BASE+XMC4_SCU_RSTCLR_OFFSET)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSTAT0            (XMC4_SCU_RESET_BASE+XMC4_SCU_PRSTAT0_OFFSET)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSET0             (XMC4_SCU_RESET_BASE+XMC4_SCU_PRSET0_OFFSET)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRCLR0             (XMC4_SCU_RESET_BASE+XMC4_SCU_PRCLR0_OFFSET)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSTAT1            (XMC4_SCU_RESET_BASE+XMC4_SCU_PRSTAT1_OFFSET)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSET1             (XMC4_SCU_RESET_BASE+XMC4_SCU_PRSET1_OFFSET)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRCLR1             (XMC4_SCU_RESET_BASE+XMC4_SCU_PRCLR1_OFFSET)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSTAT2            (XMC4_SCU_RESET_BASE+XMC4_SCU_PRSTAT2_OFFSET)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSET2             (XMC4_SCU_RESET_BASE+XMC4_SCU_PRSET2_OFFSET)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRCLR2             (XMC4_SCU_RESET_BASE+XMC4_SCU_PRCLR2_OFFSET)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSTAT3            (XMC4_SCU_RESET_BASE+XMC4_SCU_PRSTAT3_OFFSET)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRSET3             (XMC4_SCU_RESET_BASE+XMC4_SCU_PRSET3_OFFSET)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PRCLR3             (XMC4_SCU_RESET_BASE+XMC4_SCU_PRCLR3_OFFSET)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* Clock Control SCU Registers */</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define XMC4_SCU_CLKSTAT            (XMC4_SCU_CLK_BASE+XMC4_SCU_CLKSTAT_OFFSET)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_CLKSET             (XMC4_SCU_CLK_BASE+XMC4_SCU_CLKSET_OFFSET)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_CLKCLR             (XMC4_SCU_CLK_BASE+XMC4_SCU_CLKCLR_OFFSET)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SYSCLKCR           (XMC4_SCU_CLK_BASE+XMC4_SCU_SYSCLKCR_OFFSET)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_CPUCLKCR           (XMC4_SCU_CLK_BASE+XMC4_SCU_CPUCLKCR_OFFSET)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PBCLKCR            (XMC4_SCU_CLK_BASE+XMC4_SCU_PBCLKCR_OFFSET)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_USBCLKCR           (XMC4_SCU_CLK_BASE+XMC4_SCU_USBCLKCR_OFFSET)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_EBUCLKCR           (XMC4_SCU_CLK_BASE+XMC4_SCU_EBUCLKCR_OFFSET)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_CCUCLKCR           (XMC4_SCU_CLK_BASE+XMC4_SCU_CCUCLKCR_OFFSET)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_WDTCLKCR           (XMC4_SCU_CLK_BASE+XMC4_SCU_WDTCLKCR_OFFSET)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_EXTCLKCR           (XMC4_SCU_CLK_BASE+XMC4_SCU_EXTCLKCR_OFFSET)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_SLEEPCR            (XMC4_SCU_CLK_BASE+XMC4_SCU_SLEEPCR_OFFSET)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_DSLEEPCR           (XMC4_SCU_CLK_BASE+XMC4_SCU_DSLEEPCR_OFFSET)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef XMC4_SCU_GATING</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSTAT0        (XMC4_SCU_CLK_BASE+XMC4_SCU_CGATSTAT0_OFFSET)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSET0         (XMC4_SCU_CLK_BASE+XMC4_SCU_CGATSET0_OFFSET)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATCLR0         (XMC4_SCU_CLK_BASE+XMC4_SCU_CGATCLR0_OFFSET)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSTAT1        (XMC4_SCU_CLK_BASE+XMC4_SCU_CGATSTAT1_OFFSET)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSET1         (XMC4_SCU_CLK_BASE+XMC4_SCU_CGATSET1_OFFSET)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATCLR1         (XMC4_SCU_CLK_BASE+XMC4_SCU_CGATCLR1_OFFSET)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSTAT2        (XMC4_SCU_CLK_BASE+XMC4_SCU_CGATSTAT2_OFFSET)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSET2         (XMC4_SCU_CLK_BASE+XMC4_SCU_CGATSET2_OFFSET)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATCLR2         (XMC4_SCU_CLK_BASE+XMC4_SCU_CGATCLR2_OFFSET)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSTAT3        (XMC4_SCU_CLK_BASE+XMC4_SCU_CGATSTAT3_OFFSET)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATSET3         (XMC4_SCU_CLK_BASE+XMC4_SCU_CGATSET3_OFFSET)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define XMC4_SCU_CGATCLR3         (XMC4_SCU_CLK_BASE+XMC4_SCU_CGATCLR3_OFFSET)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* Oscillator Control SCU Registers */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define XMC4_SCU_OSCHPSTAT          (XMC4_SCU_OSC_BASE+XMC4_SCU_OSCHPSTAT_OFFSET)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_OSCHPCTRL          (XMC4_SCU_OSC_BASE+XMC4_SCU_OSCHPCTRL_OFFSET)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_CLKCALCONST        (XMC4_SCU_OSC_BASE+XMC4_SCU_CLKCALCONST_OFFSET)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/* PLL Control SCU Registers */</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define XMC4_SCU_PLLSTAT            (XMC4_SCU_PLL_BASE+XMC4_SCU_PLLSTAT_OFFSET)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PLLCON0            (XMC4_SCU_PLL_BASE+XMC4_SCU_PLLCON0_OFFSET)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PLLCON1            (XMC4_SCU_PLL_BASE+XMC4_SCU_PLLCON1_OFFSET)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_PLLCON2            (XMC4_SCU_PLL_BASE+XMC4_SCU_PLLCON2_OFFSET)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_USBPLLSTAT         (XMC4_SCU_PLL_BASE+XMC4_SCU_USBPLLSTAT_OFFSET)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_USBPLLCON          (XMC4_SCU_PLL_BASE+XMC4_SCU_USBPLLCON_OFFSET)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XMC4_SCU_CLKMXSTAT          (XMC4_SCU_PLL_BASE+XMC4_SCU_CLKMXSTAT_OFFSET)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* Register Bit-Field Definitions ***************************************************/</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* General SCU Registers */</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* Module Identification Register (32-bit Chip ID) */</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define SCU_ID_MOD_REV_SHIFT        (0)       </span><span class="comment">/* Bits 0-7: Module Revision Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ID_MOD_REV_MASK         (0xff &lt;&lt; SCU_ID_MOD_REV_SHIFT)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ID_MOD_TYPE_SHIFT       (8)       </span><span class="comment">/* Bits 8-15: Module Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ID_MOD_TYPE_MASK        (0xff &lt;&lt; SCU_ID_MOD_REV_SHIFT)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ID_MOD_NUMBER_SHIFT     (16)      </span><span class="comment">/* Bits 16-31: Module Number Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ID_MOD_NUMBER_MASK      (0xffff &lt;&lt; SCU_ID_MOD_NUMBER_SHIFT)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* Chip ID (32-bit Chip ID) */</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/* Manufactory ID */</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define SCU_IDMANUF_DEPT_SHIFT      (0)       </span><span class="comment">/* Bits 0-4: Department Identification Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_IDMANUF_DEPT_MASK       (31 &lt;&lt; SCU_IDMANUF_MOD_DEPT_SHIFT)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_IDMANUF_MANUF_SHIFT     (5)       </span><span class="comment">/* Bits 5-15: Manufacturer Identification Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_IDMANUF_MANUF_MASK      (0x7ff &lt;&lt; SCU_IDMANUF_MOD_MANUF_SHIFT)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/* Start-up Control */</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define SCU_STCON_HWCON_SHIFT       (0)       </span><span class="comment">/* Bits 0-1: HW Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_STCON_HWCON_MASK        (3 &lt;&lt; SCU_STCON_HWCON_SHIFT)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_STCON_HWCON_JTAG      (0 &lt;&lt; SCU_STCON_HWCON_SHIFT)  </span><span class="comment">/* Normal mode, JTAG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_STCON_HWCON_ACBSL     (1 &lt;&lt; SCU_STCON_HWCON_SHIFT)  </span><span class="comment">/* ASC BSL enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_STCON_HWCON_BMI       (2 &lt;&lt; SCU_STCON_HWCON_SHIFT)  </span><span class="comment">/* BMI customized boot enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_STCON_HWCON_CANBSL    (3 &lt;&lt; SCU_STCON_HWCON_SHIFT)  </span><span class="comment">/* CAN BSL enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_STCON_SWCON_SHIFT       (8)       </span><span class="comment">/* Bits 8-11: SW Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_STCON_SWCON_MASK        (15 &lt;&lt; SCU_STCON_SWCON_SHIFT)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_STCON_SWCON_ ROM      (0 &lt;&lt; SCU_STCON_SWCON_SHIFT)  </span><span class="comment">/* Normal boot from Boot ROM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_STCON_SWCON_ASCBSL    (1 &lt;&lt; SCU_STCON_SWCON_SHIFT)  </span><span class="comment">/* ASC BSL enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_STCON_SWCON_BMI       (2 &lt;&lt; SCU_STCON_SWCON_SHIFT)  </span><span class="comment">/* BMI customized boot enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_STCON_SWCON_CANBSL    (3 &lt;&lt; SCU_STCON_SWCON_SHIFT)  </span><span class="comment">/* CAN BSL enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_STCON_SWCON_SRAM      (4 &lt;&lt; SCU_STCON_SWCON_SHIFT)  </span><span class="comment">/* Boot from Code SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_STCON_SWCON_FLASH0    (8 &lt;&lt; SCU_STCON_SWCON_SHIFT)  </span><span class="comment">/* Boot from alternate Flash Address 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_STCON_SWCON_FLASH1    (12 &lt;&lt; SCU_STCON_SWCON_SHIFT) </span><span class="comment">/* Boot from alternate Flash Address 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_STCON_SWCON_ABM       (15 &lt;&lt; SCU_STCON_SWCON_SHIFT) </span><span class="comment">/* Enable fallback Alternate Boot Mode (ABM) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/* General Purpose Register 0 and General Purpose Register 1 (32-bit data) */</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/* Ethernet 0 Port Control */</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define SCU_ETH0CON_RXD0_SHIFT      (0)       </span><span class="comment">/* Bits 0-1: MAC Receive Input 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_RXD0_MASK       (3 &lt;&lt; SCU_ETH0CON_RXD0_SHIFT)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD0A         (0 &lt;&lt; SCU_ETH0CON_RXD0_SHIFT) </span><span class="comment">/* Data input RXD0A is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD0B         (1 &lt;&lt; SCU_ETH0CON_RXD0_SHIFT) </span><span class="comment">/* Data input RXD0B is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD0C         (2 &lt;&lt; SCU_ETH0CON_RXD0_SHIFT) </span><span class="comment">/* Data input RXD0C is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD0D         (3 &lt;&lt; SCU_ETH0CON_RXD0_SHIFT) </span><span class="comment">/* Data input RXD0D is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_RXD1_SHIFT      (2)       </span><span class="comment">/* Bits 2-3: MAC Receive Input 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_RXD1_MASK       (3 &lt;&lt; SCU_ETH0CON_RXD1_SHIFT)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD1A         (0 &lt;&lt; SCU_ETH0CON_RXD1_SHIFT) </span><span class="comment">/* Data input RXD1A is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD1B         (1 &lt;&lt; SCU_ETH0CON_RXD1_SHIFT) </span><span class="comment">/* Data input RXD1B is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD1C         (2 &lt;&lt; SCU_ETH0CON_RXD1_SHIFT) </span><span class="comment">/* Data input RXD1C is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD1D         (3 &lt;&lt; SCU_ETH0CON_RXD1_SHIFT) </span><span class="comment">/* Data input RXD1D is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_RXD2_SHIFT      (4)       </span><span class="comment">/* Bits 4-5: MAC Receive Input 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_RXD2_MASK       (3 &lt;&lt; SCU_ETH0CON_RXD2_SHIFT)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD2A         (0 &lt;&lt; SCU_ETH0CON_RXD2_SHIFT) </span><span class="comment">/* Data input RXD2A is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD2B         (1 &lt;&lt; SCU_ETH0CON_RXD2_SHIFT) </span><span class="comment">/* Data input RXD2B is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD2C         (2 &lt;&lt; SCU_ETH0CON_RXD2_SHIFT) </span><span class="comment">/* Data input RXD2C is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD2D         (3 &lt;&lt; SCU_ETH0CON_RXD2_SHIFT) </span><span class="comment">/* Data input RXD2D is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_RXD3_SHIFT      (6)       </span><span class="comment">/* Bits 6-7: MAC Receive Input 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_RXD3_MASK       (3 &lt;&lt; SCU_ETH0CON_RXD3_SHIFT)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD3A         (0 &lt;&lt; SCU_ETH0CON_RXD3_SHIFT) </span><span class="comment">/* Data input RXD3A is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD3B         (1 &lt;&lt; SCU_ETH0CON_RXD3_SHIFT) </span><span class="comment">/* Data input RXD3B is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD3C         (2 &lt;&lt; SCU_ETH0CON_RXD3_SHIFT) </span><span class="comment">/* Data input RXD3C is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXD3D         (3 &lt;&lt; SCU_ETH0CON_RXD3_SHIFT) </span><span class="comment">/* Data input RXD3D is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_CLKRMII_SHIFT   (8)       </span><span class="comment">/* Bits 8-9: RMII clock input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_CLKRMII_MASK    (3 &lt;&lt; SCU_ETH0CON_CLKRMII_SHIFT)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CLKRMIIA      (0 &lt;&lt; SCU_ETH0CON_CLKRMII_SHIFT) </span><span class="comment">/* Data input RMIIA is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CLKRMIIB      (1 &lt;&lt; SCU_ETH0CON_CLKRMII_SHIFT) </span><span class="comment">/* Data input RMIIB is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CLKRMIIC      (2 &lt;&lt; SCU_ETH0CON_CLKRMII_SHIFT) </span><span class="comment">/* Data input RMIIC is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CLKRMIID      (3 &lt;&lt; SCU_ETH0CON_CLKRMII_SHIFT) </span><span class="comment">/* Data input RMIID is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_CRSDV_SHIFT     (10)      </span><span class="comment">/* Bits 10-11: CRS_DV input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_CRSDV_MASK      (3 &lt;&lt; SCU_ETH0CON_CRSDV_SHIFT)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CRSDVA        (0 &lt;&lt; SCU_ETH0CON_CRSDV_SHIFT) </span><span class="comment">/* Data input CRS_DVA is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CRSDVB        (1 &lt;&lt; SCU_ETH0CON_CRSDV_SHIFT) </span><span class="comment">/* Data input CRS_DVB is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CRSDVC        (2 &lt;&lt; SCU_ETH0CON_CRSDV_SHIFT) </span><span class="comment">/* Data input CRS_DVC is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CRSDVD        (3 &lt;&lt; SCU_ETH0CON_CRSDV_SHIFT) </span><span class="comment">/* Data input CRS_DVD is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_CRS_SHIFT       (12)      </span><span class="comment">/* Bits 12-13: CRS input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_CRS_MASK        (3 &lt;&lt; SCU_ETH0CON_CRS_SHIFT)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CRSA          (0 &lt;&lt; SCU_ETH0CON_CRS_SHIFT) </span><span class="comment">/* Data input CRSA is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CRSB          (1 &lt;&lt; SCU_ETH0CON_CRS_SHIFT) </span><span class="comment">/* Data input CRSB is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CRSC          (2 &lt;&lt; SCU_ETH0CON_CRS_SHIFT) </span><span class="comment">/* Data input CRSC is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CRSD          (3 &lt;&lt; SCU_ETH0CON_CRS_SHIFT) </span><span class="comment">/* Data input CRSD is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_RXER_SHIFT      (14)      </span><span class="comment">/* Bits 14-15: RXER Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_RXER_MASK       (3 &lt;&lt; SCU_ETH0CON_RXER_SHIFT)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXERA         (0 &lt;&lt; SCU_ETH0CON_RXER_SHIFT) </span><span class="comment">/* Data input RXERA is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXERB         (1 &lt;&lt; SCU_ETH0CON_RXER_SHIFT) </span><span class="comment">/* Data input RXERB is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXERC         (2 &lt;&lt; SCU_ETH0CON_RXER_SHIFT) </span><span class="comment">/* Data input RXERC is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_RXERD         (3 &lt;&lt; SCU_ETH0CON_RXER_SHIFT) </span><span class="comment">/* Data input RXERD is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_COL_SHIFT       (16)      </span><span class="comment">/* Bits 16-17: COL input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_COL_MASK        (3 &lt;&lt; SCU_ETH0CON_COL_SHIFT)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_COLA          (0 &lt;&lt; SCU_ETH0CON_COL_SHIFT) </span><span class="comment">/* Data input COLA is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_COLB          (1 &lt;&lt; SCU_ETH0CON_COL_SHIFT) </span><span class="comment">/* Data input COLB is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_COLC          (2 &lt;&lt; SCU_ETH0CON_COL_SHIFT) </span><span class="comment">/* Data input COLC is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_COLD          (3 &lt;&lt; SCU_ETH0CON_COL_SHIFT) </span><span class="comment">/* Data input COLD is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_CLKTX_SHIFT     (18)      </span><span class="comment">/* Bits 18-19: CLK_TX input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_CLKTX_MASK      (3 &lt;&lt; SCU_ETH0CON_CLKTX_SHIFT)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CLKTXA        (0 &lt;&lt; SCU_ETH0CON_CLKTX_SHIFT) </span><span class="comment">/* Data input CLK_TXA is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CLKTXB        (1 &lt;&lt; SCU_ETH0CON_CLKTX_SHIFT) </span><span class="comment">/* Data input CLK_TXB is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CLKTXC        (2 &lt;&lt; SCU_ETH0CON_CLKTX_SHIFT) </span><span class="comment">/* Data input CLK_TXC is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_CLKTXD        (3 &lt;&lt; SCU_ETH0CON_CLKTX_SHIFT) </span><span class="comment">/* Data input CLK_TXD is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_MDIO_SHIFT      (22)      </span><span class="comment">/* Bits 22-23: MDIO Input Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_MDIO_MASK       (3 &lt;&lt; SCU_ETH0CON_MDIO_SHIFT)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_MDIOA         (0 &lt;&lt; SCU_ETH0CON_MDIO_SHIFT) </span><span class="comment">/* Data input MDIOA is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_MDIOB         (1 &lt;&lt; SCU_ETH0CON_MDIO_SHIFT) </span><span class="comment">/* Data input MDIOB is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_MDIOC         (2 &lt;&lt; SCU_ETH0CON_MDIO_SHIFT) </span><span class="comment">/* Data input MDIOC is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_MDIOD         (3 &lt;&lt; SCU_ETH0CON_MDIO_SHIFT) </span><span class="comment">/* Data input MDIOD is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_ETH0CON_INFSEL          (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Ethernet MAC Interface Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_INFSEL_MII    (0)       </span><span class="comment">/*         0=MII */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_ETH0CON_INFSEL_RMII   (1 &lt;&lt; 26) </span><span class="comment">/*         1=RMII */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">/* CCUx Global Start Control Register */</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define SCU_CCUCON_GSC40            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Global Start Control CCU40 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_CCUCON_GSC41            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Global Start Control CCU41 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_CCUCON_GSC42            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Global Start Control CCU42 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_CCUCON_GSC43            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Global Start Control CCU43 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_CCUCON_GSC80            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Global Start Control CCU80 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_CCUCON_GSC81            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Global Start Control CCU81 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/* DTS Control */</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define SCU_DTSCON_PWD              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Sensor Power Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DTSCON_START            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Sensor Measurement Start */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DTSCON_OFFSET_SHIFT     (4)       </span><span class="comment">/* Bits 4-10: Offset Calibration Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DTSCON_OFFSET_MASK      (0x7f &lt;&lt; SCU_DTSCON_OFFSET_SHIFT)</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_DTSCON_OFFSET(n)      ((uint32_t)(n) &lt;&lt; SCU_DTSCON_OFFSET_SHIFT)</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DTSCON_GAIN_SHIFT       (11)      </span><span class="comment">/* Bits 11-16: Gain Calibration Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DTSCON_GAIN_MASK        (0x3f &lt;&lt; SCU_DTSCON_GAIN_SHIFT)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_DTSCON_GAIN(n)        ((uint32_t)(n) &lt;&lt; SCU_DTSCON_GAIN_SHIFT)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DTSCON_REFTRIM_SHIFT    (17)      </span><span class="comment">/* Bits 17-19: Reference Trim Calibration Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DTSCON_REFTRIM_MASK     (7 &lt;&lt; SCU_DTSCON_REFTRIM_SHIFT)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_DTSCON_REFTRIM(n)     ((uint32_t)(n) &lt;&lt; SCU_DTSCON_REFTRIM_SHIFT)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DTSCON_BGTRIM_SHIFT     (20)      </span><span class="comment">/* Bits 20-23: Bandgap Trim Calibration Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DTSCON_BGTRIM_MASK      (15 &lt;&lt; SCU_DTSCON_BGTRIM_SHIFT)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_DTSCON_BGTRIM(n)      ((uint32_t)(n) &lt;&lt; SCU_DTSCON_BGTRIM_SHIFT)</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/* DTS Status */</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define SCU_DTSSTAT_RESULT_SHIFT    (0)       </span><span class="comment">/* Bits 0-9: Result of the DTS Measurement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DTSSTAT_RESULT_MASK     (0x3ff &lt;&lt; SCU_DTSSTAT_RESULT_SHIFT)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DTSSTAT_RDY             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Sensor Ready Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DTSSTAT_BUSY            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Sensor Busy Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* SD-MMC Delay Control Register */</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define SCU_SDMMCDEL_TAPEN          (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Enable delay on the CMD/DAT out lines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_SDMMCDEL_TAPDEL_SHIFT   (4)       </span><span class="comment">/* Bitx 4-7: Number of Delay Elements Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_SDMMCDEL_TAPDEL_MASK    (15 &lt;&lt; SCU_SDMMCDEL_TAPDEL_SHIFT)</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_SDMMCDEL_TAPDEL(n)    ((uint32_t)((n)-1) &lt;&lt; SCU_SDMMCDEL_TAPDEL_SHIFT)</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/* Out-Of-Range Comparator Enable Register 0 and Out-Of-Range Comparator Enable Register 1 */</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define SCU_GORCEN_ENORC6           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Enable Out of Range Comparator, Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_GORCEN_ENORC7           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Enable Out of Range Comparator, Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/* SDMMC Configuration */</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define SCU_SDMMCCON_WPSEL          (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  SDMMC Write Protection Input Multiplexer Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_SDMMCCON_WPSVAL         (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  SDMMC Write Protect Software Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_SDMMCCON_CDSEL          (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: SDMMC Card Detection Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_SDMMCCON_CDSVAL         (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: SDMMC Write Protect Software Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">/* Mirror Update Status Register */</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define SCU_MIRRSTS_HDCLR           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  HDCLR Mirror Register Write Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MIRRSTS_HDSET           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  HDSET Mirror Register Write Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MIRRSTS_HDCR            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  HDCR Mirror Register Write Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MIRRSTS_OSCSICTRL       (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  OSCSICTRL Mirror Register Write Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MIRRSTS_OSCULSTAT       (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  OSCULSTAT Mirror Register Write Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MIRRSTS_OSCULCTRL       (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  OSCULCTRL Mirror Register Write Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MIRRSTS_RTC_CTR         (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  RTC CTR Mirror Register Write Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MIRRSTS_RTC_ATIM0       (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  RTC ATIM0 Mirror Register Write Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MIRRSTS_RTC_ATIM1       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: RTC ATIM1 Mirror Register Write Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MIRRSTS_RTC_TIM0        (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: RTC TIM0 Mirror Register Write Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MIRRSTS_RTC_TIM1        (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: RTC TIM1 Mirror Register Write Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MIRRSTS_RMX             (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Retention Memory Access Register Update Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MIRRSTS_RTC_MSKSR       (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: RTC MSKSSR Mirror Register Write Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MIRRSTS_RTC_CLRSR       (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: RTC CLRSR Mirror Register Write Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/* Interrupt Control SCU Registers */</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/* Service Request Status, RAW Service Request Status, Service Request Mask, Service</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> * Request Clear, Service Request Set</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define SCU_INT_PRWARN              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  WDT pre-warning Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_PI                  (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  RTC Periodic Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_AI                  (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Alarm Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_DLROVR              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  DLR Request Overrun Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_HDSTAT              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: HDSTAT Mirror Register Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_HDCLR               (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: HDCLR Mirror Register Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_HDSET               (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: HDSET Mirror Register Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_HDCR                (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: HDCR Mirror Register Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_OSCSICTRL           (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: OSCSICTRL Mirror Register Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_OSCULSTAT           (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: OSCULTAT Mirror Register Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_OSCULCTRL           (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: OSCULCTRL Mirror Register Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_RTC_CTR             (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: RTC CTR Mirror Register Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_RTC_ATIM0           (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: RTC ATIM0 Mirror Register Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_RTC_ATIM1           (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: RTC ATIM1 Mirror Register Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_RTC_TIM0            (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: RTC TIM0 Mirror Register Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INT_RTC_TIM1            (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: RTC TIM1 Mirror Register Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_INTT_RMX                (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Retention Memory Mirror Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/* Enable Promoting Events to NMI Request */</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define SCU_NMIREQEN_PRWARN         (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Promote Pre-Warning Interrupt Request to NMI Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_NMIREQEN_PI             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Promote RTC Periodic Interrupt request to NMI Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_NMIREQEN_AI             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Promote RTC Alarm Interrupt Request to NMIRequest */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_NMIREQEN_ERU00          (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Promote Channel 0 Interrupt of ERU0 Request to NMI Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_NMIREQEN_ERU01          (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Promote Channel 1 Interrupt of ERU0 Request to NMI Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_NMIREQEN_ERU02          (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Promote Channel 2 Interrupt of ERU0 Request to NMI Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_NMIREQEN_ERU03          (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Promote Channel 3 Interrupt of ERU0 Request to NMI Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/* Retention Memory Access Control Register */</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define SCU_RMACR_RDWR              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Hibernate Retention Memory Register Update Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_RMACR_ADDR_SHIFT        (16)      </span><span class="comment">/* Bits 16-19: Hibernate Retention Memory Register Address Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_RMACR_ADDR_MASK         (15 &lt;&lt; SCU_RMACR_ADDR_SHIFT)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_RMACR_ADDR(n)         ((uint32_t)(n) &lt;&lt; SCU_RMACR_ADDR_SHIFT)</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/* Retention Memory Access Data Register (32-bit data) */</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/* Parity Control Registers */</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* Parity Error Enable Register */</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define SCU_PEEN_PEENPS             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Parity Error Enable for PSRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEEN_PEENDS1            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Parity Error Enable for DSRAM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEEN_PEENDS2            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Parity Error Enable for DSRAM2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEEN_PEENU0             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Parity Error Enable for USIC0 Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEEN_PEENU1             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Parity Error Enable for USIC1 Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEEN_PEENU2             (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Parity Error Enable for USIC2 Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEEN_PEENMC             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Parity Error Enable for MultiCAN Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEEN_PEENPPRF           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Parity Error Enable for PMU Prefetch Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEEN_PEENUSB            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Parity Error Enable for USB Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEEN_PEENETH0TX         (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Parity Error Enable for ETH TX Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEEN_PEENETH0RX         (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Parity Error Enable for ETH RX Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEEN_PEENSD0            (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Parity Error Enable for SDMMC Memory 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEEN_PEENSD1            (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Parity Error Enable for SDMMC Memory 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">/* Memory Checking Control Register */</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define SCU_MCHKCON_SELPS           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Select Memory Check for PSRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MCHKCON_SELDS1          (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Select Memory Check for DSRAM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MCHKCON_SELDS2          (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Select Memory Check for DSRAM2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MCHKCON_USIC0DRA        (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Select Memory Check for USIC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MCHKCON_USIC1DRA        (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Select Memory Check for USIC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MCHKCON_USIC2DRA        (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Select Memory Check for USIC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MCHKCON_MCANDRA         (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Select Memory Check for MultiCAN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MCHKCON_PPRFDRA         (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Select Memory Check for PMU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MCHKCON_SELUSB          (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Select Memory Check for USB SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MCHKCON_SELETH0TX       (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Select Memory Check for ETH0 TX SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MCHKCON_SELETH0RX       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Select Memory Check for ETH0 RX SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MCHKCON_SELSD0          (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Select Memory Check for SDMMC SRAM 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_MCHKCON_SELSD1          (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Select Memory Check for SDMMC SRAM 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/* Parity Error Trap Enable Register */</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define SCU_PETE_PETEPS             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Parity Error Trap Enable for PSRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PETE_PETEDS1            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Parity Error Trap Enable for DSRAM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PETE_PETEDS2            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Parity Error Trap Enable for DSRAM2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PETE_PETEU0             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Parity Error Trap Enable for USIC0 Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PETE_PETEU1             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Parity Error Trap Enable for USIC1 Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PETE_PETEU2             (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Parity Error Trap Enable for USIC2 Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PETE_PETEMC             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Parity Error Trap Enable for MultiCAN Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PETE_PETEPPRF           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Parity Error Trap Enable for PMU Prefetch Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PETE_PETEUSB            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Parity Error Trap Enable for USB Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PETE_PETEETH0TX         (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Parity Error Trap Enable for ETH0 TX Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PETE_PETEETH0RX         (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Parity Error Trap Enable for ETH0 RX Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PETE_PETESD0            (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Parity Error Trap Enable for SDMMC SRAM 0 Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PETE_PETESD1            (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Parity Error Trap Enable for SDMMC SRAM 1 Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/* Reset upon Parity Error Enable Register */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define SCU_PERSTEN_RSEN            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: System Reset Enable upon Parity Error Trap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">/* Parity Error Control Register */</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define SCU_PEFLAG_PEFPS            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Parity Error Flag for PSRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEFLAG_PEFDS1           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Parity Error Flag for DSRAM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEFLAG_PEFDS2           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Parity Error Flag for DSRAM2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEFLAG_PEFU0            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Parity Error Flag for USIC0 Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEFLAG_PEFU1            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Parity Error Flag for USIC1 Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEFLAG_PEFU2            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Parity Error Flag for USIC2 Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEFLAG_PEFMC            (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Parity Error Flag for MultiCAN Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEFLAG_PEFPPRF          (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Parity Error Flag for PMU Prefetch Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEFLAG_PEUSB            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Parity Error Flag for USB Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEFLAG_PEETH0TX         (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Parity Error Flag for ETH TX Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEFLAG_PEETH0RX         (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Parity Error Flag for ETH RX Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEFLAG_PESD0            (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Parity Error Flag for SDMMC Memory 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PEFLAG_PESD1            (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Parity Error Flag for SDMMC Memory 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/* Parity Memory Test Pattern Register */</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define SCU_PMTPR_PWR_SHIFT         (0)       </span><span class="comment">/* Bits 0-7: Parity Read Values for Memory Test */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTPR_PWR_MASK          (0xff &lt;&lt; SCU_PMTPR_PWR_SHIFT)</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_PMTPR_PWR(n)          ((uint32_t)(n) &lt;&lt; SCU_PMTPR_PWR_SHIFT)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTPR_PRD_SHIFT         (8)       </span><span class="comment">/* Bits 8-15: Parity Write Values for Memory Test */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTPR_PRD_MASK          (0xff &lt;&lt; SCU_PMTPR_PRD_SHIFT)</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_PMTPR_PRD(n)          ((uint32_t)(n) &lt;&lt; SCU_PMTPR_PRD_SHIFT)</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/* Parity Memory Test Select Register */</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define SCU_PMTSR_MTENPS            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Test Enable Control for PSRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTSR_MTENDS1           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Test Enable Control for DSRAM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTSR_MTENDS2           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Test Enable Control for DSRAM2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTSR_MTEU0             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Test Enable Control for USIC0 Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTSR_MTEU1             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Test Enable Control for USIC1 Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTSR_MTEU2             (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Test Enable Control for USIC2 Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTSR_MTEMC             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Test Enable Control for MultiCAN Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTSR_MTEPPRF           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Test Enable Control for PMU Prefetch Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTSR_MTUSB             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Test Enable Control for USB Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTSR_MTETH0TX          (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Test Enable Control for ETH TX Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTSR_MTETH0RX          (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Test Enable Control for ETH RX Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTSR_MTSD0             (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Test Enable Control for SDMMC Memory 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PMTSR_MTSD1             (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Test Enable Control for SDMMC Memory 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">/* Trap Control Registers */</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">/* Trap Status Register, Trap Raw Status Register, Trap Mask Register, Trap Clear</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment"> * Register, and Trap Set Register</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define SCU_TRAP_SOSCWDGT           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  OSC_HP Oscillator Watchdog Trap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_TRAP_SVCOLCKT           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  System VCO Lock Trap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_TRAP_UVCOLCKT           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  USB VCO Lock Trap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_TRAP_PET                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Parity Error Trap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_TRAP_BRWNT              (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Brown Out Trap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_TRAP_ULPWDGT            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  OSC_ULP Oscillator Watchdog Trap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_TRAP_BWERR0T            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Peripheral Bridge 0 Trap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_TRAP_BWERR1T            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Peripheral Bridge 1 Trap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/* Power Control SCU Registers */</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/* Power Status Register, Power Set Control Register, and Power Clear</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"> * Control Register</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define SCU_PWR_HIBEN               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Hibernate Domain Enable State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PWR_USBPHYPDQ           (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: USB PHY Transceiver State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PWR_USBOTGEN            (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: USB On-The-Go Comparators State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PWR_USBPUWQ             (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: USB Weak Pull-Up at PADN State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/* EVR Status Register */</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define SCU_EVRSTAT_OV13            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Regulator Overvoltage for 1.3 V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">/* EVR VADC Status Register */</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define SCU_EVRVADCSTAT_VADC13V_SHIFT (0)     </span><span class="comment">/* Bits 0-7: VADC 1.3 V Conversion Result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_EVRVADCSTAT_VADC13V_MASK  (0xff &lt;&lt; SCU_EVRVADCSTAT_VADC13V_SHIFT)</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_EVRVADCSTAT_VADC33V_SHIFT (8)     </span><span class="comment">/* Bits 8-15: VADC 3.3 V Conversion Result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_EVRVADCSTAT_VADC33V_MASK  (0xff &lt;&lt; SCU_EVRVADCSTAT_VADC33V_SHIFT)</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">/* Power Monitor Value */</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define SCU_PWRMON_THRS_SHIFT       (0)       </span><span class="comment">/* Bits 0-7: Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PWRMON_THRS_MASK        (0xff &lt;&lt; SCU_POWER_PWRMON_THRS_SHIFT)</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_PWRMON_THRS(n)        ((uint32_t)(n) &lt;&lt; SCU_POWER_PWRMON_THRS_SHIFT)</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PWRMON_INTV_SHIFT       (8)       </span><span class="comment">/* Bits 8-15: Interval */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PWRMON_INTV_MASK        (0xff &lt;&lt; SCU_POWER_PWRMON_INTV_SHIFT)</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_PWRMON_INTV(n)        ((uint32_t)(n) &lt;&lt; SCU_POWER_PWRMON_INTV_SHIFT)</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PWRMON_ENB              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/* Hibernation SCU Registers */</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">/* Hibernate Domain Status Register */</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define SCU_HDSTAT_EPEV             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Wake-up Pin Event Positive Edge Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDSTAT_ENEV             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Wake-up Pin Event Negative Edge Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDSTAT_RTCEV            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  RTC Event Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDSTAT_ULPWDG           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  ULP WDG Alarm Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDSTAT_HIBNOUT          (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 3:  Hibernate Control Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/* Hibernate Domain Status Clear Register */</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define SCU_HDCLR_EPEV              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Wake-up Pin Event Positive Edge Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCLR_ENEV              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Wake-up Pin Event Negative Edge Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCLR_RTCEV             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  RTC Event Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCLR_ULPWDG            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  ULP WDG Alarm Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/* Hibernate Domain Status Set Register */</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define SCU_HDSET_EPEV              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Wake-up Pin Event Positive Edge Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDSET_ENEV              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Wake-up Pin Event Negative Edge Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDSET_RTCEV             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  RTC Event Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDSET_ULPWDG            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  ULP WDG Alarm Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">/* Hibernate Domain Control Register */</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define SCU_HDCR_WKPEP              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Wake-Up on Pin Event Positive Edge Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCR_WKPEN              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Wake-up on Pin Event Negative Edge Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCR_RTCE               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Wake-up on RTC Event Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCR_ULPWDGEN           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  ULP WDG Alarm Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCR_HIB                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Hibernate Request Value Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCR_RCS                (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  fRTC Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_RCS_OSI          (0)       </span><span class="comment">/*         0=fOSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_RCS_ULP          (1 &lt;&lt; 6)  </span><span class="comment">/*         1=fULP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCR_STDBYSEL           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  fSTDBY Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_STDBYSEL_OSI     (0)       </span><span class="comment">/*         0=fOSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_STDBYSEL_ULP     (1 &lt;&lt; 7)  </span><span class="comment">/*         1=fULP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCR_WKUPSEL            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Wake-Up from Hibernate Trigger Input Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_WKUPSEL_HIBIO1   (0)       </span><span class="comment">/*         0=HIB_IO_1 pin selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_WKUPSEL_HIBIO0   (1 &lt;&lt; 8)  </span><span class="comment">/*         1=HIB_IO_0 pin selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCR_GPI0SEL            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: General Purpose Input 0 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_GPIOSEL_HIBIO1   (0)       </span><span class="comment">/*         0=HIB_IO_1 pin selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_GPIOSEL_HIBIO0   (1 &lt;&lt; 10) </span><span class="comment">/*         1=HIB_IO_0 pin selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCR_HIBIO0POL          (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: HIBIO0 Polarity Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO0POL_DIR    (0)       </span><span class="comment">/*         0=Direct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO0POL_INV    (1 &lt;&lt; 12) </span><span class="comment">/*         1=Inverted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCR_HIBIO1POL          (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: HIBIO1 Polarity Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO1POL_DIR    (0)       </span><span class="comment">/*         0=Direct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO1POL_INV    (1 &lt;&lt; 13) </span><span class="comment">/*         1=Inverted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCR_HIBIO0SEL_SHIFT    (16)      </span><span class="comment">/* Bits 16-19: HIB_IO_0 Pin I/O Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCR_HIBIO0SEL_MASK     (15 &lt;&lt; SCU_HDCR_HIBIO0SEL_SHIFT)</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO0SEL_DIR    (0 &lt;&lt; SCU_HDCR_HIBIO0SEL_SHIFT)  </span><span class="comment">/* Direct input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO0SEL_DIRPD  (1 &lt;&lt; SCU_HDCR_HIBIO0SEL_SHIFT)  </span><span class="comment">/* Direct input, Input pull-down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO0SEL_DIRPU  (2 &lt;&lt; SCU_HDCR_HIBIO0SEL_SHIFT)  </span><span class="comment">/* Direct input, Input pull-up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO0SEL_PP     (8 &lt;&lt; SCU_HDCR_HIBIO0SEL_SHIFT)  </span><span class="comment">/*  Push-pull HIB Control output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO0SEL_PPWDT  (9 &lt;&lt; SCU_HDCR_HIBIO0SEL_SHIFT)  </span><span class="comment">/* Push-pull WDT service output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO0SEL_PPGPIO (10 &lt;&lt; SCU_HDCR_HIBIO0SEL_SHIFT) </span><span class="comment">/* Push-pull GPIO output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO0SEL_OD     (12 &lt;&lt; SCU_HDCR_HIBIO0SEL_SHIFT) </span><span class="comment">/* Open-drain HIB Control output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO0SEL_ODWDT  (13 &lt;&lt; SCU_HDCR_HIBIO0SEL_SHIFT) </span><span class="comment">/* Open-drain WDT service output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO0SEL_ODGPIO (14 &lt;&lt; SCU_HDCR_HIBIO0SEL_SHIFT) </span><span class="comment">/* Open-drain GPIO output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCR_HIBIO1SEL_SHIFT    (20)      </span><span class="comment">/* Bits 20-23: HIB_IO_1 Pin I/O Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_HDCR_HIBIO1SEL_MASK     (15 &lt;&lt; SCU_HDCR_HIBIO1SEL_SHIFT)</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO1SEL_DIR    (0 &lt;&lt; SCU_HDCR_HIBIO1SEL_SHIFT)  </span><span class="comment">/* Direct input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO1SEL_DIRPD  (1 &lt;&lt; SCU_HDCR_HIBIO1SEL_SHIFT)  </span><span class="comment">/* Direct input, Input pull-down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO1SEL_DIRPU  (2 &lt;&lt; SCU_HDCR_HIBIO1SEL_SHIFT)  </span><span class="comment">/* Direct input, Input pull-up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO1SEL_PP     (8 &lt;&lt; SCU_HDCR_HIBIO1SEL_SHIFT)  </span><span class="comment">/*  Push-pull HIB Control output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO1SEL_PPWDT  (9 &lt;&lt; SCU_HDCR_HIBIO1SEL_SHIFT)  </span><span class="comment">/* Push-pull WDT service output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO1SEL_PPGPIO (10 &lt;&lt; SCU_HDCR_HIBIO1SEL_SHIFT) </span><span class="comment">/* Push-pull GPIO output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO1SEL_OD     (12 &lt;&lt; SCU_HDCR_HIBIO1SEL_SHIFT) </span><span class="comment">/* Open-drain HIB Control output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO1SEL_ODWDT  (13 &lt;&lt; SCU_HDCR_HIBIO1SEL_SHIFT) </span><span class="comment">/* Open-drain WDT service output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_HDCR_HIBIO1SEL_ODGPIO (14 &lt;&lt; SCU_HDCR_HIBIO1SEL_SHIFT) </span><span class="comment">/* Open-drain GPIO output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">/* Internal 32.768 kHz Clock Source Control Register */</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define SCU_OSCSICTRL_PWD           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Turn OFF the fOSI Clock Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">/* OSC_ULP Status Register */</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define SCU_OSCULSTAT_X1D           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: XTAL1 Data Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">/* OSC_ULP Control Register */</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define SCU_OSCULCTRL_X1DEN         (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: XTAL1 Data General Purpose Input Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_OSCULCTRL_MODE_SHIFT    (4)       </span><span class="comment">/* Bits 4-5: Oscillator Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_OSCULCTRL_MODE_MASK     (3 &lt;&lt; SCU_OSCULCTRL_MODE_SHIFT)</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_OSCULCTRL_MODE_OPER   (0 &lt;&lt; SCU_OSCULCTRL_MODE_SHIFT) </span><span class="comment">/* OSC enabled in operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_OSCULCTRL_MODE_BYPASS (1 &lt;&lt; SCU_OSCULCTRL_MODE_SHIFT) </span><span class="comment">/* OSC enabled in bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_OSCULCTRL_MODE_PDN    (2 &lt;&lt; SCU_OSCULCTRL_MODE_SHIFT) </span><span class="comment">/* OSC power down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_OSCULCTRL_MODE_PDNGPI (3 &lt;&lt; SCU_OSCULCTRL_MODE_SHIFT) </span><span class="comment">/* OSC power down, GPI possible */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">/* Reset SCU Registers */</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">/* System Reset Status */</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define SCU_RSTSTAT_RSTSTAT_SHIFT   (0)     </span><span class="comment">/* Bits 0-7: Reset Status Information */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_RSTSTAT_RSTSTAT_MASK    (0xff &lt;&lt; SCU_RSTSTAT_RSTSTAT_SHIFT)</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_RSTSTAT_RSTSTAT_PORST   (1 &lt;&lt; SCU_RSTSTAT_RSTSTAT_SHIFT)   </span><span class="comment">/* PORST reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_RSTSTAT_RSTSTAT_SWD     (2 &lt;&lt; SCU_RSTSTAT_RSTSTAT_SHIFT)   </span><span class="comment">/* SWD reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_RSTSTAT_RSTSTAT_PV      (4 &lt;&lt; SCU_RSTSTAT_RSTSTAT_SHIFT)   </span><span class="comment">/* PV reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_RSTSTAT_RSTSTAT_CPUSYS  (8 &lt;&lt; SCU_RSTSTAT_RSTSTAT_SHIFT)   </span><span class="comment">/* CPU system reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_RSTSTAT_RSTSTAT_CPULOCK (16 &lt;&lt; SCU_RSTSTAT_RSTSTAT_SHIFT)  </span><span class="comment">/* CPU lockup reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_RSTSTAT_RSTSTAT_WDT     (32 &lt;&lt; SCU_RSTSTAT_RSTSTAT_SHIFT)  </span><span class="comment">/* WDT reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_RSTSTAT_RSTSTAT_PERR    (128 &lt;&lt; SCU_RSTSTAT_RSTSTAT_SHIFT) </span><span class="comment">/* Parity Error reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define SCU_RSTSTAT_HIBWK           (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Hibernate Wake-up Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_RSTSTAT_HIBRS           (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Hibernate Reset Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_RSTSTAT_LCKEN           (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Enable Lockup Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">/* Reset Set Register */</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define SCU_RSTSET_HIBWK            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Hibernate Wake-up Reset Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_RSTSET_HIBRS            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Hibernate Reset Reset Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_RSTSET_LCKEN            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Enable Lockup Reset Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">/* Reset Clear Register */</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define SCU_RSTCLR_RSCLR            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Clear Reset Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_RSTCLR_HIBWK            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Clear Hibernate Wake-up Reset Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_RSTCLR_HIBRS            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Clear Hibernate Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_RSTCLR_LCKEN            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Clear Hibernate Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">/* Peripheral Reset Status Register 0, Peripheral Reset Set Register 0, Peripheral</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment"> * Reset Clear Register 0</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define SCU_PR0_VADCRS              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  VADC Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR0_DSDRS               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  DSD Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR0_CCU40RS             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  CCU40 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR0_CCU41RS             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  CCU41 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR0_CCU42RS             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  CCU42 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR0_CCU80RS             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  CCU80 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR0_CCU81RS             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  CCU81 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR0_POSIF0RS            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  POSIF0 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR0_POSIF1RS            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: POSIF1 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR0_USIC0RS             (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: USIC0 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR0_ERU1RS              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: ERU1 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">/* Peripheral Reset Status Register 1, Peripheral Reset Set Register 1, Peripheral</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment"> * Reset Clear Register 1</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define SCU_PR1_CCU43RS             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  CCU43 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR1_LEDTSCU0RS          (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  LEDTS Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR1_MCAN0RS             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  MultiCAN Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR1_DACRS               (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  DAC Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR1_MMCIRS              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  MMC Interface Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR1_USIC1RS             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  USIC1 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR1_USIC2RS             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  USIC2 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR1_PPORTSRS            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  PORTS Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">/* Peripheral Reset Status Register 1, Peripheral Reset Set Register 1, Peripheral</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"> * Reset Clear Register 1</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define SCU_PR2_WDTRS               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  WDT Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR2_ETH0RS              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  ETH0 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR2_DMA0RS              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  DMA0 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR2_DMA1RS              (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  DMA1 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR2_FCERS               (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  FCE Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PR2_USBRS               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  USB Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/* Peripheral Reset Status Register 3, Peripheral Reset Set Register 3, Peripheral</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"> * Reset Clear Register 3</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define SCU_PR3_EBURS               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  EBU Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/* Clock Control SCU Registers */</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">/* Clock Status Register, Clock Set Control Register, Clock clear Control Register */</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define SCU_CLK_USBC                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  USB Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_CLK_MMCC                (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  MMC Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_CLK_ETH0C               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Ethernet Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_CLK_EBUC                (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  EBU Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_CLK_CCUC                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  CCU Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_CLK_WDTC                (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  WDT Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">/* System Clock Control */</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define SCU_SYSCLKCR_SYSDIV_SHIFT   (0)  </span><span class="comment">/* Bits 0-7: System Clock Division Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_SYSCLKCR_SYSDIV_MASK    (0xff &lt;&lt; SCU_SYSCLKCR_SYSDIV_SHIFT)</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_SYSCLKCR_SYSDIV(n)    ((uint32_t)((n)-1) &lt;&lt; SCU_SYSCLKCR_SYSDIV_SHIFT)</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define SCU_SYSCLKCR_SYSSEL         (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: System Clock Selection Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_SYSCLKCR_SYSSEL_OFI   (0)       </span><span class="comment">/*         0=OFI clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_SYSCLKCR_SYSSEL_PLL   (1 &lt;&lt; 16) </span><span class="comment">/*         1=PLL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">/* CPU Clock Control */</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define SCU_CPUCLKCR_CPUDIV         (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: CPU Clock Divider Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/* Peripheral Bus Clock Control */</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define SCU_PBCLKCR_PBDIV           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  PB Clock Divider Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_PBCLKCR_PBDIV_FCPU    (0)       </span><span class="comment">/*         0=fCPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_PBCLKCR_PBDIV_DIV2    (1 &lt;&lt; 0)  </span><span class="comment">/*         1=fCPU/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">/* USB Clock Control */</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define SCU_USBCLKCR_USBDIV_SHIFT   (0)       </span><span class="comment">/* Bits 0-2: USB Clock Divider Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBCLKCR_USBDIV_MASK    (7 &lt;&lt; SCU_USBCLKCR_USBDIV_SHIFT)</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_SYSCLKCR_USBDIV(n)    ((uint32_t)((n)-1) &lt;&lt; SCU_USBCLKCR_USBDIV_SHIFT)</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBCLKCR_USBSEL         (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: USB Clock Selection Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_USBCLKCR_USBSEL_USBPLL (0)      </span><span class="comment">/*         0=USB PLL Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_USBCLKCR_USBSEL_PLL   (1 &lt;&lt; 16) </span><span class="comment">/*         1= PLL Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">/* EBU Clock Control */</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define SCU_EBUCLKCR_EBUDIV_SHIFT   (0)       </span><span class="comment">/* Bitx 0-5: EBU Clock Divider Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_EBUCLKCR_EBUDIV_MASK    (0x3f &lt;&lt; SCU_EBUCLKCR_EBUDIV_SHIFT)</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_EBUCLKCR_EBUDIV(n)    ((uint32_t)((n)-1) &lt;&lt; SCU_EBUCLKCR_EBUDIV_SHIFT)</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">/* CCU Clock Control */</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define SCU_CCUCLKCR_CCUDIV         (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  CCU Clock Divider Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CCUCLKCR_CCUDIV_FSYS  (0)       </span><span class="comment">/*         0= SYS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CCUCLKCR_CCUDIV_DIV2  (1 &lt;&lt; 0)  </span><span class="comment">/*         1=fSYS/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">/* WDT Clock Control */</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define SCU_WDTCLKCR_WDTDIV_SHIFT   (0)       </span><span class="comment">/* Bits 0-7: WDT Clock Divider Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_WDTCLKCR_WDTDIV_MASK    (0xff &lt;&lt; SCU_WDTCLKCR_WDTDIV_SHIFT)</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_WDTCLKCR_WDTDIV(n)    ((uint32_t)((n)-1) &lt;&lt; SCU_WDTCLKCR_WDTDIV_SHIFT)</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_WDTCLKCR_WDTSEL_SHIFT   (16)      </span><span class="comment">/* Bits 16-17: WDT Clock Selection Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_WDTCLKCR_WDTSEL_MASK    (3 &lt;&lt; SCU_WDTCLKCR_WDTSEL_SHIFT)</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_WDTCLKCR_WDTSEL_FOFI  (0 &lt;&lt; SCU_WDTCLKCR_WDTSEL_SHIFT) </span><span class="comment">/* fOFI clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_WDTCLKCR_WDTSEL_FSTDY (1 &lt;&lt; SCU_WDTCLKCR_WDTSEL_SHIFT) </span><span class="comment">/* fSTDBY clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_WDTCLKCR_WDTSEL_FPLL  (2 &lt;&lt; SCU_WDTCLKCR_WDTSEL_SHIFT) </span><span class="comment">/* fPLL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/* External clock Control Register */</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define SCU_EXTCLKCR_ECKSEL_SHIFT   (0)       </span><span class="comment">/* Bits 0-1: External Clock Selection Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_EXTCLKCR_ECKSEL_MASK    (3 &lt;&lt; SCU_EXTCLKCR_ECKSEL_SHIFT)</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_EXTCLKCR_ECKSEL_FSYS  (0 &lt;&lt; SCU_EXTCLKCR_ECKSEL_SHIFT) </span><span class="comment">/* fSYS clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_EXTCLKCR_ECKSEL_FUSB  (2 &lt;&lt; SCU_EXTCLKCR_ECKSEL_SHIFT) </span><span class="comment">/* fUSB clock divided by ECKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_EXTCLKCR_ECKSEL_FPLL  (3 &lt;&lt; SCU_EXTCLKCR_ECKSEL_SHIFT) </span><span class="comment">/* fPLL clock divided by ECKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_EXTCLKCR_ECKDIV_SHIFT   (16)      </span><span class="comment">/* Bits 16-24: External Clock Divider Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_EXTCLKCR_ECKDIV_MASK    (0x1ff &lt;&lt; SCU_EXTCLKCR_ECKDIV_SHIFT)</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_EXTCLKCR_ECKDIV(n)    ((uint32_t)((n)-1) &lt;&lt; SCU_EXTCLKCR_ECKDIV_SHIFT)</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">/* Sleep Control Register */</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define SCU_SLEEPCR_SYSSEL          (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  System Clock Selection Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_SLEEPCR_SYSSEL_OFI    (0)       </span><span class="comment">/*         0=fOFI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_SLEEPCR_SYSSEL_ PLL   (1 &lt;&lt; 0)  </span><span class="comment">/*         1=fPLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_SLEEPCR_USBCR           (1 &lt;&lt; 16) </span><span class="comment">/* Bit 6:  USB Clock Control in Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_SLEEPCR_MMCCR           (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: MMC Clock Control in Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_SLEEPCR_ETH0CR          (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Ethernet Clock Control in Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_SLEEPCR_EBUCR           (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: EBU Clock Control in Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_SLEEPCR_CCUCR           (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: CCU Clock Control in Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_SLEEPCR_WDTCR           (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: WDT Clock Control in Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/* Deep Sleep Control Register */</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define SCU_DSLEEPCR_SYSSEL         (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: System Clock Selection Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_DSLEEPCR_SYSSEL_FOFI  (0)       </span><span class="comment">/*        0=fOFI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_DSLEEPCR_SYSSEL_FPLL  (1 &lt;&lt; 0)  </span><span class="comment">/*        1=fPLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DSLEEPCR_FPDN           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Flash Power Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DSLEEPCR_PLLPDN         (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: PLL Power Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DSLEEPCR_VCOPDN         (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: PLL Power Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DSLEEPCR_USBCR          (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: USB Clock Control in Deep Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DSLEEPCR_MMCCR          (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: MMC Clock Control in Deep Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DSLEEPCR_ETH0CR         (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Ethernet Clock Control in Deep Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DSLEEPCR_EBUCR          (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: EBU Clock Control in Deep Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DSLEEPCR_CCUCR          (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: CCU Clock Control in Deep Sleep Mod */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_DSLEEPCR_WDTCR          (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: WDT Clock Control in Deep Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">/* Peripheral 0 Clock Gating Status, Peripheral 0 Clock Gating Set, Peripheral 0 Clock Gating Clear */</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#ifdef XMC4_SCU_GATING</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT0_VADC            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  VADC Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT0_DSD             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  DSD Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT0_CCU40           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  CCU40 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT0_CCU41           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  CCU41 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT0_CCU42           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  CCU42 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT0_CCU80           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  CCU80 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT0_CCU81           (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  CCU81 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT0_POSIF0          (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  POSIF0 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT0_POSIF1          (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: POSIF1 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT0_USIC0           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: USIC0 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT0_ERU1            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: ERU1 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">/* Peripheral 1 Clock Gating Status, Peripheral 1 Clock Gating Set, Peripheral 1 Clock Gating Clear */</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#ifdef XMC4_SCU_GATING</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT1_CCU43           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  CCU43 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT1_LEDTSCU0        (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  LEDTS Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT1_MCAN0           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  MultiCAN Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT1_DAC             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  DAC Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT1_MMCI            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  MMC Interface Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT1_USIC1           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  USIC1 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT1_USIC2           (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  USIC1 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT1_PPORTS          (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  PORTS Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">/* Peripheral 2 Clock Gating Status, Peripheral 2 Clock Gating Set, Peripheral 2 Clock Gating Clear */</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#ifdef XMC4_SCU_GATING</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT2_WDT             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  WDT Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT2_ETH0            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  ETH0 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT2_DMA0            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  DMA0 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT2_DMA1            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  DMA1 Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT2_FCE             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  FCE Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT2_USB             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  USB Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT2_ECAT            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: ECAT Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">/* Peripheral 3 Clock Gating Status, Peripheral 3 Clock Gating Set, Peripheral 3 Clock Gating Clear */</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#ifdef XMC4_SCU_GATING</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CGAT3_EBU             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  EBU Gating Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">/* Oscillator Control SCU Registers */</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">/* OSC_HP Status Register */</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define SCU_OSCHPSTAT_X1D           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  XTAL1 Data Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">/* OSC_HP Control Register */</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define SCU_OSCHPCTRL_X1DEN         (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  XTAL1 Data Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_OSCHPCTRL_SHBY          (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Shaper Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_OSCHPCTRL_GAINSEL_SHIFT (2)       </span><span class="comment">/* Bits 2-3: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_OSCHPCTRL_GAINSEL_MASK  (3 &lt;&lt; SCU_OSCHPCTRL_GAINSEL_SHIFT)</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_OSCHPCTRL_GAINSEL(n)  ((uint32_t)(n) &lt;&lt; SCU_OSCHPCTRL_GAINSEL_SHIFT)</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_OSCHPCTRL_MODE_SHIFT    (4)</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_OSCHPCTRL_MODE_MASK     (3 &lt;&lt; SCU_OSCHPCTRL_MODE_SHIFT)</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_OSCHPCTRL_MODE_XTAL   (0 &lt;&lt; SCU_OSCHPCTRL_MODE_SHIFT) </span><span class="comment">/* External Crystal Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_OSCHPCTRL_MODE_DIS    (1 &lt;&lt; SCU_OSCHPCTRL_MODE_SHIFT) </span><span class="comment">/* OSC is disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_OSCHPCTRL_MODE_EXTIN  (2 &lt;&lt; SCU_OSCHPCTRL_MODE_SHIFT) </span><span class="comment">/*  External Input Clock Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_OSCHPCTRL_MODE_DISPSM (3 &lt;&lt; SCU_OSCHPCTRL_MODE_SHIFT) </span><span class="comment">/* OSC is disabled, Power-Saving Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_OSCHPCTRL_OSCVAL_SHIFT  (16)</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_OSCHPCTRL_OSCVAL_MASK   (15 &lt;&lt; SCU_OSCHPCTRL_OSCVAL_SHIFT)</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_OSCHPCTRL_OSCVAL(n)   ((uint32_t)((n)-1) &lt;&lt; SCU_OSCHPCTRL_OSCVAL_SHIFT)</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">/* Clock Calibration Constant Register */</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define SCU_CLKCALCONST_CALIBCONST_SHIFT (0)  </span><span class="comment">/* Bits 0-3: Clock Calibration Constant Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_CLKCALCONST_CALIBCONST_MASK  (15 &lt;&lt; SCU_CLKCALCONST_CALIBCONST_SHIFT)</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CLKCALCONST_CALIBCONST(n)  ((uint32_t)(n) &lt;&lt; SCU_CLKCALCONST_CALIBCONST_SHIFT)</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">/* PLL Control SCU Registers */</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">/* System PLL Status Register */</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define SCU_PLLSTAT_VCOBYST         (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  VCO Bypass Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLSTAT_PWDSTAT         (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  PLL Power-saving Mode Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLSTAT_VCOLOCK         (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  PLL LOCK Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLSTAT_K1RDY           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  K1 Divider Ready Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLSTAT_K2RDY           (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  K2 Divider Ready Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLSTAT_BY              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Bypass Mode Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLSTAT_PLLLV           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Oscillator for PLL Valid Low Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLSTAT_PLLHV           (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Oscillator for PLL Valid High Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLSTAT_PLLSP           (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Oscillator for PLL Valid Spike Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">/* System PLL Configuration 0 Register */</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define SCU_PLLCON0_VCOBYP          (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  VCO Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON0_VCOPWD          (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  VCO Power Saving Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON0_VCOTR           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  VCO Trim Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON0_FINDIS          (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Disconnect Oscillator from VCO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON0_OSCDISCDIS      (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Oscillator Disconnect Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON0_PLLPWD          (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: PLL Power Saving Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON0_OSCRES          (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Oscillator Watchdog Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON0_RESLD           (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Restart VCO Lock Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON0_AOTREN          (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Automatic Oscillator Calibration Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON0_FOTR            (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Factory Oscillator Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">/* System PLL Configuration 1 Register */</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define SCU_PLLCON1_K1DIV_SHIFT     (0)       </span><span class="comment">/* Bits 0-6: K1-Divider Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON1_K1DIV_MASK      (0x7f &lt;&lt; SCU_PLLCON1_K1DIV_SHIFT)</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_PLLCON1_K1DIV(n)      ((uint32_t)((n)-1) &lt;&lt; SCU_PLLCON1_K1DIV_SHIFT)</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON1_NDIV_SHIFT      (8)       </span><span class="comment">/* Bits 8-14: N-Divider Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON1_NDIV_MASK       (0x7f &lt;&lt; SCU_PLLCON1_NDIV_SHIFT)</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_PLLCON1_NDIV(n)       ((uint32_t)((n)-1) &lt;&lt; SCU_PLLCON1_NDIV_SHIFT)</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON1_K2DIV_SHIFT     (16)      </span><span class="comment">/* Bit 16-22: K2-Divider Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON1_K2DIV_MASK      (0x7f &lt;&lt; SCU_PLLCON1_K2DIV_SHIFT)</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_PLLCON1_K2DIV(n)      ((uint32_t)((n)-1) &lt;&lt; SCU_PLLCON1_K2DIV_SHIFT)</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON1_PDIV_SHIFT      (24)      </span><span class="comment">/* Bits 24-27: P-Divider Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON1_PDIV_MASK       (0x7f &lt;&lt; SCU_PLLCON1_PDIV_SHIFT)</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_PLLCON1_PDIV(n)       ((uint32_t)((n)-1) &lt;&lt; SCU_PLLCON1_PDIV_SHIFT)</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">/* System PLL Configuration 2 Register */</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define SCU_PLLCON2_PINSEL          (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: P-Divider Input Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_PLLCON2_PINSEL_PLL    (0)       </span><span class="comment">/*        0=PLL external oscillator selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_PLLCON2_PINSEL_OFI    (1 &lt;&lt; 0)  </span><span class="comment">/*        1=Backup clock source selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_PLLCON2_K1INSEL         (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: K1-Divider Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_PLLCON2_K1INSEL_PLL   (0)       </span><span class="comment">/*        0=PLL external oscillator selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_PLLCON2_K1INSEL_OFI   (1 &lt;&lt; 8)  </span><span class="comment">/*        1=Backup clock source selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">/* USB PLL Status Register */</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define SCU_USBPLLSTAT_VCOBYST      (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  VCO Bypass Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBPLLSTAT_PWDSTAT      (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  PLL Power-saving Mode Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBPLLSTAT_VCOLOCK      (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  PLL VCO Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBPLLSTAT_BY           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Bypass Mode Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBPLLSTAT_VCOLOCKED    (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  PLL LOCK Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">/* USB PLL Control Register */</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define SCU_USBPLLCON_VCOBYP        (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  VCO Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBPLLCON_VCOPWD        (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  VCO Power Saving Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBPLLCON_VCOTR         (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  VCO Trim Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBPLLCON_FINDIS        (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Disconnect Oscillator from VCO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBPLLCON_OSCDISCDIS    (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Oscillator Disconnect Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBPLLCON_NDIV_SHIFT    (8)       </span><span class="comment">/* Bits 8-14: N-Divider Val */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBPLLCON_NDIV_MASK     (0x7f &lt;&lt; SCU_USBPLLCON_NDIV_SHIFT)</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_USBPLLCON_NDIV(n)     ((uint32_t)((n)-1) &lt;&lt; SCU_USBPLLCON_NDIV_SHIFT)</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBPLLCON_PLLPWD        (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: PLL Power Saving Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBPLLCON_RESLD         (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Restart VCO Lock Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBPLLCON_PDIV_SHIFT    (24)      </span><span class="comment">/* Bits 24-27: P-Divider Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_USBPLLCON_PDIV_MASK     (15 &lt;&lt; SCU_USBPLLCON_PDIV_SHIFT)</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_USBPLLCON_PDIV(n)     ((uint32_t)((n)-1) &lt;&lt; SCU_USBPLLCON_PDIV_SHIFT)</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">/* Clock Multiplexing Status Register */</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define SCU_CLKMXSTAT_SYSCLKMUX_SHIFT (0)     </span><span class="comment">/* Bits 0-1: System Clock Multiplexing Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCU_CLKMXSTAT_SYSCLKMUX_MASK  (3 &lt;&lt; SCU_CLKMXSTAT_SYSCLKMUX_SHIFT)</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CLKMXSTAT_SYSCLKMUX_OFI (1 &lt;&lt; SCU_CLKMXSTAT_SYSCLKMUX_SHIFT)</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCU_CLKMXSTAT_SYSCLKMUX_PLL (2 &lt;&lt; SCU_CLKMXSTAT_SYSCLKMUX_SHIFT)</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_XMC4_CHIP_XMC4_SCU_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
