

================================================================
== Vitis HLS Report for 'FIR_filter'
================================================================
* Date:           Sun Nov 16 15:52:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Direct_FIR_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.154 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      324|      324|  3.240 us|  3.240 us|  324|  324|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 325
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 326 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_115 = load i16 275" [FIR_HLS.cpp:22]   --->   Operation 326 'load' 'H_filter_FIR_load_115' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_1 : Operation 327 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_195 = load i16 195" [FIR_HLS.cpp:22]   --->   Operation 327 'load' 'H_filter_FIR_load_195' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 328 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_115 = load i16 275" [FIR_HLS.cpp:22]   --->   Operation 328 'load' 'H_filter_FIR_load_115' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_2 : Operation 329 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_195 = load i16 195" [FIR_HLS.cpp:22]   --->   Operation 329 'load' 'H_filter_FIR_load_195' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_2 : Operation 330 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_196 = load i16 194" [FIR_HLS.cpp:22]   --->   Operation 330 'load' 'H_filter_FIR_load_196' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_2 : Operation 331 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_276 = load i16 114" [FIR_HLS.cpp:22]   --->   Operation 331 'load' 'H_filter_FIR_load_276' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 332 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_5 = load i16 385" [FIR_HLS.cpp:22]   --->   Operation 332 'load' 'H_filter_FIR_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_3 : Operation 333 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_52 = load i16 338" [FIR_HLS.cpp:22]   --->   Operation 333 'load' 'H_filter_FIR_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_3 : Operation 334 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_196 = load i16 194" [FIR_HLS.cpp:22]   --->   Operation 334 'load' 'H_filter_FIR_load_196' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_3 : Operation 335 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_276 = load i16 114" [FIR_HLS.cpp:22]   --->   Operation 335 'load' 'H_filter_FIR_load_276' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 336 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_5 = load i16 385" [FIR_HLS.cpp:22]   --->   Operation 336 'load' 'H_filter_FIR_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_4 : Operation 337 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_52 = load i16 338" [FIR_HLS.cpp:22]   --->   Operation 337 'load' 'H_filter_FIR_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_4 : Operation 338 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_84 = load i16 306" [FIR_HLS.cpp:22]   --->   Operation 338 'load' 'H_filter_FIR_load_84' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_4 : Operation 339 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_106 = load i16 284" [FIR_HLS.cpp:22]   --->   Operation 339 'load' 'H_filter_FIR_load_106' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 340 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_84 = load i16 306" [FIR_HLS.cpp:22]   --->   Operation 340 'load' 'H_filter_FIR_load_84' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_5 : Operation 341 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_106 = load i16 284" [FIR_HLS.cpp:22]   --->   Operation 341 'load' 'H_filter_FIR_load_106' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_5 : Operation 342 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_108 = load i16 282" [FIR_HLS.cpp:22]   --->   Operation 342 'load' 'H_filter_FIR_load_108' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_5 : Operation 343 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_114 = load i16 276" [FIR_HLS.cpp:22]   --->   Operation 343 'load' 'H_filter_FIR_load_114' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_5 : Operation 344 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_115, i16 276" [FIR_HLS.cpp:22]   --->   Operation 344 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 345 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_108 = load i16 282" [FIR_HLS.cpp:22]   --->   Operation 345 'load' 'H_filter_FIR_load_108' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_6 : Operation 346 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_114 = load i16 276" [FIR_HLS.cpp:22]   --->   Operation 346 'load' 'H_filter_FIR_load_114' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_6 : Operation 347 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_123 = load i16 267" [FIR_HLS.cpp:22]   --->   Operation 347 'load' 'H_filter_FIR_load_123' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_6 : Operation 348 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_136 = load i16 254" [FIR_HLS.cpp:22]   --->   Operation 348 'load' 'H_filter_FIR_load_136' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 349 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_123 = load i16 267" [FIR_HLS.cpp:22]   --->   Operation 349 'load' 'H_filter_FIR_load_123' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_7 : Operation 350 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_136 = load i16 254" [FIR_HLS.cpp:22]   --->   Operation 350 'load' 'H_filter_FIR_load_136' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_7 : Operation 351 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_140 = load i16 250" [FIR_HLS.cpp:22]   --->   Operation 351 'load' 'H_filter_FIR_load_140' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_7 : Operation 352 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_145 = load i16 245" [FIR_HLS.cpp:22]   --->   Operation 352 'load' 'H_filter_FIR_load_145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 353 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_140 = load i16 250" [FIR_HLS.cpp:22]   --->   Operation 353 'load' 'H_filter_FIR_load_140' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_8 : Operation 354 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_145 = load i16 245" [FIR_HLS.cpp:22]   --->   Operation 354 'load' 'H_filter_FIR_load_145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_8 : Operation 355 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_152 = load i16 238" [FIR_HLS.cpp:22]   --->   Operation 355 'load' 'H_filter_FIR_load_152' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_8 : Operation 356 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_154 = load i16 236" [FIR_HLS.cpp:22]   --->   Operation 356 'load' 'H_filter_FIR_load_154' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 357 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_152 = load i16 238" [FIR_HLS.cpp:22]   --->   Operation 357 'load' 'H_filter_FIR_load_152' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_9 : Operation 358 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_154 = load i16 236" [FIR_HLS.cpp:22]   --->   Operation 358 'load' 'H_filter_FIR_load_154' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_9 : Operation 359 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_156 = load i16 234" [FIR_HLS.cpp:22]   --->   Operation 359 'load' 'H_filter_FIR_load_156' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_9 : Operation 360 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_168 = load i16 222" [FIR_HLS.cpp:22]   --->   Operation 360 'load' 'H_filter_FIR_load_168' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 361 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_156 = load i16 234" [FIR_HLS.cpp:22]   --->   Operation 361 'load' 'H_filter_FIR_load_156' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_10 : Operation 362 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_168 = load i16 222" [FIR_HLS.cpp:22]   --->   Operation 362 'load' 'H_filter_FIR_load_168' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_10 : Operation 363 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_170 = load i16 220" [FIR_HLS.cpp:22]   --->   Operation 363 'load' 'H_filter_FIR_load_170' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_10 : Operation 364 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_173 = load i16 217" [FIR_HLS.cpp:22]   --->   Operation 364 'load' 'H_filter_FIR_load_173' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 365 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_170 = load i16 220" [FIR_HLS.cpp:22]   --->   Operation 365 'load' 'H_filter_FIR_load_170' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_11 : Operation 366 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_173 = load i16 217" [FIR_HLS.cpp:22]   --->   Operation 366 'load' 'H_filter_FIR_load_173' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_11 : Operation 367 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_175 = load i16 215" [FIR_HLS.cpp:22]   --->   Operation 367 'load' 'H_filter_FIR_load_175' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_11 : Operation 368 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_178 = load i16 212" [FIR_HLS.cpp:22]   --->   Operation 368 'load' 'H_filter_FIR_load_178' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 369 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_175 = load i16 215" [FIR_HLS.cpp:22]   --->   Operation 369 'load' 'H_filter_FIR_load_175' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_12 : Operation 370 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_178 = load i16 212" [FIR_HLS.cpp:22]   --->   Operation 370 'load' 'H_filter_FIR_load_178' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_12 : Operation 371 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_182 = load i16 208" [FIR_HLS.cpp:22]   --->   Operation 371 'load' 'H_filter_FIR_load_182' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_12 : Operation 372 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_184 = load i16 206" [FIR_HLS.cpp:22]   --->   Operation 372 'load' 'H_filter_FIR_load_184' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 13 <SV = 12> <Delay = 1.23>
ST_13 : Operation 373 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_182 = load i16 208" [FIR_HLS.cpp:22]   --->   Operation 373 'load' 'H_filter_FIR_load_182' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_13 : Operation 374 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_184 = load i16 206" [FIR_HLS.cpp:22]   --->   Operation 374 'load' 'H_filter_FIR_load_184' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_13 : Operation 375 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_186 = load i16 204" [FIR_HLS.cpp:22]   --->   Operation 375 'load' 'H_filter_FIR_load_186' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_13 : Operation 376 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_188 = load i16 202" [FIR_HLS.cpp:22]   --->   Operation 376 'load' 'H_filter_FIR_load_188' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 14 <SV = 13> <Delay = 1.23>
ST_14 : Operation 377 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_186 = load i16 204" [FIR_HLS.cpp:22]   --->   Operation 377 'load' 'H_filter_FIR_load_186' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_14 : Operation 378 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_188 = load i16 202" [FIR_HLS.cpp:22]   --->   Operation 378 'load' 'H_filter_FIR_load_188' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_14 : Operation 379 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_190 = load i16 200" [FIR_HLS.cpp:22]   --->   Operation 379 'load' 'H_filter_FIR_load_190' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_14 : Operation 380 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_192 = load i16 198" [FIR_HLS.cpp:22]   --->   Operation 380 'load' 'H_filter_FIR_load_192' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 15 <SV = 14> <Delay = 1.23>
ST_15 : Operation 381 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_190 = load i16 200" [FIR_HLS.cpp:22]   --->   Operation 381 'load' 'H_filter_FIR_load_190' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_15 : Operation 382 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_192 = load i16 198" [FIR_HLS.cpp:22]   --->   Operation 382 'load' 'H_filter_FIR_load_192' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_15 : Operation 383 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_193 = load i16 197" [FIR_HLS.cpp:22]   --->   Operation 383 'load' 'H_filter_FIR_load_193' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_15 : Operation 384 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_198 = load i16 192" [FIR_HLS.cpp:22]   --->   Operation 384 'load' 'H_filter_FIR_load_198' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 385 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_193 = load i16 197" [FIR_HLS.cpp:22]   --->   Operation 385 'load' 'H_filter_FIR_load_193' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_16 : Operation 386 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_198 = load i16 192" [FIR_HLS.cpp:22]   --->   Operation 386 'load' 'H_filter_FIR_load_198' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_16 : Operation 387 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_199 = load i16 191" [FIR_HLS.cpp:22]   --->   Operation 387 'load' 'H_filter_FIR_load_199' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_16 : Operation 388 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_201 = load i16 189" [FIR_HLS.cpp:22]   --->   Operation 388 'load' 'H_filter_FIR_load_201' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 389 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_199 = load i16 191" [FIR_HLS.cpp:22]   --->   Operation 389 'load' 'H_filter_FIR_load_199' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_17 : Operation 390 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_201 = load i16 189" [FIR_HLS.cpp:22]   --->   Operation 390 'load' 'H_filter_FIR_load_201' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_17 : Operation 391 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_203 = load i16 187" [FIR_HLS.cpp:22]   --->   Operation 391 'load' 'H_filter_FIR_load_203' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_17 : Operation 392 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_205 = load i16 185" [FIR_HLS.cpp:22]   --->   Operation 392 'load' 'H_filter_FIR_load_205' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 18 <SV = 17> <Delay = 1.23>
ST_18 : Operation 393 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_203 = load i16 187" [FIR_HLS.cpp:22]   --->   Operation 393 'load' 'H_filter_FIR_load_203' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_18 : Operation 394 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_205 = load i16 185" [FIR_HLS.cpp:22]   --->   Operation 394 'load' 'H_filter_FIR_load_205' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_18 : Operation 395 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_207 = load i16 183" [FIR_HLS.cpp:22]   --->   Operation 395 'load' 'H_filter_FIR_load_207' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_18 : Operation 396 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_209 = load i16 181" [FIR_HLS.cpp:22]   --->   Operation 396 'load' 'H_filter_FIR_load_209' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 19 <SV = 18> <Delay = 1.23>
ST_19 : Operation 397 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_207 = load i16 183" [FIR_HLS.cpp:22]   --->   Operation 397 'load' 'H_filter_FIR_load_207' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_19 : Operation 398 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_209 = load i16 181" [FIR_HLS.cpp:22]   --->   Operation 398 'load' 'H_filter_FIR_load_209' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_19 : Operation 399 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_213 = load i16 177" [FIR_HLS.cpp:22]   --->   Operation 399 'load' 'H_filter_FIR_load_213' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_19 : Operation 400 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_216 = load i16 174" [FIR_HLS.cpp:22]   --->   Operation 400 'load' 'H_filter_FIR_load_216' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 20 <SV = 19> <Delay = 1.23>
ST_20 : Operation 401 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_213 = load i16 177" [FIR_HLS.cpp:22]   --->   Operation 401 'load' 'H_filter_FIR_load_213' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_20 : Operation 402 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_216 = load i16 174" [FIR_HLS.cpp:22]   --->   Operation 402 'load' 'H_filter_FIR_load_216' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_20 : Operation 403 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_218 = load i16 172" [FIR_HLS.cpp:22]   --->   Operation 403 'load' 'H_filter_FIR_load_218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_20 : Operation 404 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_221 = load i16 169" [FIR_HLS.cpp:22]   --->   Operation 404 'load' 'H_filter_FIR_load_221' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 21 <SV = 20> <Delay = 1.23>
ST_21 : Operation 405 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_218 = load i16 172" [FIR_HLS.cpp:22]   --->   Operation 405 'load' 'H_filter_FIR_load_218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_21 : Operation 406 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_221 = load i16 169" [FIR_HLS.cpp:22]   --->   Operation 406 'load' 'H_filter_FIR_load_221' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_21 : Operation 407 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_223 = load i16 167" [FIR_HLS.cpp:22]   --->   Operation 407 'load' 'H_filter_FIR_load_223' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_21 : Operation 408 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_235 = load i16 155" [FIR_HLS.cpp:22]   --->   Operation 408 'load' 'H_filter_FIR_load_235' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 22 <SV = 21> <Delay = 1.23>
ST_22 : Operation 409 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_223 = load i16 167" [FIR_HLS.cpp:22]   --->   Operation 409 'load' 'H_filter_FIR_load_223' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_22 : Operation 410 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_235 = load i16 155" [FIR_HLS.cpp:22]   --->   Operation 410 'load' 'H_filter_FIR_load_235' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_22 : Operation 411 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_237 = load i16 153" [FIR_HLS.cpp:22]   --->   Operation 411 'load' 'H_filter_FIR_load_237' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_22 : Operation 412 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_239 = load i16 151" [FIR_HLS.cpp:22]   --->   Operation 412 'load' 'H_filter_FIR_load_239' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 23 <SV = 22> <Delay = 1.23>
ST_23 : Operation 413 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_237 = load i16 153" [FIR_HLS.cpp:22]   --->   Operation 413 'load' 'H_filter_FIR_load_237' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_23 : Operation 414 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_239 = load i16 151" [FIR_HLS.cpp:22]   --->   Operation 414 'load' 'H_filter_FIR_load_239' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_23 : Operation 415 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_246 = load i16 144" [FIR_HLS.cpp:22]   --->   Operation 415 'load' 'H_filter_FIR_load_246' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_23 : Operation 416 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_251 = load i16 139" [FIR_HLS.cpp:22]   --->   Operation 416 'load' 'H_filter_FIR_load_251' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 24 <SV = 23> <Delay = 1.23>
ST_24 : Operation 417 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_246 = load i16 144" [FIR_HLS.cpp:22]   --->   Operation 417 'load' 'H_filter_FIR_load_246' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_24 : Operation 418 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_251 = load i16 139" [FIR_HLS.cpp:22]   --->   Operation 418 'load' 'H_filter_FIR_load_251' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_24 : Operation 419 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_255 = load i16 135" [FIR_HLS.cpp:22]   --->   Operation 419 'load' 'H_filter_FIR_load_255' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_24 : Operation 420 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_268 = load i16 122" [FIR_HLS.cpp:22]   --->   Operation 420 'load' 'H_filter_FIR_load_268' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 421 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_255 = load i16 135" [FIR_HLS.cpp:22]   --->   Operation 421 'load' 'H_filter_FIR_load_255' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_25 : Operation 422 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_268 = load i16 122" [FIR_HLS.cpp:22]   --->   Operation 422 'load' 'H_filter_FIR_load_268' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_25 : Operation 423 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_277 = load i16 113" [FIR_HLS.cpp:22]   --->   Operation 423 'load' 'H_filter_FIR_load_277' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_25 : Operation 424 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_283 = load i16 107" [FIR_HLS.cpp:22]   --->   Operation 424 'load' 'H_filter_FIR_load_283' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 425 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_277 = load i16 113" [FIR_HLS.cpp:22]   --->   Operation 425 'load' 'H_filter_FIR_load_277' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_26 : Operation 426 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_283 = load i16 107" [FIR_HLS.cpp:22]   --->   Operation 426 'load' 'H_filter_FIR_load_283' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_26 : Operation 427 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_285 = load i16 105" [FIR_HLS.cpp:22]   --->   Operation 427 'load' 'H_filter_FIR_load_285' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_26 : Operation 428 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_307 = load i16 83" [FIR_HLS.cpp:22]   --->   Operation 428 'load' 'H_filter_FIR_load_307' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 27 <SV = 26> <Delay = 1.23>
ST_27 : Operation 429 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_285 = load i16 105" [FIR_HLS.cpp:22]   --->   Operation 429 'load' 'H_filter_FIR_load_285' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_27 : Operation 430 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_307 = load i16 83" [FIR_HLS.cpp:22]   --->   Operation 430 'load' 'H_filter_FIR_load_307' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_27 : Operation 431 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_339 = load i16 51" [FIR_HLS.cpp:22]   --->   Operation 431 'load' 'H_filter_FIR_load_339' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_27 : Operation 432 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_386 = load i16 4" [FIR_HLS.cpp:22]   --->   Operation 432 'load' 'H_filter_FIR_load_386' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 28 <SV = 27> <Delay = 1.23>
ST_28 : Operation 433 [2/2] (1.23ns)   --->   "%H_filter_FIR_load = load i16 390" [FIR_HLS.cpp:22]   --->   Operation 433 'load' 'H_filter_FIR_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_28 : Operation 434 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_1 = load i16 389" [FIR_HLS.cpp:22]   --->   Operation 434 'load' 'H_filter_FIR_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_28 : Operation 435 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_339 = load i16 51" [FIR_HLS.cpp:22]   --->   Operation 435 'load' 'H_filter_FIR_load_339' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_28 : Operation 436 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_386 = load i16 4" [FIR_HLS.cpp:22]   --->   Operation 436 'load' 'H_filter_FIR_load_386' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 29 <SV = 28> <Delay = 1.23>
ST_29 : Operation 437 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load = load i16 390" [FIR_HLS.cpp:22]   --->   Operation 437 'load' 'H_filter_FIR_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_29 : Operation 438 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_1 = load i16 389" [FIR_HLS.cpp:22]   --->   Operation 438 'load' 'H_filter_FIR_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_29 : Operation 439 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_2 = load i16 388" [FIR_HLS.cpp:22]   --->   Operation 439 'load' 'H_filter_FIR_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_29 : Operation 440 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_4 = load i16 386" [FIR_HLS.cpp:22]   --->   Operation 440 'load' 'H_filter_FIR_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_29 : Operation 441 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_5, i16 386" [FIR_HLS.cpp:22]   --->   Operation 441 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 30 <SV = 29> <Delay = 1.23>
ST_30 : Operation 442 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_2 = load i16 388" [FIR_HLS.cpp:22]   --->   Operation 442 'load' 'H_filter_FIR_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_30 : Operation 443 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_4 = load i16 386" [FIR_HLS.cpp:22]   --->   Operation 443 'load' 'H_filter_FIR_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_30 : Operation 444 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_12 = load i16 378" [FIR_HLS.cpp:22]   --->   Operation 444 'load' 'H_filter_FIR_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_30 : Operation 445 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_15 = load i16 375" [FIR_HLS.cpp:22]   --->   Operation 445 'load' 'H_filter_FIR_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 31 <SV = 30> <Delay = 1.23>
ST_31 : Operation 446 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_12 = load i16 378" [FIR_HLS.cpp:22]   --->   Operation 446 'load' 'H_filter_FIR_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_31 : Operation 447 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_15 = load i16 375" [FIR_HLS.cpp:22]   --->   Operation 447 'load' 'H_filter_FIR_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_31 : Operation 448 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_21 = load i16 369" [FIR_HLS.cpp:22]   --->   Operation 448 'load' 'H_filter_FIR_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_31 : Operation 449 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_22 = load i16 368" [FIR_HLS.cpp:22]   --->   Operation 449 'load' 'H_filter_FIR_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 32 <SV = 31> <Delay = 1.23>
ST_32 : Operation 450 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_21 = load i16 369" [FIR_HLS.cpp:22]   --->   Operation 450 'load' 'H_filter_FIR_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_32 : Operation 451 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_22 = load i16 368" [FIR_HLS.cpp:22]   --->   Operation 451 'load' 'H_filter_FIR_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_32 : Operation 452 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_28 = load i16 362" [FIR_HLS.cpp:22]   --->   Operation 452 'load' 'H_filter_FIR_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_32 : Operation 453 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_29 = load i16 361" [FIR_HLS.cpp:22]   --->   Operation 453 'load' 'H_filter_FIR_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 33 <SV = 32> <Delay = 1.23>
ST_33 : Operation 454 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_28 = load i16 362" [FIR_HLS.cpp:22]   --->   Operation 454 'load' 'H_filter_FIR_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_33 : Operation 455 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_29 = load i16 361" [FIR_HLS.cpp:22]   --->   Operation 455 'load' 'H_filter_FIR_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_33 : Operation 456 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_30 = load i16 360" [FIR_HLS.cpp:22]   --->   Operation 456 'load' 'H_filter_FIR_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_33 : Operation 457 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_34 = load i16 356" [FIR_HLS.cpp:22]   --->   Operation 457 'load' 'H_filter_FIR_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 34 <SV = 33> <Delay = 1.23>
ST_34 : Operation 458 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_30 = load i16 360" [FIR_HLS.cpp:22]   --->   Operation 458 'load' 'H_filter_FIR_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_34 : Operation 459 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_34 = load i16 356" [FIR_HLS.cpp:22]   --->   Operation 459 'load' 'H_filter_FIR_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_34 : Operation 460 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_35 = load i16 355" [FIR_HLS.cpp:22]   --->   Operation 460 'load' 'H_filter_FIR_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_34 : Operation 461 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_36 = load i16 354" [FIR_HLS.cpp:22]   --->   Operation 461 'load' 'H_filter_FIR_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 35 <SV = 34> <Delay = 1.23>
ST_35 : Operation 462 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_35 = load i16 355" [FIR_HLS.cpp:22]   --->   Operation 462 'load' 'H_filter_FIR_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_35 : Operation 463 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_36 = load i16 354" [FIR_HLS.cpp:22]   --->   Operation 463 'load' 'H_filter_FIR_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_35 : Operation 464 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_42 = load i16 348" [FIR_HLS.cpp:22]   --->   Operation 464 'load' 'H_filter_FIR_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_35 : Operation 465 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_46 = load i16 344" [FIR_HLS.cpp:22]   --->   Operation 465 'load' 'H_filter_FIR_load_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 36 <SV = 35> <Delay = 1.23>
ST_36 : Operation 466 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_42 = load i16 348" [FIR_HLS.cpp:22]   --->   Operation 466 'load' 'H_filter_FIR_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_36 : Operation 467 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_46 = load i16 344" [FIR_HLS.cpp:22]   --->   Operation 467 'load' 'H_filter_FIR_load_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_36 : Operation 468 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_49 = load i16 341" [FIR_HLS.cpp:22]   --->   Operation 468 'load' 'H_filter_FIR_load_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_36 : Operation 469 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_53 = load i16 337" [FIR_HLS.cpp:22]   --->   Operation 469 'load' 'H_filter_FIR_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 37 <SV = 36> <Delay = 1.23>
ST_37 : Operation 470 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_49 = load i16 341" [FIR_HLS.cpp:22]   --->   Operation 470 'load' 'H_filter_FIR_load_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_37 : Operation 471 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_53 = load i16 337" [FIR_HLS.cpp:22]   --->   Operation 471 'load' 'H_filter_FIR_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_37 : Operation 472 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_54 = load i16 336" [FIR_HLS.cpp:22]   --->   Operation 472 'load' 'H_filter_FIR_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_37 : Operation 473 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_60 = load i16 330" [FIR_HLS.cpp:22]   --->   Operation 473 'load' 'H_filter_FIR_load_60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 38 <SV = 37> <Delay = 1.23>
ST_38 : Operation 474 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_54 = load i16 336" [FIR_HLS.cpp:22]   --->   Operation 474 'load' 'H_filter_FIR_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_38 : Operation 475 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_60 = load i16 330" [FIR_HLS.cpp:22]   --->   Operation 475 'load' 'H_filter_FIR_load_60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_38 : Operation 476 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_65 = load i16 325" [FIR_HLS.cpp:22]   --->   Operation 476 'load' 'H_filter_FIR_load_65' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_38 : Operation 477 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_66 = load i16 324" [FIR_HLS.cpp:22]   --->   Operation 477 'load' 'H_filter_FIR_load_66' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 39 <SV = 38> <Delay = 1.23>
ST_39 : Operation 478 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_65 = load i16 325" [FIR_HLS.cpp:22]   --->   Operation 478 'load' 'H_filter_FIR_load_65' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_39 : Operation 479 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_66 = load i16 324" [FIR_HLS.cpp:22]   --->   Operation 479 'load' 'H_filter_FIR_load_66' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_39 : Operation 480 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_67 = load i16 323" [FIR_HLS.cpp:22]   --->   Operation 480 'load' 'H_filter_FIR_load_67' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_39 : Operation 481 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_69 = load i16 321" [FIR_HLS.cpp:22]   --->   Operation 481 'load' 'H_filter_FIR_load_69' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 40 <SV = 39> <Delay = 1.23>
ST_40 : Operation 482 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_67 = load i16 323" [FIR_HLS.cpp:22]   --->   Operation 482 'load' 'H_filter_FIR_load_67' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_40 : Operation 483 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_69 = load i16 321" [FIR_HLS.cpp:22]   --->   Operation 483 'load' 'H_filter_FIR_load_69' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_40 : Operation 484 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_74 = load i16 316" [FIR_HLS.cpp:22]   --->   Operation 484 'load' 'H_filter_FIR_load_74' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_40 : Operation 485 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_75 = load i16 315" [FIR_HLS.cpp:22]   --->   Operation 485 'load' 'H_filter_FIR_load_75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 41 <SV = 40> <Delay = 1.23>
ST_41 : Operation 486 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_74 = load i16 316" [FIR_HLS.cpp:22]   --->   Operation 486 'load' 'H_filter_FIR_load_74' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_41 : Operation 487 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_75 = load i16 315" [FIR_HLS.cpp:22]   --->   Operation 487 'load' 'H_filter_FIR_load_75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_41 : Operation 488 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_76 = load i16 314" [FIR_HLS.cpp:22]   --->   Operation 488 'load' 'H_filter_FIR_load_76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_41 : Operation 489 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_77 = load i16 313" [FIR_HLS.cpp:22]   --->   Operation 489 'load' 'H_filter_FIR_load_77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 42 <SV = 41> <Delay = 1.23>
ST_42 : Operation 490 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_76 = load i16 314" [FIR_HLS.cpp:22]   --->   Operation 490 'load' 'H_filter_FIR_load_76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_42 : Operation 491 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_77 = load i16 313" [FIR_HLS.cpp:22]   --->   Operation 491 'load' 'H_filter_FIR_load_77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_42 : Operation 492 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_82 = load i16 308" [FIR_HLS.cpp:22]   --->   Operation 492 'load' 'H_filter_FIR_load_82' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_42 : Operation 493 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_85 = load i16 305" [FIR_HLS.cpp:22]   --->   Operation 493 'load' 'H_filter_FIR_load_85' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 43 <SV = 42> <Delay = 1.23>
ST_43 : Operation 494 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_82 = load i16 308" [FIR_HLS.cpp:22]   --->   Operation 494 'load' 'H_filter_FIR_load_82' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_43 : Operation 495 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_85 = load i16 305" [FIR_HLS.cpp:22]   --->   Operation 495 'load' 'H_filter_FIR_load_85' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_43 : Operation 496 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_86 = load i16 304" [FIR_HLS.cpp:22]   --->   Operation 496 'load' 'H_filter_FIR_load_86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_43 : Operation 497 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_89 = load i16 301" [FIR_HLS.cpp:22]   --->   Operation 497 'load' 'H_filter_FIR_load_89' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 44 <SV = 43> <Delay = 1.23>
ST_44 : Operation 498 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_86 = load i16 304" [FIR_HLS.cpp:22]   --->   Operation 498 'load' 'H_filter_FIR_load_86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_44 : Operation 499 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_89 = load i16 301" [FIR_HLS.cpp:22]   --->   Operation 499 'load' 'H_filter_FIR_load_89' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_44 : Operation 500 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_90 = load i16 300" [FIR_HLS.cpp:22]   --->   Operation 500 'load' 'H_filter_FIR_load_90' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_44 : Operation 501 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_94 = load i16 296" [FIR_HLS.cpp:22]   --->   Operation 501 'load' 'H_filter_FIR_load_94' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 45 <SV = 44> <Delay = 1.23>
ST_45 : Operation 502 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_90 = load i16 300" [FIR_HLS.cpp:22]   --->   Operation 502 'load' 'H_filter_FIR_load_90' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_45 : Operation 503 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_94 = load i16 296" [FIR_HLS.cpp:22]   --->   Operation 503 'load' 'H_filter_FIR_load_94' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_45 : Operation 504 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_96 = load i16 294" [FIR_HLS.cpp:22]   --->   Operation 504 'load' 'H_filter_FIR_load_96' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_45 : Operation 505 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_98 = load i16 292" [FIR_HLS.cpp:22]   --->   Operation 505 'load' 'H_filter_FIR_load_98' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 46 <SV = 45> <Delay = 1.23>
ST_46 : Operation 506 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_96 = load i16 294" [FIR_HLS.cpp:22]   --->   Operation 506 'load' 'H_filter_FIR_load_96' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_46 : Operation 507 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_98 = load i16 292" [FIR_HLS.cpp:22]   --->   Operation 507 'load' 'H_filter_FIR_load_98' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_46 : Operation 508 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_100 = load i16 290" [FIR_HLS.cpp:22]   --->   Operation 508 'load' 'H_filter_FIR_load_100' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_46 : Operation 509 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_101 = load i16 289" [FIR_HLS.cpp:22]   --->   Operation 509 'load' 'H_filter_FIR_load_101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 47 <SV = 46> <Delay = 1.23>
ST_47 : Operation 510 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_100 = load i16 290" [FIR_HLS.cpp:22]   --->   Operation 510 'load' 'H_filter_FIR_load_100' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_47 : Operation 511 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_101 = load i16 289" [FIR_HLS.cpp:22]   --->   Operation 511 'load' 'H_filter_FIR_load_101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_47 : Operation 512 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_103 = load i16 287" [FIR_HLS.cpp:22]   --->   Operation 512 'load' 'H_filter_FIR_load_103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_47 : Operation 513 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_104 = load i16 286" [FIR_HLS.cpp:22]   --->   Operation 513 'load' 'H_filter_FIR_load_104' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 48 <SV = 47> <Delay = 3.39>
ST_48 : Operation 514 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_103 = load i16 287" [FIR_HLS.cpp:22]   --->   Operation 514 'load' 'H_filter_FIR_load_103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_48 : Operation 515 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_104 = load i16 286" [FIR_HLS.cpp:22]   --->   Operation 515 'load' 'H_filter_FIR_load_104' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_48 : Operation 516 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_105 = load i16 285" [FIR_HLS.cpp:22]   --->   Operation 516 'load' 'H_filter_FIR_load_105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_48 : Operation 517 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_106, i16 285" [FIR_HLS.cpp:22]   --->   Operation 517 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_48 : Operation 518 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_107 = load i16 283" [FIR_HLS.cpp:22]   --->   Operation 518 'load' 'H_filter_FIR_load_107' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_48 : Operation 519 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_108, i16 283" [FIR_HLS.cpp:22]   --->   Operation 519 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_48 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln22_110 = sext i16 %H_filter_FIR_load_115" [FIR_HLS.cpp:22]   --->   Operation 520 'sext' 'sext_ln22_110' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln22_271 = sext i16 %H_filter_FIR_load_276" [FIR_HLS.cpp:22]   --->   Operation 521 'sext' 'sext_ln22_271' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 522 [1/1] (2.39ns) (grouped into DSP with root node tmp421)   --->   "%tmp420 = add i17 %sext_ln22_271, i17 %sext_ln22_110" [FIR_HLS.cpp:22]   --->   Operation 522 'add' 'tmp420' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 523 [1/1] (0.00ns) (grouped into DSP with root node tmp421)   --->   "%tmp420_cast = sext i17 %tmp420" [FIR_HLS.cpp:22]   --->   Operation 523 'sext' 'tmp420_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 524 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp421 = mul i26 %tmp420_cast, i26 198" [FIR_HLS.cpp:22]   --->   Operation 524 'mul' 'tmp421' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 2.69>
ST_49 : Operation 525 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_105 = load i16 285" [FIR_HLS.cpp:22]   --->   Operation 525 'load' 'H_filter_FIR_load_105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_49 : Operation 526 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_107 = load i16 283" [FIR_HLS.cpp:22]   --->   Operation 526 'load' 'H_filter_FIR_load_107' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_49 : Operation 527 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_109 = load i16 281" [FIR_HLS.cpp:22]   --->   Operation 527 'load' 'H_filter_FIR_load_109' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_49 : Operation 528 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_113 = load i16 277" [FIR_HLS.cpp:22]   --->   Operation 528 'load' 'H_filter_FIR_load_113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_49 : Operation 529 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_114, i16 277" [FIR_HLS.cpp:22]   --->   Operation 529 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_49 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln22_109 = sext i16 %H_filter_FIR_load_114" [FIR_HLS.cpp:22]   --->   Operation 530 'sext' 'sext_ln22_109' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln22_272 = sext i16 %H_filter_FIR_load_277" [FIR_HLS.cpp:22]   --->   Operation 531 'sext' 'sext_ln22_272' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 532 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp421 = mul i26 %tmp420_cast, i26 198" [FIR_HLS.cpp:22]   --->   Operation 532 'mul' 'tmp421' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 533 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_59)   --->   "%tmp422 = add i17 %sext_ln22_272, i17 %sext_ln22_109" [FIR_HLS.cpp:22]   --->   Operation 533 'add' 'tmp422' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 534 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_59)   --->   "%tmp422_cast = sext i17 %tmp422" [FIR_HLS.cpp:22]   --->   Operation 534 'sext' 'tmp422_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 535 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_59)   --->   "%tmp423 = mul i26 %tmp422_cast, i26 208" [FIR_HLS.cpp:22]   --->   Operation 535 'mul' 'tmp423' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 1.23>
ST_50 : Operation 536 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_109 = load i16 281" [FIR_HLS.cpp:22]   --->   Operation 536 'load' 'H_filter_FIR_load_109' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_50 : Operation 537 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_113 = load i16 277" [FIR_HLS.cpp:22]   --->   Operation 537 'load' 'H_filter_FIR_load_113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_50 : Operation 538 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_116 = load i16 274" [FIR_HLS.cpp:22]   --->   Operation 538 'load' 'H_filter_FIR_load_116' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_50 : Operation 539 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_117 = load i16 273" [FIR_HLS.cpp:22]   --->   Operation 539 'load' 'H_filter_FIR_load_117' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_50 : Operation 540 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp421 = mul i26 %tmp420_cast, i26 198" [FIR_HLS.cpp:22]   --->   Operation 540 'mul' 'tmp421' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 541 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_59)   --->   "%tmp423 = mul i26 %tmp422_cast, i26 208" [FIR_HLS.cpp:22]   --->   Operation 541 'mul' 'tmp423' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 1.23>
ST_51 : Operation 542 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_116 = load i16 274" [FIR_HLS.cpp:22]   --->   Operation 542 'load' 'H_filter_FIR_load_116' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_51 : Operation 543 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_117 = load i16 273" [FIR_HLS.cpp:22]   --->   Operation 543 'load' 'H_filter_FIR_load_117' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_51 : Operation 544 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_119 = load i16 271" [FIR_HLS.cpp:22]   --->   Operation 544 'load' 'H_filter_FIR_load_119' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_51 : Operation 545 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_120 = load i16 270" [FIR_HLS.cpp:22]   --->   Operation 545 'load' 'H_filter_FIR_load_120' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_51 : Operation 546 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp421 = mul i26 %tmp420_cast, i26 198" [FIR_HLS.cpp:22]   --->   Operation 546 'mul' 'tmp421' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 547 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_59)   --->   "%tmp423 = mul i26 %tmp422_cast, i26 208" [FIR_HLS.cpp:22]   --->   Operation 547 'mul' 'tmp423' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 548 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_59 = add i26 %tmp421, i26 %tmp423" [FIR_HLS.cpp:26]   --->   Operation 548 'add' 'add_ln26_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 1.23>
ST_52 : Operation 549 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_119 = load i16 271" [FIR_HLS.cpp:22]   --->   Operation 549 'load' 'H_filter_FIR_load_119' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_52 : Operation 550 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_120 = load i16 270" [FIR_HLS.cpp:22]   --->   Operation 550 'load' 'H_filter_FIR_load_120' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_52 : Operation 551 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_122 = load i16 268" [FIR_HLS.cpp:22]   --->   Operation 551 'load' 'H_filter_FIR_load_122' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_52 : Operation 552 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_123, i16 268" [FIR_HLS.cpp:22]   --->   Operation 552 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_52 : Operation 553 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_124 = load i16 266" [FIR_HLS.cpp:22]   --->   Operation 553 'load' 'H_filter_FIR_load_124' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_52 : Operation 554 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_59 = add i26 %tmp421, i26 %tmp423" [FIR_HLS.cpp:26]   --->   Operation 554 'add' 'add_ln26_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 1.23>
ST_53 : Operation 555 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_122 = load i16 268" [FIR_HLS.cpp:22]   --->   Operation 555 'load' 'H_filter_FIR_load_122' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_53 : Operation 556 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_124 = load i16 266" [FIR_HLS.cpp:22]   --->   Operation 556 'load' 'H_filter_FIR_load_124' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_53 : Operation 557 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_125 = load i16 265" [FIR_HLS.cpp:22]   --->   Operation 557 'load' 'H_filter_FIR_load_125' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_53 : Operation 558 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_128 = load i16 262" [FIR_HLS.cpp:22]   --->   Operation 558 'load' 'H_filter_FIR_load_128' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 54 <SV = 53> <Delay = 1.23>
ST_54 : Operation 559 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_125 = load i16 265" [FIR_HLS.cpp:22]   --->   Operation 559 'load' 'H_filter_FIR_load_125' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_54 : Operation 560 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_128 = load i16 262" [FIR_HLS.cpp:22]   --->   Operation 560 'load' 'H_filter_FIR_load_128' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_54 : Operation 561 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_130 = load i16 260" [FIR_HLS.cpp:22]   --->   Operation 561 'load' 'H_filter_FIR_load_130' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_54 : Operation 562 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_132 = load i16 258" [FIR_HLS.cpp:22]   --->   Operation 562 'load' 'H_filter_FIR_load_132' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 55 <SV = 54> <Delay = 1.23>
ST_55 : Operation 563 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_130 = load i16 260" [FIR_HLS.cpp:22]   --->   Operation 563 'load' 'H_filter_FIR_load_130' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_55 : Operation 564 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_132 = load i16 258" [FIR_HLS.cpp:22]   --->   Operation 564 'load' 'H_filter_FIR_load_132' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_55 : Operation 565 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_135 = load i16 255" [FIR_HLS.cpp:22]   --->   Operation 565 'load' 'H_filter_FIR_load_135' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_55 : Operation 566 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_136, i16 255" [FIR_HLS.cpp:22]   --->   Operation 566 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_55 : Operation 567 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_142 = load i16 248" [FIR_HLS.cpp:22]   --->   Operation 567 'load' 'H_filter_FIR_load_142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 56 <SV = 55> <Delay = 1.23>
ST_56 : Operation 568 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_135 = load i16 255" [FIR_HLS.cpp:22]   --->   Operation 568 'load' 'H_filter_FIR_load_135' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_56 : Operation 569 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_142 = load i16 248" [FIR_HLS.cpp:22]   --->   Operation 569 'load' 'H_filter_FIR_load_142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_56 : Operation 570 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_144 = load i16 246" [FIR_HLS.cpp:22]   --->   Operation 570 'load' 'H_filter_FIR_load_144' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_56 : Operation 571 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_145, i16 246" [FIR_HLS.cpp:22]   --->   Operation 571 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_56 : Operation 572 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_146 = load i16 244" [FIR_HLS.cpp:22]   --->   Operation 572 'load' 'H_filter_FIR_load_146' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 57 <SV = 56> <Delay = 1.23>
ST_57 : Operation 573 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_144 = load i16 246" [FIR_HLS.cpp:22]   --->   Operation 573 'load' 'H_filter_FIR_load_144' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_57 : Operation 574 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_146 = load i16 244" [FIR_HLS.cpp:22]   --->   Operation 574 'load' 'H_filter_FIR_load_146' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_57 : Operation 575 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_150 = load i16 240" [FIR_HLS.cpp:22]   --->   Operation 575 'load' 'H_filter_FIR_load_150' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_57 : Operation 576 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_151 = load i16 239" [FIR_HLS.cpp:22]   --->   Operation 576 'load' 'H_filter_FIR_load_151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_57 : Operation 577 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_152, i16 239" [FIR_HLS.cpp:22]   --->   Operation 577 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 58 <SV = 57> <Delay = 1.23>
ST_58 : Operation 578 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_150 = load i16 240" [FIR_HLS.cpp:22]   --->   Operation 578 'load' 'H_filter_FIR_load_150' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_58 : Operation 579 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_151 = load i16 239" [FIR_HLS.cpp:22]   --->   Operation 579 'load' 'H_filter_FIR_load_151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_58 : Operation 580 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_153 = load i16 237" [FIR_HLS.cpp:22]   --->   Operation 580 'load' 'H_filter_FIR_load_153' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_58 : Operation 581 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_154, i16 237" [FIR_HLS.cpp:22]   --->   Operation 581 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_58 : Operation 582 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_157 = load i16 233" [FIR_HLS.cpp:22]   --->   Operation 582 'load' 'H_filter_FIR_load_157' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 59 <SV = 58> <Delay = 1.23>
ST_59 : Operation 583 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_153 = load i16 237" [FIR_HLS.cpp:22]   --->   Operation 583 'load' 'H_filter_FIR_load_153' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_59 : Operation 584 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_157 = load i16 233" [FIR_HLS.cpp:22]   --->   Operation 584 'load' 'H_filter_FIR_load_157' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_59 : Operation 585 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_159 = load i16 231" [FIR_HLS.cpp:22]   --->   Operation 585 'load' 'H_filter_FIR_load_159' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_59 : Operation 586 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_160 = load i16 230" [FIR_HLS.cpp:22]   --->   Operation 586 'load' 'H_filter_FIR_load_160' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 60 <SV = 59> <Delay = 1.23>
ST_60 : Operation 587 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_159 = load i16 231" [FIR_HLS.cpp:22]   --->   Operation 587 'load' 'H_filter_FIR_load_159' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_60 : Operation 588 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_160 = load i16 230" [FIR_HLS.cpp:22]   --->   Operation 588 'load' 'H_filter_FIR_load_160' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_60 : Operation 589 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_163 = load i16 227" [FIR_HLS.cpp:22]   --->   Operation 589 'load' 'H_filter_FIR_load_163' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_60 : Operation 590 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_166 = load i16 224" [FIR_HLS.cpp:22]   --->   Operation 590 'load' 'H_filter_FIR_load_166' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 61 <SV = 60> <Delay = 1.23>
ST_61 : Operation 591 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_163 = load i16 227" [FIR_HLS.cpp:22]   --->   Operation 591 'load' 'H_filter_FIR_load_163' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_61 : Operation 592 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_166 = load i16 224" [FIR_HLS.cpp:22]   --->   Operation 592 'load' 'H_filter_FIR_load_166' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_61 : Operation 593 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_167 = load i16 223" [FIR_HLS.cpp:22]   --->   Operation 593 'load' 'H_filter_FIR_load_167' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_61 : Operation 594 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_168, i16 223" [FIR_HLS.cpp:22]   --->   Operation 594 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_61 : Operation 595 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_169 = load i16 221" [FIR_HLS.cpp:22]   --->   Operation 595 'load' 'H_filter_FIR_load_169' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_61 : Operation 596 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_170, i16 221" [FIR_HLS.cpp:22]   --->   Operation 596 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 62 <SV = 61> <Delay = 1.23>
ST_62 : Operation 597 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_167 = load i16 223" [FIR_HLS.cpp:22]   --->   Operation 597 'load' 'H_filter_FIR_load_167' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_62 : Operation 598 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_169 = load i16 221" [FIR_HLS.cpp:22]   --->   Operation 598 'load' 'H_filter_FIR_load_169' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_62 : Operation 599 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_171 = load i16 219" [FIR_HLS.cpp:22]   --->   Operation 599 'load' 'H_filter_FIR_load_171' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_62 : Operation 600 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_172 = load i16 218" [FIR_HLS.cpp:22]   --->   Operation 600 'load' 'H_filter_FIR_load_172' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_62 : Operation 601 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_173, i16 218" [FIR_HLS.cpp:22]   --->   Operation 601 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 63 <SV = 62> <Delay = 1.23>
ST_63 : Operation 602 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_171 = load i16 219" [FIR_HLS.cpp:22]   --->   Operation 602 'load' 'H_filter_FIR_load_171' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_63 : Operation 603 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_172 = load i16 218" [FIR_HLS.cpp:22]   --->   Operation 603 'load' 'H_filter_FIR_load_172' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_63 : Operation 604 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_174 = load i16 216" [FIR_HLS.cpp:22]   --->   Operation 604 'load' 'H_filter_FIR_load_174' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_63 : Operation 605 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_175, i16 216" [FIR_HLS.cpp:22]   --->   Operation 605 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_63 : Operation 606 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_177 = load i16 213" [FIR_HLS.cpp:22]   --->   Operation 606 'load' 'H_filter_FIR_load_177' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_63 : Operation 607 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_178, i16 213" [FIR_HLS.cpp:22]   --->   Operation 607 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 64 <SV = 63> <Delay = 1.23>
ST_64 : Operation 608 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_174 = load i16 216" [FIR_HLS.cpp:22]   --->   Operation 608 'load' 'H_filter_FIR_load_174' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_64 : Operation 609 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_177 = load i16 213" [FIR_HLS.cpp:22]   --->   Operation 609 'load' 'H_filter_FIR_load_177' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_64 : Operation 610 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_179 = load i16 211" [FIR_HLS.cpp:22]   --->   Operation 610 'load' 'H_filter_FIR_load_179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_64 : Operation 611 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_181 = load i16 209" [FIR_HLS.cpp:22]   --->   Operation 611 'load' 'H_filter_FIR_load_181' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_64 : Operation 612 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_182, i16 209" [FIR_HLS.cpp:22]   --->   Operation 612 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 65 <SV = 64> <Delay = 1.23>
ST_65 : Operation 613 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_179 = load i16 211" [FIR_HLS.cpp:22]   --->   Operation 613 'load' 'H_filter_FIR_load_179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_65 : Operation 614 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_181 = load i16 209" [FIR_HLS.cpp:22]   --->   Operation 614 'load' 'H_filter_FIR_load_181' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_65 : Operation 615 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_183 = load i16 207" [FIR_HLS.cpp:22]   --->   Operation 615 'load' 'H_filter_FIR_load_183' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_65 : Operation 616 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_184, i16 207" [FIR_HLS.cpp:22]   --->   Operation 616 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_65 : Operation 617 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_185 = load i16 205" [FIR_HLS.cpp:22]   --->   Operation 617 'load' 'H_filter_FIR_load_185' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_65 : Operation 618 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_186, i16 205" [FIR_HLS.cpp:22]   --->   Operation 618 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 66 <SV = 65> <Delay = 1.23>
ST_66 : Operation 619 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_183 = load i16 207" [FIR_HLS.cpp:22]   --->   Operation 619 'load' 'H_filter_FIR_load_183' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_66 : Operation 620 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_185 = load i16 205" [FIR_HLS.cpp:22]   --->   Operation 620 'load' 'H_filter_FIR_load_185' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_66 : Operation 621 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_187 = load i16 203" [FIR_HLS.cpp:22]   --->   Operation 621 'load' 'H_filter_FIR_load_187' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_66 : Operation 622 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_188, i16 203" [FIR_HLS.cpp:22]   --->   Operation 622 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_66 : Operation 623 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_189 = load i16 201" [FIR_HLS.cpp:22]   --->   Operation 623 'load' 'H_filter_FIR_load_189' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_66 : Operation 624 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_190, i16 201" [FIR_HLS.cpp:22]   --->   Operation 624 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 67 <SV = 66> <Delay = 3.39>
ST_67 : Operation 625 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_187 = load i16 203" [FIR_HLS.cpp:22]   --->   Operation 625 'load' 'H_filter_FIR_load_187' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_67 : Operation 626 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_189 = load i16 201" [FIR_HLS.cpp:22]   --->   Operation 626 'load' 'H_filter_FIR_load_189' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_67 : Operation 627 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_191 = load i16 199" [FIR_HLS.cpp:22]   --->   Operation 627 'load' 'H_filter_FIR_load_191' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_67 : Operation 628 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_192, i16 199" [FIR_HLS.cpp:22]   --->   Operation 628 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_67 : Operation 629 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_194 = load i16 196" [FIR_HLS.cpp:22]   --->   Operation 629 'load' 'H_filter_FIR_load_194' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_67 : Operation 630 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_195, i16 196" [FIR_HLS.cpp:22]   --->   Operation 630 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_67 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln22_190 = sext i16 %H_filter_FIR_load_195" [FIR_HLS.cpp:22]   --->   Operation 631 'sext' 'sext_ln22_190' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln22_191 = sext i16 %H_filter_FIR_load_196" [FIR_HLS.cpp:22]   --->   Operation 632 'sext' 'sext_ln22_191' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 633 [1/1] (2.39ns) (grouped into DSP with root node tmp307)   --->   "%tmp306 = add i17 %sext_ln22_191, i17 %sext_ln22_190" [FIR_HLS.cpp:22]   --->   Operation 633 'add' 'tmp306' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 634 [1/1] (0.00ns) (grouped into DSP with root node tmp307)   --->   "%tmp306_cast = sext i17 %tmp306" [FIR_HLS.cpp:22]   --->   Operation 634 'sext' 'tmp306_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 635 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp307 = mul i31 %tmp306_cast, i31 8396" [FIR_HLS.cpp:22]   --->   Operation 635 'mul' 'tmp307' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 68 <SV = 67> <Delay = 3.39>
ST_68 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln22_185 = sext i16 %H_filter_FIR_load_190" [FIR_HLS.cpp:22]   --->   Operation 636 'sext' 'sext_ln22_185' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 637 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_191 = load i16 199" [FIR_HLS.cpp:22]   --->   Operation 637 'load' 'H_filter_FIR_load_191' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_68 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln22_188 = sext i16 %H_filter_FIR_load_193" [FIR_HLS.cpp:22]   --->   Operation 638 'sext' 'sext_ln22_188' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 639 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_194 = load i16 196" [FIR_HLS.cpp:22]   --->   Operation 639 'load' 'H_filter_FIR_load_194' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_68 : Operation 640 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_197 = load i16 193" [FIR_HLS.cpp:22]   --->   Operation 640 'load' 'H_filter_FIR_load_197' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_68 : Operation 641 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_198, i16 193" [FIR_HLS.cpp:22]   --->   Operation 641 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_68 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln22_193 = sext i16 %H_filter_FIR_load_198" [FIR_HLS.cpp:22]   --->   Operation 642 'sext' 'sext_ln22_193' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 643 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_200 = load i16 190" [FIR_HLS.cpp:22]   --->   Operation 643 'load' 'H_filter_FIR_load_200' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_68 : Operation 644 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_201, i16 190" [FIR_HLS.cpp:22]   --->   Operation 644 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_68 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln22_196 = sext i16 %H_filter_FIR_load_201" [FIR_HLS.cpp:22]   --->   Operation 645 'sext' 'sext_ln22_196' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 646 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp307 = mul i31 %tmp306_cast, i31 8396" [FIR_HLS.cpp:22]   --->   Operation 646 'mul' 'tmp307' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 647 [1/1] (1.69ns) (grouped into DSP with root node add_ln26)   --->   "%tmp310 = add i17 %sext_ln22_193, i17 %sext_ln22_188" [FIR_HLS.cpp:22]   --->   Operation 647 'add' 'tmp310' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 648 [1/1] (0.00ns) (grouped into DSP with root node add_ln26)   --->   "%tmp310_cast = sext i17 %tmp310" [FIR_HLS.cpp:22]   --->   Operation 648 'sext' 'tmp310_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 649 [3/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%tmp311 = mul i31 %tmp310_cast, i31 7078" [FIR_HLS.cpp:22]   --->   Operation 649 'mul' 'tmp311' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 650 [1/1] (2.39ns) (grouped into DSP with root node tmp317)   --->   "%tmp316 = add i17 %sext_ln22_196, i17 %sext_ln22_185" [FIR_HLS.cpp:22]   --->   Operation 650 'add' 'tmp316' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 651 [1/1] (0.00ns) (grouped into DSP with root node tmp317)   --->   "%tmp316_cast = sext i17 %tmp316" [FIR_HLS.cpp:22]   --->   Operation 651 'sext' 'tmp316_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 652 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp317 = mul i30 %tmp316_cast, i30 2996" [FIR_HLS.cpp:22]   --->   Operation 652 'mul' 'tmp317' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 69 <SV = 68> <Delay = 3.39>
ST_69 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln22_181 = sext i16 %H_filter_FIR_load_186" [FIR_HLS.cpp:22]   --->   Operation 653 'sext' 'sext_ln22_181' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln22_183 = sext i16 %H_filter_FIR_load_188" [FIR_HLS.cpp:22]   --->   Operation 654 'sext' 'sext_ln22_183' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln22_187 = sext i16 %H_filter_FIR_load_192" [FIR_HLS.cpp:22]   --->   Operation 655 'sext' 'sext_ln22_187' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 656 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_197 = load i16 193" [FIR_HLS.cpp:22]   --->   Operation 656 'load' 'H_filter_FIR_load_197' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_69 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln22_194 = sext i16 %H_filter_FIR_load_199" [FIR_HLS.cpp:22]   --->   Operation 657 'sext' 'sext_ln22_194' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 658 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_200 = load i16 190" [FIR_HLS.cpp:22]   --->   Operation 658 'load' 'H_filter_FIR_load_200' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_69 : Operation 659 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_202 = load i16 188" [FIR_HLS.cpp:22]   --->   Operation 659 'load' 'H_filter_FIR_load_202' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_69 : Operation 660 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_203, i16 188" [FIR_HLS.cpp:22]   --->   Operation 660 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_69 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln22_198 = sext i16 %H_filter_FIR_load_203" [FIR_HLS.cpp:22]   --->   Operation 661 'sext' 'sext_ln22_198' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 662 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_204 = load i16 186" [FIR_HLS.cpp:22]   --->   Operation 662 'load' 'H_filter_FIR_load_204' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_69 : Operation 663 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_205, i16 186" [FIR_HLS.cpp:22]   --->   Operation 663 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_69 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln22_200 = sext i16 %H_filter_FIR_load_205" [FIR_HLS.cpp:22]   --->   Operation 664 'sext' 'sext_ln22_200' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 665 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp307 = mul i31 %tmp306_cast, i31 8396" [FIR_HLS.cpp:22]   --->   Operation 665 'mul' 'tmp307' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 666 [2/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%tmp311 = mul i31 %tmp310_cast, i31 7078" [FIR_HLS.cpp:22]   --->   Operation 666 'mul' 'tmp311' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 667 [1/1] (2.39ns) (grouped into DSP with root node tmp313)   --->   "%tmp312 = add i17 %sext_ln22_194, i17 %sext_ln22_187" [FIR_HLS.cpp:22]   --->   Operation 667 'add' 'tmp312' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 668 [1/1] (0.00ns) (grouped into DSP with root node tmp313)   --->   "%tmp312_cast = sext i17 %tmp312" [FIR_HLS.cpp:22]   --->   Operation 668 'sext' 'tmp312_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 669 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp313 = mul i31 %tmp312_cast, i31 5888" [FIR_HLS.cpp:22]   --->   Operation 669 'mul' 'tmp313' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 670 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp317 = mul i30 %tmp316_cast, i30 2996" [FIR_HLS.cpp:22]   --->   Operation 670 'mul' 'tmp317' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 671 [1/1] (2.39ns) (grouped into DSP with root node tmp321)   --->   "%tmp320 = add i17 %sext_ln22_198, i17 %sext_ln22_183" [FIR_HLS.cpp:22]   --->   Operation 671 'add' 'tmp320' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 672 [1/1] (0.00ns) (grouped into DSP with root node tmp321)   --->   "%tmp320_cast = sext i17 %tmp320" [FIR_HLS.cpp:22]   --->   Operation 672 'sext' 'tmp320_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 673 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp321 = mul i27 %tmp320_cast, i27 282" [FIR_HLS.cpp:22]   --->   Operation 673 'mul' 'tmp321' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 674 [1/1] (2.39ns) (grouped into DSP with root node tmp325)   --->   "%tmp324 = add i17 %sext_ln22_200, i17 %sext_ln22_181" [FIR_HLS.cpp:22]   --->   Operation 674 'add' 'tmp324' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 675 [1/1] (0.00ns) (grouped into DSP with root node tmp325)   --->   "%tmp324_cast = sext i17 %tmp324" [FIR_HLS.cpp:22]   --->   Operation 675 'sext' 'tmp324_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 676 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp325 = mul i29 %tmp324_cast, i29 536869486" [FIR_HLS.cpp:22]   --->   Operation 676 'mul' 'tmp325' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 69> <Delay = 3.92>
ST_70 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln22_177 = sext i16 %H_filter_FIR_load_182" [FIR_HLS.cpp:22]   --->   Operation 677 'sext' 'sext_ln22_177' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln22_179 = sext i16 %H_filter_FIR_load_184" [FIR_HLS.cpp:22]   --->   Operation 678 'sext' 'sext_ln22_179' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln22_184 = sext i16 %H_filter_FIR_load_189" [FIR_HLS.cpp:22]   --->   Operation 679 'sext' 'sext_ln22_184' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln22_186 = sext i16 %H_filter_FIR_load_191" [FIR_HLS.cpp:22]   --->   Operation 680 'sext' 'sext_ln22_186' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln22_189 = sext i16 %H_filter_FIR_load_194" [FIR_HLS.cpp:22]   --->   Operation 681 'sext' 'sext_ln22_189' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln22_192 = sext i16 %H_filter_FIR_load_197" [FIR_HLS.cpp:22]   --->   Operation 682 'sext' 'sext_ln22_192' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln22_195 = sext i16 %H_filter_FIR_load_200" [FIR_HLS.cpp:22]   --->   Operation 683 'sext' 'sext_ln22_195' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 684 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_202 = load i16 188" [FIR_HLS.cpp:22]   --->   Operation 684 'load' 'H_filter_FIR_load_202' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_70 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln22_197 = sext i16 %H_filter_FIR_load_202" [FIR_HLS.cpp:22]   --->   Operation 685 'sext' 'sext_ln22_197' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 686 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_204 = load i16 186" [FIR_HLS.cpp:22]   --->   Operation 686 'load' 'H_filter_FIR_load_204' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_70 : Operation 687 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_206 = load i16 184" [FIR_HLS.cpp:22]   --->   Operation 687 'load' 'H_filter_FIR_load_206' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_70 : Operation 688 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_207, i16 184" [FIR_HLS.cpp:22]   --->   Operation 688 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_70 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln22_202 = sext i16 %H_filter_FIR_load_207" [FIR_HLS.cpp:22]   --->   Operation 689 'sext' 'sext_ln22_202' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 690 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_208 = load i16 182" [FIR_HLS.cpp:22]   --->   Operation 690 'load' 'H_filter_FIR_load_208' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_70 : Operation 691 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_209, i16 182" [FIR_HLS.cpp:22]   --->   Operation 691 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_70 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln22_204 = sext i16 %H_filter_FIR_load_209" [FIR_HLS.cpp:22]   --->   Operation 692 'sext' 'sext_ln22_204' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 693 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp307 = mul i31 %tmp306_cast, i31 8396" [FIR_HLS.cpp:22]   --->   Operation 693 'mul' 'tmp307' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 694 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_1)   --->   "%tmp308 = add i17 %sext_ln22_192, i17 %sext_ln22_189" [FIR_HLS.cpp:22]   --->   Operation 694 'add' 'tmp308' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 695 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_1)   --->   "%tmp308_cast = sext i17 %tmp308" [FIR_HLS.cpp:22]   --->   Operation 695 'sext' 'tmp308_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 696 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_1)   --->   "%tmp309 = mul i31 %tmp308_cast, i31 7942" [FIR_HLS.cpp:22]   --->   Operation 696 'mul' 'tmp309' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 697 [1/3] (0.00ns) (grouped into DSP with root node add_ln26)   --->   "%tmp311 = mul i31 %tmp310_cast, i31 7078" [FIR_HLS.cpp:22]   --->   Operation 697 'mul' 'tmp311' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 698 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp313 = mul i31 %tmp312_cast, i31 5888" [FIR_HLS.cpp:22]   --->   Operation 698 'mul' 'tmp313' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 699 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_2)   --->   "%tmp314 = add i17 %sext_ln22_195, i17 %sext_ln22_186" [FIR_HLS.cpp:22]   --->   Operation 699 'add' 'tmp314' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 700 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_2)   --->   "%tmp314_cast = sext i17 %tmp314" [FIR_HLS.cpp:22]   --->   Operation 700 'sext' 'tmp314_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 701 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_2)   --->   "%tmp315 = mul i31 %tmp314_cast, i31 4484" [FIR_HLS.cpp:22]   --->   Operation 701 'mul' 'tmp315' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 702 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp317 = mul i30 %tmp316_cast, i30 2996" [FIR_HLS.cpp:22]   --->   Operation 702 'mul' 'tmp317' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 703 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_3)   --->   "%tmp318 = add i17 %sext_ln22_197, i17 %sext_ln22_184" [FIR_HLS.cpp:22]   --->   Operation 703 'add' 'tmp318' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 704 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_3)   --->   "%tmp318_cast = sext i17 %tmp318" [FIR_HLS.cpp:22]   --->   Operation 704 'sext' 'tmp318_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 705 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_3)   --->   "%tmp319 = mul i29 %tmp318_cast, i29 1556" [FIR_HLS.cpp:22]   --->   Operation 705 'mul' 'tmp319' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 706 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp321 = mul i27 %tmp320_cast, i27 282" [FIR_HLS.cpp:22]   --->   Operation 706 'mul' 'tmp321' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 707 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp325 = mul i29 %tmp324_cast, i29 536869486" [FIR_HLS.cpp:22]   --->   Operation 707 'mul' 'tmp325' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 708 [1/1] (2.39ns) (grouped into DSP with root node tmp329)   --->   "%tmp328 = add i17 %sext_ln22_202, i17 %sext_ln22_179" [FIR_HLS.cpp:22]   --->   Operation 708 'add' 'tmp328' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 709 [1/1] (0.00ns) (grouped into DSP with root node tmp329)   --->   "%tmp328_cast = sext i17 %tmp328" [FIR_HLS.cpp:22]   --->   Operation 709 'sext' 'tmp328_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 710 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp329 = mul i29 %tmp328_cast, i29 536869106" [FIR_HLS.cpp:22]   --->   Operation 710 'mul' 'tmp329' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 711 [1/1] (2.39ns) (grouped into DSP with root node tmp333)   --->   "%tmp332 = add i17 %sext_ln22_204, i17 %sext_ln22_177" [FIR_HLS.cpp:22]   --->   Operation 711 'add' 'tmp332' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 712 [1/1] (0.00ns) (grouped into DSP with root node tmp333)   --->   "%tmp332_cast = sext i17 %tmp332" [FIR_HLS.cpp:22]   --->   Operation 712 'sext' 'tmp332_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 713 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp333 = mul i28 %tmp332_cast, i28 268434340" [FIR_HLS.cpp:22]   --->   Operation 713 'mul' 'tmp333' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 714 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i31 %tmp307, i31 %tmp311" [FIR_HLS.cpp:26]   --->   Operation 714 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 70> <Delay = 3.92>
ST_71 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln22_173 = sext i16 %H_filter_FIR_load_178" [FIR_HLS.cpp:22]   --->   Operation 715 'sext' 'sext_ln22_173' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln22_180 = sext i16 %H_filter_FIR_load_185" [FIR_HLS.cpp:22]   --->   Operation 716 'sext' 'sext_ln22_180' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln22_182 = sext i16 %H_filter_FIR_load_187" [FIR_HLS.cpp:22]   --->   Operation 717 'sext' 'sext_ln22_182' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln22_199 = sext i16 %H_filter_FIR_load_204" [FIR_HLS.cpp:22]   --->   Operation 718 'sext' 'sext_ln22_199' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 719 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_206 = load i16 184" [FIR_HLS.cpp:22]   --->   Operation 719 'load' 'H_filter_FIR_load_206' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_71 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln22_201 = sext i16 %H_filter_FIR_load_206" [FIR_HLS.cpp:22]   --->   Operation 720 'sext' 'sext_ln22_201' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 721 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_208 = load i16 182" [FIR_HLS.cpp:22]   --->   Operation 721 'load' 'H_filter_FIR_load_208' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_71 : Operation 722 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_210 = load i16 180" [FIR_HLS.cpp:22]   --->   Operation 722 'load' 'H_filter_FIR_load_210' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_71 : Operation 723 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_212 = load i16 178" [FIR_HLS.cpp:22]   --->   Operation 723 'load' 'H_filter_FIR_load_212' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_71 : Operation 724 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_213, i16 178" [FIR_HLS.cpp:22]   --->   Operation 724 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_71 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln22_208 = sext i16 %H_filter_FIR_load_213" [FIR_HLS.cpp:22]   --->   Operation 725 'sext' 'sext_ln22_208' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 726 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_1)   --->   "%tmp309 = mul i31 %tmp308_cast, i31 7942" [FIR_HLS.cpp:22]   --->   Operation 726 'mul' 'tmp309' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 727 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp313 = mul i31 %tmp312_cast, i31 5888" [FIR_HLS.cpp:22]   --->   Operation 727 'mul' 'tmp313' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 728 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_2)   --->   "%tmp315 = mul i31 %tmp314_cast, i31 4484" [FIR_HLS.cpp:22]   --->   Operation 728 'mul' 'tmp315' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 729 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp317 = mul i30 %tmp316_cast, i30 2996" [FIR_HLS.cpp:22]   --->   Operation 729 'mul' 'tmp317' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 730 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_3)   --->   "%tmp319 = mul i29 %tmp318_cast, i29 1556" [FIR_HLS.cpp:22]   --->   Operation 730 'mul' 'tmp319' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 731 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp321 = mul i27 %tmp320_cast, i27 282" [FIR_HLS.cpp:22]   --->   Operation 731 'mul' 'tmp321' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 732 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_6)   --->   "%tmp322 = add i17 %sext_ln22_199, i17 %sext_ln22_182" [FIR_HLS.cpp:22]   --->   Operation 732 'add' 'tmp322' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 733 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_6)   --->   "%tmp322_cast = sext i17 %tmp322" [FIR_HLS.cpp:22]   --->   Operation 733 'sext' 'tmp322_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 734 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_6)   --->   "%tmp323 = mul i27 %tmp322_cast, i27 134216996" [FIR_HLS.cpp:22]   --->   Operation 734 'mul' 'tmp323' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 735 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp325 = mul i29 %tmp324_cast, i29 536869486" [FIR_HLS.cpp:22]   --->   Operation 735 'mul' 'tmp325' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 736 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_7)   --->   "%tmp326 = add i17 %sext_ln22_201, i17 %sext_ln22_180" [FIR_HLS.cpp:22]   --->   Operation 736 'add' 'tmp326' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 737 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_7)   --->   "%tmp326_cast = sext i17 %tmp326" [FIR_HLS.cpp:22]   --->   Operation 737 'sext' 'tmp326_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 738 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_7)   --->   "%tmp327 = mul i29 %tmp326_cast, i29 536869134" [FIR_HLS.cpp:22]   --->   Operation 738 'mul' 'tmp327' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 739 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp329 = mul i29 %tmp328_cast, i29 536869106" [FIR_HLS.cpp:22]   --->   Operation 739 'mul' 'tmp329' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 740 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp333 = mul i28 %tmp332_cast, i28 268434340" [FIR_HLS.cpp:22]   --->   Operation 740 'mul' 'tmp333' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 741 [1/1] (2.39ns) (grouped into DSP with root node tmp341)   --->   "%tmp340 = add i17 %sext_ln22_208, i17 %sext_ln22_173" [FIR_HLS.cpp:22]   --->   Operation 741 'add' 'tmp340' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 742 [1/1] (0.00ns) (grouped into DSP with root node tmp341)   --->   "%tmp340_cast = sext i17 %tmp340" [FIR_HLS.cpp:22]   --->   Operation 742 'sext' 'tmp340_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 743 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp341 = mul i28 %tmp340_cast, i28 854" [FIR_HLS.cpp:22]   --->   Operation 743 'mul' 'tmp341' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 744 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i31 %tmp307, i31 %tmp311" [FIR_HLS.cpp:26]   --->   Operation 744 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 71> <Delay = 3.92>
ST_72 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln22_168 = sext i16 %H_filter_FIR_load_173" [FIR_HLS.cpp:22]   --->   Operation 745 'sext' 'sext_ln22_168' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln22_176 = sext i16 %H_filter_FIR_load_181" [FIR_HLS.cpp:22]   --->   Operation 746 'sext' 'sext_ln22_176' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln22_178 = sext i16 %H_filter_FIR_load_183" [FIR_HLS.cpp:22]   --->   Operation 747 'sext' 'sext_ln22_178' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln22_203 = sext i16 %H_filter_FIR_load_208" [FIR_HLS.cpp:22]   --->   Operation 748 'sext' 'sext_ln22_203' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 749 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_210 = load i16 180" [FIR_HLS.cpp:22]   --->   Operation 749 'load' 'H_filter_FIR_load_210' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_72 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln22_205 = sext i16 %H_filter_FIR_load_210" [FIR_HLS.cpp:22]   --->   Operation 750 'sext' 'sext_ln22_205' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 751 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_212 = load i16 178" [FIR_HLS.cpp:22]   --->   Operation 751 'load' 'H_filter_FIR_load_212' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_72 : Operation 752 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_214 = load i16 176" [FIR_HLS.cpp:22]   --->   Operation 752 'load' 'H_filter_FIR_load_214' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_72 : Operation 753 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_217 = load i16 173" [FIR_HLS.cpp:22]   --->   Operation 753 'load' 'H_filter_FIR_load_217' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_72 : Operation 754 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_218, i16 173" [FIR_HLS.cpp:22]   --->   Operation 754 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_72 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln22_213 = sext i16 %H_filter_FIR_load_218" [FIR_HLS.cpp:22]   --->   Operation 755 'sext' 'sext_ln22_213' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 756 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_1)   --->   "%tmp309 = mul i31 %tmp308_cast, i31 7942" [FIR_HLS.cpp:22]   --->   Operation 756 'mul' 'tmp309' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 757 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_1)   --->   "%tmp309_cast = sext i31 %tmp309" [FIR_HLS.cpp:22]   --->   Operation 757 'sext' 'tmp309_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 758 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp313 = mul i31 %tmp312_cast, i31 5888" [FIR_HLS.cpp:22]   --->   Operation 758 'mul' 'tmp313' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 759 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_2)   --->   "%tmp315 = mul i31 %tmp314_cast, i31 4484" [FIR_HLS.cpp:22]   --->   Operation 759 'mul' 'tmp315' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 760 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_3)   --->   "%tmp319 = mul i29 %tmp318_cast, i29 1556" [FIR_HLS.cpp:22]   --->   Operation 760 'mul' 'tmp319' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 761 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_3)   --->   "%tmp319_cast = sext i29 %tmp319" [FIR_HLS.cpp:22]   --->   Operation 761 'sext' 'tmp319_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 762 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp321 = mul i27 %tmp320_cast, i27 282" [FIR_HLS.cpp:22]   --->   Operation 762 'mul' 'tmp321' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 763 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_6)   --->   "%tmp323 = mul i27 %tmp322_cast, i27 134216996" [FIR_HLS.cpp:22]   --->   Operation 763 'mul' 'tmp323' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 764 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp325 = mul i29 %tmp324_cast, i29 536869486" [FIR_HLS.cpp:22]   --->   Operation 764 'mul' 'tmp325' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 765 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_7)   --->   "%tmp327 = mul i29 %tmp326_cast, i29 536869134" [FIR_HLS.cpp:22]   --->   Operation 765 'mul' 'tmp327' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 766 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp329 = mul i29 %tmp328_cast, i29 536869106" [FIR_HLS.cpp:22]   --->   Operation 766 'mul' 'tmp329' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 767 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp330 = add i17 %sext_ln22_203, i17 %sext_ln22_178" [FIR_HLS.cpp:22]   --->   Operation 767 'add' 'tmp330' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 768 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp330_cast = sext i17 %tmp330" [FIR_HLS.cpp:22]   --->   Operation 768 'sext' 'tmp330_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 769 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp331 = mul i29 %tmp330_cast, i29 536869352" [FIR_HLS.cpp:22]   --->   Operation 769 'mul' 'tmp331' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 770 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp333 = mul i28 %tmp332_cast, i28 268434340" [FIR_HLS.cpp:22]   --->   Operation 770 'mul' 'tmp333' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 771 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_10)   --->   "%tmp334 = add i17 %sext_ln22_205, i17 %sext_ln22_176" [FIR_HLS.cpp:22]   --->   Operation 771 'add' 'tmp334' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 772 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_10)   --->   "%tmp334_cast = sext i17 %tmp334" [FIR_HLS.cpp:22]   --->   Operation 772 'sext' 'tmp334_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 773 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_10)   --->   "%tmp335 = mul i28 %tmp334_cast, i28 268434890" [FIR_HLS.cpp:22]   --->   Operation 773 'mul' 'tmp335' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 774 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp341 = mul i28 %tmp340_cast, i28 854" [FIR_HLS.cpp:22]   --->   Operation 774 'mul' 'tmp341' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 775 [1/1] (2.39ns) (grouped into DSP with root node tmp351)   --->   "%tmp350 = add i17 %sext_ln22_213, i17 %sext_ln22_168" [FIR_HLS.cpp:22]   --->   Operation 775 'add' 'tmp350' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 776 [1/1] (0.00ns) (grouped into DSP with root node tmp351)   --->   "%tmp350_cast = sext i17 %tmp350" [FIR_HLS.cpp:22]   --->   Operation 776 'sext' 'tmp350_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 777 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp351 = mul i27 %tmp350_cast, i27 274" [FIR_HLS.cpp:22]   --->   Operation 777 'mul' 'tmp351' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i31 %add_ln26" [FIR_HLS.cpp:26]   --->   Operation 778 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 779 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_1 = add i32 %sext_ln26_1, i32 %tmp309_cast" [FIR_HLS.cpp:26]   --->   Operation 779 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 780 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_2 = add i31 %tmp313, i31 %tmp315" [FIR_HLS.cpp:26]   --->   Operation 780 'add' 'add_ln26_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 781 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_3 = add i30 %tmp317, i30 %tmp319_cast" [FIR_HLS.cpp:26]   --->   Operation 781 'add' 'add_ln26_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 73 <SV = 72> <Delay = 3.39>
ST_73 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln22_165 = sext i16 %H_filter_FIR_load_170" [FIR_HLS.cpp:22]   --->   Operation 782 'sext' 'sext_ln22_165' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 783 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_214 = load i16 176" [FIR_HLS.cpp:22]   --->   Operation 783 'load' 'H_filter_FIR_load_214' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_73 : Operation 784 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_217 = load i16 173" [FIR_HLS.cpp:22]   --->   Operation 784 'load' 'H_filter_FIR_load_217' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_73 : Operation 785 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_219 = load i16 171" [FIR_HLS.cpp:22]   --->   Operation 785 'load' 'H_filter_FIR_load_219' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_73 : Operation 786 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_220 = load i16 170" [FIR_HLS.cpp:22]   --->   Operation 786 'load' 'H_filter_FIR_load_220' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_73 : Operation 787 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_221, i16 170" [FIR_HLS.cpp:22]   --->   Operation 787 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_73 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln22_216 = sext i16 %H_filter_FIR_load_221" [FIR_HLS.cpp:22]   --->   Operation 788 'sext' 'sext_ln22_216' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 789 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_6)   --->   "%tmp323 = mul i27 %tmp322_cast, i27 134216996" [FIR_HLS.cpp:22]   --->   Operation 789 'mul' 'tmp323' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 790 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_7)   --->   "%tmp327 = mul i29 %tmp326_cast, i29 536869134" [FIR_HLS.cpp:22]   --->   Operation 790 'mul' 'tmp327' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 791 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp329 = mul i29 %tmp328_cast, i29 536869106" [FIR_HLS.cpp:22]   --->   Operation 791 'mul' 'tmp329' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 792 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp331 = mul i29 %tmp330_cast, i29 536869352" [FIR_HLS.cpp:22]   --->   Operation 792 'mul' 'tmp331' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 793 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp333 = mul i28 %tmp332_cast, i28 268434340" [FIR_HLS.cpp:22]   --->   Operation 793 'mul' 'tmp333' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 794 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_10)   --->   "%tmp335 = mul i28 %tmp334_cast, i28 268434890" [FIR_HLS.cpp:22]   --->   Operation 794 'mul' 'tmp335' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 795 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp341 = mul i28 %tmp340_cast, i28 854" [FIR_HLS.cpp:22]   --->   Operation 795 'mul' 'tmp341' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 796 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp351 = mul i27 %tmp350_cast, i27 274" [FIR_HLS.cpp:22]   --->   Operation 796 'mul' 'tmp351' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 797 [1/1] (2.39ns) (grouped into DSP with root node tmp355)   --->   "%tmp354 = add i17 %sext_ln22_216, i17 %sext_ln22_165" [FIR_HLS.cpp:22]   --->   Operation 797 'add' 'tmp354' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 798 [1/1] (0.00ns) (grouped into DSP with root node tmp355)   --->   "%tmp354_cast = sext i17 %tmp354" [FIR_HLS.cpp:22]   --->   Operation 798 'sext' 'tmp354_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 799 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp355 = mul i28 %tmp354_cast, i28 268434822" [FIR_HLS.cpp:22]   --->   Operation 799 'mul' 'tmp355' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 800 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_1 = add i32 %sext_ln26_1, i32 %tmp309_cast" [FIR_HLS.cpp:26]   --->   Operation 800 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 801 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_2 = add i31 %tmp313, i31 %tmp315" [FIR_HLS.cpp:26]   --->   Operation 801 'add' 'add_ln26_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 802 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_3 = add i30 %tmp317, i30 %tmp319_cast" [FIR_HLS.cpp:26]   --->   Operation 802 'add' 'add_ln26_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i30 %add_ln26_3" [FIR_HLS.cpp:26]   --->   Operation 803 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 804 [1/1] (1.00ns)   --->   "%add_ln26_4 = add i31 %sext_ln26_2, i31 %add_ln26_2" [FIR_HLS.cpp:26]   --->   Operation 804 'add' 'add_ln26_4' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i31 %add_ln26_4" [FIR_HLS.cpp:26]   --->   Operation 805 'sext' 'sext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 806 [1/1] (1.01ns)   --->   "%add_ln26_5 = add i32 %sext_ln26_3, i32 %add_ln26_1" [FIR_HLS.cpp:26]   --->   Operation 806 'add' 'add_ln26_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 807 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_6 = add i27 %tmp321, i27 %tmp323" [FIR_HLS.cpp:26]   --->   Operation 807 'add' 'add_ln26_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 808 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_7 = add i29 %tmp325, i29 %tmp327" [FIR_HLS.cpp:26]   --->   Operation 808 'add' 'add_ln26_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 74 <SV = 73> <Delay = 3.39>
ST_74 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln22_163 = sext i16 %H_filter_FIR_load_168" [FIR_HLS.cpp:22]   --->   Operation 809 'sext' 'sext_ln22_163' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 810 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_219 = load i16 171" [FIR_HLS.cpp:22]   --->   Operation 810 'load' 'H_filter_FIR_load_219' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_74 : Operation 811 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_220 = load i16 170" [FIR_HLS.cpp:22]   --->   Operation 811 'load' 'H_filter_FIR_load_220' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_74 : Operation 812 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_222 = load i16 168" [FIR_HLS.cpp:22]   --->   Operation 812 'load' 'H_filter_FIR_load_222' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_74 : Operation 813 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_223, i16 168" [FIR_HLS.cpp:22]   --->   Operation 813 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_74 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln22_218 = sext i16 %H_filter_FIR_load_223" [FIR_HLS.cpp:22]   --->   Operation 814 'sext' 'sext_ln22_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 815 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_224 = load i16 166" [FIR_HLS.cpp:22]   --->   Operation 815 'load' 'H_filter_FIR_load_224' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_74 : Operation 816 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp331 = mul i29 %tmp330_cast, i29 536869352" [FIR_HLS.cpp:22]   --->   Operation 816 'mul' 'tmp331' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 817 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_10)   --->   "%tmp335 = mul i28 %tmp334_cast, i28 268434890" [FIR_HLS.cpp:22]   --->   Operation 817 'mul' 'tmp335' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 818 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp341 = mul i28 %tmp340_cast, i28 854" [FIR_HLS.cpp:22]   --->   Operation 818 'mul' 'tmp341' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 819 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp351 = mul i27 %tmp350_cast, i27 274" [FIR_HLS.cpp:22]   --->   Operation 819 'mul' 'tmp351' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 820 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp355 = mul i28 %tmp354_cast, i28 268434822" [FIR_HLS.cpp:22]   --->   Operation 820 'mul' 'tmp355' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 821 [1/1] (2.39ns) (grouped into DSP with root node tmp359)   --->   "%tmp358 = add i17 %sext_ln22_218, i17 %sext_ln22_163" [FIR_HLS.cpp:22]   --->   Operation 821 'add' 'tmp358' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 822 [1/1] (0.00ns) (grouped into DSP with root node tmp359)   --->   "%tmp358_cast = sext i17 %tmp358" [FIR_HLS.cpp:22]   --->   Operation 822 'sext' 'tmp358_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 823 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp359 = mul i28 %tmp358_cast, i28 268434722" [FIR_HLS.cpp:22]   --->   Operation 823 'mul' 'tmp359' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 824 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_6 = add i27 %tmp321, i27 %tmp323" [FIR_HLS.cpp:26]   --->   Operation 824 'add' 'add_ln26_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i27 %add_ln26_6" [FIR_HLS.cpp:26]   --->   Operation 825 'sext' 'sext_ln26_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 826 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_7 = add i29 %tmp325, i29 %tmp327" [FIR_HLS.cpp:26]   --->   Operation 826 'add' 'add_ln26_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i29 %add_ln26_7" [FIR_HLS.cpp:26]   --->   Operation 827 'sext' 'sext_ln26_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 828 [1/1] (0.98ns)   --->   "%add_ln26_8 = add i30 %sext_ln26_5, i30 %sext_ln26_4" [FIR_HLS.cpp:26]   --->   Operation 828 'add' 'add_ln26_8' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 829 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_9 = add i29 %tmp329, i29 %tmp331" [FIR_HLS.cpp:26]   --->   Operation 829 'add' 'add_ln26_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 830 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_10 = add i28 %tmp333, i28 %tmp335" [FIR_HLS.cpp:26]   --->   Operation 830 'add' 'add_ln26_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 75 <SV = 74> <Delay = 3.92>
ST_75 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln22_164 = sext i16 %H_filter_FIR_load_169" [FIR_HLS.cpp:22]   --->   Operation 831 'sext' 'sext_ln22_164' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 832 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_222 = load i16 168" [FIR_HLS.cpp:22]   --->   Operation 832 'load' 'H_filter_FIR_load_222' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_75 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln22_217 = sext i16 %H_filter_FIR_load_222" [FIR_HLS.cpp:22]   --->   Operation 833 'sext' 'sext_ln22_217' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 834 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_224 = load i16 166" [FIR_HLS.cpp:22]   --->   Operation 834 'load' 'H_filter_FIR_load_224' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_75 : Operation 835 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_225 = load i16 165" [FIR_HLS.cpp:22]   --->   Operation 835 'load' 'H_filter_FIR_load_225' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_75 : Operation 836 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_228 = load i16 162" [FIR_HLS.cpp:22]   --->   Operation 836 'load' 'H_filter_FIR_load_228' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_75 : Operation 837 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp351 = mul i27 %tmp350_cast, i27 274" [FIR_HLS.cpp:22]   --->   Operation 837 'mul' 'tmp351' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 838 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp355 = mul i28 %tmp354_cast, i28 268434822" [FIR_HLS.cpp:22]   --->   Operation 838 'mul' 'tmp355' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 839 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_21)   --->   "%tmp356 = add i17 %sext_ln22_217, i17 %sext_ln22_164" [FIR_HLS.cpp:22]   --->   Operation 839 'add' 'tmp356' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 840 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_21)   --->   "%tmp356_cast = sext i17 %tmp356" [FIR_HLS.cpp:22]   --->   Operation 840 'sext' 'tmp356_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 841 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_21)   --->   "%tmp357 = mul i28 %tmp356_cast, i28 268434708" [FIR_HLS.cpp:22]   --->   Operation 841 'mul' 'tmp357' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 842 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp359 = mul i28 %tmp358_cast, i28 268434722" [FIR_HLS.cpp:22]   --->   Operation 842 'mul' 'tmp359' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i30 %add_ln26_8" [FIR_HLS.cpp:26]   --->   Operation 843 'sext' 'sext_ln26_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 844 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_9 = add i29 %tmp329, i29 %tmp331" [FIR_HLS.cpp:26]   --->   Operation 844 'add' 'add_ln26_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i29 %add_ln26_9" [FIR_HLS.cpp:26]   --->   Operation 845 'sext' 'sext_ln26_7' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 846 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_10 = add i28 %tmp333, i28 %tmp335" [FIR_HLS.cpp:26]   --->   Operation 846 'add' 'add_ln26_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i28 %add_ln26_10" [FIR_HLS.cpp:26]   --->   Operation 847 'sext' 'sext_ln26_8' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 848 [1/1] (0.98ns)   --->   "%add_ln26_11 = add i30 %sext_ln26_8, i30 %sext_ln26_7" [FIR_HLS.cpp:26]   --->   Operation 848 'add' 'add_ln26_11' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln26_9 = sext i30 %add_ln26_11" [FIR_HLS.cpp:26]   --->   Operation 849 'sext' 'sext_ln26_9' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 850 [1/1] (0.99ns)   --->   "%add_ln26_12 = add i31 %sext_ln26_9, i31 %sext_ln26_6" [FIR_HLS.cpp:26]   --->   Operation 850 'add' 'add_ln26_12' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 1.23>
ST_76 : Operation 851 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_225 = load i16 165" [FIR_HLS.cpp:22]   --->   Operation 851 'load' 'H_filter_FIR_load_225' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_76 : Operation 852 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_228 = load i16 162" [FIR_HLS.cpp:22]   --->   Operation 852 'load' 'H_filter_FIR_load_228' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_76 : Operation 853 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_231 = load i16 159" [FIR_HLS.cpp:22]   --->   Operation 853 'load' 'H_filter_FIR_load_231' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_76 : Operation 854 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_232 = load i16 158" [FIR_HLS.cpp:22]   --->   Operation 854 'load' 'H_filter_FIR_load_232' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_76 : Operation 855 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp355 = mul i28 %tmp354_cast, i28 268434822" [FIR_HLS.cpp:22]   --->   Operation 855 'mul' 'tmp355' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 856 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_21)   --->   "%tmp357 = mul i28 %tmp356_cast, i28 268434708" [FIR_HLS.cpp:22]   --->   Operation 856 'mul' 'tmp357' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 857 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp359 = mul i28 %tmp358_cast, i28 268434722" [FIR_HLS.cpp:22]   --->   Operation 857 'mul' 'tmp359' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 76> <Delay = 4.24>
ST_77 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln22_103 = sext i16 %H_filter_FIR_load_108" [FIR_HLS.cpp:22]   --->   Operation 858 'sext' 'sext_ln22_103' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln22_147 = sext i16 %H_filter_FIR_load_152" [FIR_HLS.cpp:22]   --->   Operation 859 'sext' 'sext_ln22_147' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln22_151 = sext i16 %H_filter_FIR_load_156" [FIR_HLS.cpp:22]   --->   Operation 860 'sext' 'sext_ln22_151' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 861 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_231 = load i16 159" [FIR_HLS.cpp:22]   --->   Operation 861 'load' 'H_filter_FIR_load_231' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_77 : Operation 862 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_232 = load i16 158" [FIR_HLS.cpp:22]   --->   Operation 862 'load' 'H_filter_FIR_load_232' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_77 : Operation 863 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_234 = load i16 156" [FIR_HLS.cpp:22]   --->   Operation 863 'load' 'H_filter_FIR_load_234' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_77 : Operation 864 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_235, i16 156" [FIR_HLS.cpp:22]   --->   Operation 864 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_77 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln22_230 = sext i16 %H_filter_FIR_load_235" [FIR_HLS.cpp:22]   --->   Operation 865 'sext' 'sext_ln22_230' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 866 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_238 = load i16 152" [FIR_HLS.cpp:22]   --->   Operation 866 'load' 'H_filter_FIR_load_238' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_77 : Operation 867 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_239, i16 152" [FIR_HLS.cpp:22]   --->   Operation 867 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_77 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln22_234 = sext i16 %H_filter_FIR_load_239" [FIR_HLS.cpp:22]   --->   Operation 868 'sext' 'sext_ln22_234' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln22_278 = sext i16 %H_filter_FIR_load_283" [FIR_HLS.cpp:22]   --->   Operation 869 'sext' 'sext_ln22_278' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 870 [1/1] (0.85ns)   --->   "%tmp128 = add i17 %sext_ln22_151, i17 %sext_ln22_103" [FIR_HLS.cpp:22]   --->   Operation 870 'add' 'tmp128' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 871 [1/1] (0.00ns)   --->   "%tmp128_cast = sext i17 %tmp128" [FIR_HLS.cpp:22]   --->   Operation 871 'sext' 'tmp128_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 872 [1/1] (0.85ns)   --->   "%tmp129 = add i17 %sext_ln22_230, i17 %sext_ln22_278" [FIR_HLS.cpp:22]   --->   Operation 872 'add' 'tmp129' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 873 [1/1] (0.00ns)   --->   "%tmp129_cast = sext i17 %tmp129" [FIR_HLS.cpp:22]   --->   Operation 873 'sext' 'tmp129_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 874 [1/1] (2.39ns) (grouped into DSP with root node tmp180)   --->   "%tmp179 = add i18 %tmp129_cast, i18 %tmp128_cast" [FIR_HLS.cpp:22]   --->   Operation 874 'add' 'tmp179' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 875 [1/1] (0.00ns) (grouped into DSP with root node tmp180)   --->   "%tmp179_cast = sext i18 %tmp179" [FIR_HLS.cpp:22]   --->   Operation 875 'sext' 'tmp179_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 876 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp180 = mul i27 %tmp179_cast, i27 134217578" [FIR_HLS.cpp:22]   --->   Operation 876 'mul' 'tmp180' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 877 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_21)   --->   "%tmp357 = mul i28 %tmp356_cast, i28 268434708" [FIR_HLS.cpp:22]   --->   Operation 877 'mul' 'tmp357' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 878 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp359 = mul i28 %tmp358_cast, i28 268434722" [FIR_HLS.cpp:22]   --->   Operation 878 'mul' 'tmp359' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 879 [1/1] (2.39ns) (grouped into DSP with root node tmp385)   --->   "%tmp384 = add i17 %sext_ln22_234, i17 %sext_ln22_147" [FIR_HLS.cpp:22]   --->   Operation 879 'add' 'tmp384' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 880 [1/1] (0.00ns) (grouped into DSP with root node tmp385)   --->   "%tmp384_cast = sext i17 %tmp384" [FIR_HLS.cpp:22]   --->   Operation 880 'sext' 'tmp384_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 881 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp385 = mul i27 %tmp384_cast, i27 134217300" [FIR_HLS.cpp:22]   --->   Operation 881 'mul' 'tmp385' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 882 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_21 = add i28 %tmp355, i28 %tmp357" [FIR_HLS.cpp:26]   --->   Operation 882 'add' 'add_ln26_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 77> <Delay = 3.39>
ST_78 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln22_149 = sext i16 %H_filter_FIR_load_154" [FIR_HLS.cpp:22]   --->   Operation 883 'sext' 'sext_ln22_149' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 884 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_234 = load i16 156" [FIR_HLS.cpp:22]   --->   Operation 884 'load' 'H_filter_FIR_load_234' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_78 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln22_232 = sext i16 %H_filter_FIR_load_237" [FIR_HLS.cpp:22]   --->   Operation 885 'sext' 'sext_ln22_232' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 886 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_238 = load i16 152" [FIR_HLS.cpp:22]   --->   Operation 886 'load' 'H_filter_FIR_load_238' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_78 : Operation 887 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_240 = load i16 150" [FIR_HLS.cpp:22]   --->   Operation 887 'load' 'H_filter_FIR_load_240' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_78 : Operation 888 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_241 = load i16 149" [FIR_HLS.cpp:22]   --->   Operation 888 'load' 'H_filter_FIR_load_241' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_78 : Operation 889 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp180 = mul i27 %tmp179_cast, i27 134217578" [FIR_HLS.cpp:22]   --->   Operation 889 'mul' 'tmp180' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 890 [1/1] (2.39ns) (grouped into DSP with root node tmp381)   --->   "%tmp380 = add i17 %sext_ln22_232, i17 %sext_ln22_149" [FIR_HLS.cpp:22]   --->   Operation 890 'add' 'tmp380' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 891 [1/1] (0.00ns) (grouped into DSP with root node tmp381)   --->   "%tmp380_cast = sext i17 %tmp380" [FIR_HLS.cpp:22]   --->   Operation 891 'sext' 'tmp380_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 892 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp381 = mul i27 %tmp380_cast, i27 134217298" [FIR_HLS.cpp:22]   --->   Operation 892 'mul' 'tmp381' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 893 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp385 = mul i27 %tmp384_cast, i27 134217300" [FIR_HLS.cpp:22]   --->   Operation 893 'mul' 'tmp385' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 894 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_21 = add i28 %tmp355, i28 %tmp357" [FIR_HLS.cpp:26]   --->   Operation 894 'add' 'add_ln26_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 78> <Delay = 3.92>
ST_79 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln22_140 = sext i16 %H_filter_FIR_load_145" [FIR_HLS.cpp:22]   --->   Operation 895 'sext' 'sext_ln22_140' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln22_146 = sext i16 %H_filter_FIR_load_151" [FIR_HLS.cpp:22]   --->   Operation 896 'sext' 'sext_ln22_146' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln22_148 = sext i16 %H_filter_FIR_load_153" [FIR_HLS.cpp:22]   --->   Operation 897 'sext' 'sext_ln22_148' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln22_233 = sext i16 %H_filter_FIR_load_238" [FIR_HLS.cpp:22]   --->   Operation 898 'sext' 'sext_ln22_233' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 899 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_240 = load i16 150" [FIR_HLS.cpp:22]   --->   Operation 899 'load' 'H_filter_FIR_load_240' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_79 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln22_235 = sext i16 %H_filter_FIR_load_240" [FIR_HLS.cpp:22]   --->   Operation 900 'sext' 'sext_ln22_235' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 901 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_241 = load i16 149" [FIR_HLS.cpp:22]   --->   Operation 901 'load' 'H_filter_FIR_load_241' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_79 : Operation 902 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_245 = load i16 145" [FIR_HLS.cpp:22]   --->   Operation 902 'load' 'H_filter_FIR_load_245' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_79 : Operation 903 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_246, i16 145" [FIR_HLS.cpp:22]   --->   Operation 903 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_79 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln22_241 = sext i16 %H_filter_FIR_load_246" [FIR_HLS.cpp:22]   --->   Operation 904 'sext' 'sext_ln22_241' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 905 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_247 = load i16 143" [FIR_HLS.cpp:22]   --->   Operation 905 'load' 'H_filter_FIR_load_247' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_79 : Operation 906 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp180 = mul i27 %tmp179_cast, i27 134217578" [FIR_HLS.cpp:22]   --->   Operation 906 'mul' 'tmp180' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 907 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp381 = mul i27 %tmp380_cast, i27 134217298" [FIR_HLS.cpp:22]   --->   Operation 907 'mul' 'tmp381' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 908 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_35)   --->   "%tmp382 = add i17 %sext_ln22_233, i17 %sext_ln22_148" [FIR_HLS.cpp:22]   --->   Operation 908 'add' 'tmp382' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 909 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_35)   --->   "%tmp382_cast = sext i17 %tmp382" [FIR_HLS.cpp:22]   --->   Operation 909 'sext' 'tmp382_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 910 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_35)   --->   "%tmp383 = mul i27 %tmp382_cast, i27 134217262" [FIR_HLS.cpp:22]   --->   Operation 910 'mul' 'tmp383' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 911 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp385 = mul i27 %tmp384_cast, i27 134217300" [FIR_HLS.cpp:22]   --->   Operation 911 'mul' 'tmp385' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 912 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp386 = add i17 %sext_ln22_235, i17 %sext_ln22_146" [FIR_HLS.cpp:22]   --->   Operation 912 'add' 'tmp386' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 913 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp386_cast = sext i17 %tmp386" [FIR_HLS.cpp:22]   --->   Operation 913 'sext' 'tmp386_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 914 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp387 = mul i27 %tmp386_cast, i27 134217406" [FIR_HLS.cpp:22]   --->   Operation 914 'mul' 'tmp387' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 915 [1/1] (2.39ns) (grouped into DSP with root node tmp393)   --->   "%tmp392 = add i17 %sext_ln22_241, i17 %sext_ln22_140" [FIR_HLS.cpp:22]   --->   Operation 915 'add' 'tmp392' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 916 [1/1] (0.00ns) (grouped into DSP with root node tmp393)   --->   "%tmp392_cast = sext i17 %tmp392" [FIR_HLS.cpp:22]   --->   Operation 916 'sext' 'tmp392_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 917 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp393 = mul i27 %tmp392_cast, i27 382" [FIR_HLS.cpp:22]   --->   Operation 917 'mul' 'tmp393' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 79> <Delay = 3.92>
ST_80 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln22_139 = sext i16 %H_filter_FIR_load_144" [FIR_HLS.cpp:22]   --->   Operation 918 'sext' 'sext_ln22_139' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 919 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_245 = load i16 145" [FIR_HLS.cpp:22]   --->   Operation 919 'load' 'H_filter_FIR_load_245' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_80 : Operation 920 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_247 = load i16 143" [FIR_HLS.cpp:22]   --->   Operation 920 'load' 'H_filter_FIR_load_247' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_80 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln22_242 = sext i16 %H_filter_FIR_load_247" [FIR_HLS.cpp:22]   --->   Operation 921 'sext' 'sext_ln22_242' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 922 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_249 = load i16 141" [FIR_HLS.cpp:22]   --->   Operation 922 'load' 'H_filter_FIR_load_249' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_80 : Operation 923 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_256 = load i16 134" [FIR_HLS.cpp:22]   --->   Operation 923 'load' 'H_filter_FIR_load_256' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_80 : Operation 924 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp180 = mul i27 %tmp179_cast, i27 134217578" [FIR_HLS.cpp:22]   --->   Operation 924 'mul' 'tmp180' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 925 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp381 = mul i27 %tmp380_cast, i27 134217298" [FIR_HLS.cpp:22]   --->   Operation 925 'mul' 'tmp381' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 926 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_35)   --->   "%tmp383 = mul i27 %tmp382_cast, i27 134217262" [FIR_HLS.cpp:22]   --->   Operation 926 'mul' 'tmp383' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 927 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp385 = mul i27 %tmp384_cast, i27 134217300" [FIR_HLS.cpp:22]   --->   Operation 927 'mul' 'tmp385' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 928 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp387 = mul i27 %tmp386_cast, i27 134217406" [FIR_HLS.cpp:22]   --->   Operation 928 'mul' 'tmp387' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 929 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp393 = mul i27 %tmp392_cast, i27 382" [FIR_HLS.cpp:22]   --->   Operation 929 'mul' 'tmp393' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 930 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_39)   --->   "%tmp394 = add i17 %sext_ln22_242, i17 %sext_ln22_139" [FIR_HLS.cpp:22]   --->   Operation 930 'add' 'tmp394' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 931 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_39)   --->   "%tmp394_cast = sext i17 %tmp394" [FIR_HLS.cpp:22]   --->   Operation 931 'sext' 'tmp394_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 932 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_39)   --->   "%tmp395 = mul i27 %tmp394_cast, i27 336" [FIR_HLS.cpp:22]   --->   Operation 932 'mul' 'tmp395' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 80> <Delay = 1.23>
ST_81 : Operation 933 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_249 = load i16 141" [FIR_HLS.cpp:22]   --->   Operation 933 'load' 'H_filter_FIR_load_249' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_81 : Operation 934 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_256 = load i16 134" [FIR_HLS.cpp:22]   --->   Operation 934 'load' 'H_filter_FIR_load_256' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_81 : Operation 935 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_259 = load i16 131" [FIR_HLS.cpp:22]   --->   Operation 935 'load' 'H_filter_FIR_load_259' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_81 : Operation 936 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_261 = load i16 129" [FIR_HLS.cpp:22]   --->   Operation 936 'load' 'H_filter_FIR_load_261' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_81 : Operation 937 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp381 = mul i27 %tmp380_cast, i27 134217298" [FIR_HLS.cpp:22]   --->   Operation 937 'mul' 'tmp381' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 938 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_35)   --->   "%tmp383 = mul i27 %tmp382_cast, i27 134217262" [FIR_HLS.cpp:22]   --->   Operation 938 'mul' 'tmp383' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 939 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp387 = mul i27 %tmp386_cast, i27 134217406" [FIR_HLS.cpp:22]   --->   Operation 939 'mul' 'tmp387' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 940 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp393 = mul i27 %tmp392_cast, i27 382" [FIR_HLS.cpp:22]   --->   Operation 940 'mul' 'tmp393' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 941 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_39)   --->   "%tmp395 = mul i27 %tmp394_cast, i27 336" [FIR_HLS.cpp:22]   --->   Operation 941 'mul' 'tmp395' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 942 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_35 = add i27 %tmp381, i27 %tmp383" [FIR_HLS.cpp:26]   --->   Operation 942 'add' 'add_ln26_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 943 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_36 = add i27 %tmp385, i27 %tmp387" [FIR_HLS.cpp:26]   --->   Operation 943 'add' 'add_ln26_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 81> <Delay = 1.61>
ST_82 : Operation 944 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_259 = load i16 131" [FIR_HLS.cpp:22]   --->   Operation 944 'load' 'H_filter_FIR_load_259' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_82 : Operation 945 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_261 = load i16 129" [FIR_HLS.cpp:22]   --->   Operation 945 'load' 'H_filter_FIR_load_261' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_82 : Operation 946 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_263 = load i16 127" [FIR_HLS.cpp:22]   --->   Operation 946 'load' 'H_filter_FIR_load_263' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_82 : Operation 947 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_266 = load i16 124" [FIR_HLS.cpp:22]   --->   Operation 947 'load' 'H_filter_FIR_load_266' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_82 : Operation 948 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp393 = mul i27 %tmp392_cast, i27 382" [FIR_HLS.cpp:22]   --->   Operation 948 'mul' 'tmp393' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 949 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_39)   --->   "%tmp395 = mul i27 %tmp394_cast, i27 336" [FIR_HLS.cpp:22]   --->   Operation 949 'mul' 'tmp395' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 950 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_35 = add i27 %tmp381, i27 %tmp383" [FIR_HLS.cpp:26]   --->   Operation 950 'add' 'add_ln26_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln26_25 = sext i27 %add_ln26_35" [FIR_HLS.cpp:26]   --->   Operation 951 'sext' 'sext_ln26_25' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 952 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_36 = add i27 %tmp385, i27 %tmp387" [FIR_HLS.cpp:26]   --->   Operation 952 'add' 'add_ln26_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln26_26 = sext i27 %add_ln26_36" [FIR_HLS.cpp:26]   --->   Operation 953 'sext' 'sext_ln26_26' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 954 [1/1] (0.96ns)   --->   "%add_ln26_37 = add i28 %sext_ln26_26, i28 %sext_ln26_25" [FIR_HLS.cpp:26]   --->   Operation 954 'add' 'add_ln26_37' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 955 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_39 = add i27 %tmp393, i27 %tmp395" [FIR_HLS.cpp:26]   --->   Operation 955 'add' 'add_ln26_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 83 <SV = 82> <Delay = 3.39>
ST_83 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln22_118 = sext i16 %H_filter_FIR_load_123" [FIR_HLS.cpp:22]   --->   Operation 956 'sext' 'sext_ln22_118' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 957 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_263 = load i16 127" [FIR_HLS.cpp:22]   --->   Operation 957 'load' 'H_filter_FIR_load_263' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_83 : Operation 958 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_266 = load i16 124" [FIR_HLS.cpp:22]   --->   Operation 958 'load' 'H_filter_FIR_load_266' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_83 : Operation 959 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_267 = load i16 123" [FIR_HLS.cpp:22]   --->   Operation 959 'load' 'H_filter_FIR_load_267' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_83 : Operation 960 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_268, i16 123" [FIR_HLS.cpp:22]   --->   Operation 960 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_83 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln22_263 = sext i16 %H_filter_FIR_load_268" [FIR_HLS.cpp:22]   --->   Operation 961 'sext' 'sext_ln22_263' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 962 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_269 = load i16 121" [FIR_HLS.cpp:22]   --->   Operation 962 'load' 'H_filter_FIR_load_269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_83 : Operation 963 [1/1] (2.39ns) (grouped into DSP with root node tmp413)   --->   "%tmp412 = add i17 %sext_ln22_263, i17 %sext_ln22_118" [FIR_HLS.cpp:22]   --->   Operation 963 'add' 'tmp412' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 964 [1/1] (0.00ns) (grouped into DSP with root node tmp413)   --->   "%tmp412_cast = sext i17 %tmp412" [FIR_HLS.cpp:22]   --->   Operation 964 'sext' 'tmp412_cast' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 965 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp413 = mul i26 %tmp412_cast, i26 67108642" [FIR_HLS.cpp:22]   --->   Operation 965 'mul' 'tmp413' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 966 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_39 = add i27 %tmp393, i27 %tmp395" [FIR_HLS.cpp:26]   --->   Operation 966 'add' 'add_ln26_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 83> <Delay = 3.92>
ST_84 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln22_117 = sext i16 %H_filter_FIR_load_122" [FIR_HLS.cpp:22]   --->   Operation 967 'sext' 'sext_ln22_117' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 968 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_267 = load i16 123" [FIR_HLS.cpp:22]   --->   Operation 968 'load' 'H_filter_FIR_load_267' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_84 : Operation 969 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_269 = load i16 121" [FIR_HLS.cpp:22]   --->   Operation 969 'load' 'H_filter_FIR_load_269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_84 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln22_264 = sext i16 %H_filter_FIR_load_269" [FIR_HLS.cpp:22]   --->   Operation 970 'sext' 'sext_ln22_264' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 971 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_271 = load i16 119" [FIR_HLS.cpp:22]   --->   Operation 971 'load' 'H_filter_FIR_load_271' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_84 : Operation 972 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_272 = load i16 118" [FIR_HLS.cpp:22]   --->   Operation 972 'load' 'H_filter_FIR_load_272' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_84 : Operation 973 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp413 = mul i26 %tmp412_cast, i26 67108642" [FIR_HLS.cpp:22]   --->   Operation 973 'mul' 'tmp413' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 974 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_52)   --->   "%tmp414 = add i17 %sext_ln22_264, i17 %sext_ln22_117" [FIR_HLS.cpp:22]   --->   Operation 974 'add' 'tmp414' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 975 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_52)   --->   "%tmp414_cast = sext i17 %tmp414" [FIR_HLS.cpp:22]   --->   Operation 975 'sext' 'tmp414_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 976 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_52)   --->   "%tmp415 = mul i26 %tmp414_cast, i26 67108622" [FIR_HLS.cpp:22]   --->   Operation 976 'mul' 'tmp415' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 84> <Delay = 1.23>
ST_85 : Operation 977 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_271 = load i16 119" [FIR_HLS.cpp:22]   --->   Operation 977 'load' 'H_filter_FIR_load_271' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_85 : Operation 978 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_272 = load i16 118" [FIR_HLS.cpp:22]   --->   Operation 978 'load' 'H_filter_FIR_load_272' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_85 : Operation 979 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_274 = load i16 116" [FIR_HLS.cpp:22]   --->   Operation 979 'load' 'H_filter_FIR_load_274' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_85 : Operation 980 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_275 = load i16 115" [FIR_HLS.cpp:22]   --->   Operation 980 'load' 'H_filter_FIR_load_275' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_85 : Operation 981 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_276, i16 115" [FIR_HLS.cpp:22]   --->   Operation 981 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_85 : Operation 982 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp413 = mul i26 %tmp412_cast, i26 67108642" [FIR_HLS.cpp:22]   --->   Operation 982 'mul' 'tmp413' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 983 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_52)   --->   "%tmp415 = mul i26 %tmp414_cast, i26 67108622" [FIR_HLS.cpp:22]   --->   Operation 983 'mul' 'tmp415' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 85> <Delay = 1.23>
ST_86 : Operation 984 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_274 = load i16 116" [FIR_HLS.cpp:22]   --->   Operation 984 'load' 'H_filter_FIR_load_274' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_86 : Operation 985 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_275 = load i16 115" [FIR_HLS.cpp:22]   --->   Operation 985 'load' 'H_filter_FIR_load_275' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_86 : Operation 986 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_278 = load i16 112" [FIR_HLS.cpp:22]   --->   Operation 986 'load' 'H_filter_FIR_load_278' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_86 : Operation 987 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_282 = load i16 108" [FIR_HLS.cpp:22]   --->   Operation 987 'load' 'H_filter_FIR_load_282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_86 : Operation 988 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_283, i16 108" [FIR_HLS.cpp:22]   --->   Operation 988 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_86 : Operation 989 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp413 = mul i26 %tmp412_cast, i26 67108642" [FIR_HLS.cpp:22]   --->   Operation 989 'mul' 'tmp413' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 990 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_52)   --->   "%tmp415 = mul i26 %tmp414_cast, i26 67108622" [FIR_HLS.cpp:22]   --->   Operation 990 'mul' 'tmp415' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 991 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_52 = add i26 %tmp413, i26 %tmp415" [FIR_HLS.cpp:26]   --->   Operation 991 'add' 'add_ln26_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 87 <SV = 86> <Delay = 3.39>
ST_87 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln22_101 = sext i16 %H_filter_FIR_load_106" [FIR_HLS.cpp:22]   --->   Operation 992 'sext' 'sext_ln22_101' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 993 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_278 = load i16 112" [FIR_HLS.cpp:22]   --->   Operation 993 'load' 'H_filter_FIR_load_278' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_87 : Operation 994 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_282 = load i16 108" [FIR_HLS.cpp:22]   --->   Operation 994 'load' 'H_filter_FIR_load_282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_87 : Operation 995 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_284 = load i16 106" [FIR_HLS.cpp:22]   --->   Operation 995 'load' 'H_filter_FIR_load_284' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_87 : Operation 996 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_285, i16 106" [FIR_HLS.cpp:22]   --->   Operation 996 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_87 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln22_280 = sext i16 %H_filter_FIR_load_285" [FIR_HLS.cpp:22]   --->   Operation 997 'sext' 'sext_ln22_280' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 998 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_286 = load i16 104" [FIR_HLS.cpp:22]   --->   Operation 998 'load' 'H_filter_FIR_load_286' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_87 : Operation 999 [1/1] (2.39ns) (grouped into DSP with root node tmp429)   --->   "%tmp428 = add i17 %sext_ln22_280, i17 %sext_ln22_101" [FIR_HLS.cpp:22]   --->   Operation 999 'add' 'tmp428' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1000 [1/1] (0.00ns) (grouped into DSP with root node tmp429)   --->   "%tmp428_cast = sext i17 %tmp428" [FIR_HLS.cpp:22]   --->   Operation 1000 'sext' 'tmp428_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1001 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp429 = mul i26 %tmp428_cast, i26 67108682" [FIR_HLS.cpp:22]   --->   Operation 1001 'mul' 'tmp429' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1002 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_52 = add i26 %tmp413, i26 %tmp415" [FIR_HLS.cpp:26]   --->   Operation 1002 'add' 'add_ln26_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 88 <SV = 87> <Delay = 1.23>
ST_88 : Operation 1003 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_284 = load i16 106" [FIR_HLS.cpp:22]   --->   Operation 1003 'load' 'H_filter_FIR_load_284' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_88 : Operation 1004 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_286 = load i16 104" [FIR_HLS.cpp:22]   --->   Operation 1004 'load' 'H_filter_FIR_load_286' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_88 : Operation 1005 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_287 = load i16 103" [FIR_HLS.cpp:22]   --->   Operation 1005 'load' 'H_filter_FIR_load_287' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_88 : Operation 1006 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_288 = load i16 102" [FIR_HLS.cpp:22]   --->   Operation 1006 'load' 'H_filter_FIR_load_288' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_88 : Operation 1007 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp429 = mul i26 %tmp428_cast, i26 67108682" [FIR_HLS.cpp:22]   --->   Operation 1007 'mul' 'tmp429' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 89 <SV = 88> <Delay = 1.23>
ST_89 : Operation 1008 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_287 = load i16 103" [FIR_HLS.cpp:22]   --->   Operation 1008 'load' 'H_filter_FIR_load_287' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_89 : Operation 1009 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_288 = load i16 102" [FIR_HLS.cpp:22]   --->   Operation 1009 'load' 'H_filter_FIR_load_288' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_89 : Operation 1010 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_290 = load i16 100" [FIR_HLS.cpp:22]   --->   Operation 1010 'load' 'H_filter_FIR_load_290' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_89 : Operation 1011 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_291 = load i16 99" [FIR_HLS.cpp:22]   --->   Operation 1011 'load' 'H_filter_FIR_load_291' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_89 : Operation 1012 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp429 = mul i26 %tmp428_cast, i26 67108682" [FIR_HLS.cpp:22]   --->   Operation 1012 'mul' 'tmp429' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 90 <SV = 89> <Delay = 1.23>
ST_90 : Operation 1013 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_290 = load i16 100" [FIR_HLS.cpp:22]   --->   Operation 1013 'load' 'H_filter_FIR_load_290' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_90 : Operation 1014 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_291 = load i16 99" [FIR_HLS.cpp:22]   --->   Operation 1014 'load' 'H_filter_FIR_load_291' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_90 : Operation 1015 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_293 = load i16 97" [FIR_HLS.cpp:22]   --->   Operation 1015 'load' 'H_filter_FIR_load_293' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_90 : Operation 1016 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_295 = load i16 95" [FIR_HLS.cpp:22]   --->   Operation 1016 'load' 'H_filter_FIR_load_295' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_90 : Operation 1017 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp429 = mul i26 %tmp428_cast, i26 67108682" [FIR_HLS.cpp:22]   --->   Operation 1017 'mul' 'tmp429' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 91 <SV = 90> <Delay = 1.23>
ST_91 : Operation 1018 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_293 = load i16 97" [FIR_HLS.cpp:22]   --->   Operation 1018 'load' 'H_filter_FIR_load_293' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_91 : Operation 1019 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_295 = load i16 95" [FIR_HLS.cpp:22]   --->   Operation 1019 'load' 'H_filter_FIR_load_295' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_91 : Operation 1020 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_297 = load i16 93" [FIR_HLS.cpp:22]   --->   Operation 1020 'load' 'H_filter_FIR_load_297' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_91 : Operation 1021 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_301 = load i16 89" [FIR_HLS.cpp:22]   --->   Operation 1021 'load' 'H_filter_FIR_load_301' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 92 <SV = 91> <Delay = 1.23>
ST_92 : Operation 1022 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_297 = load i16 93" [FIR_HLS.cpp:22]   --->   Operation 1022 'load' 'H_filter_FIR_load_297' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_92 : Operation 1023 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_301 = load i16 89" [FIR_HLS.cpp:22]   --->   Operation 1023 'load' 'H_filter_FIR_load_301' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_92 : Operation 1024 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_302 = load i16 88" [FIR_HLS.cpp:22]   --->   Operation 1024 'load' 'H_filter_FIR_load_302' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_92 : Operation 1025 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_305 = load i16 85" [FIR_HLS.cpp:22]   --->   Operation 1025 'load' 'H_filter_FIR_load_305' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 93 <SV = 92> <Delay = 1.23>
ST_93 : Operation 1026 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_302 = load i16 88" [FIR_HLS.cpp:22]   --->   Operation 1026 'load' 'H_filter_FIR_load_302' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_93 : Operation 1027 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_305 = load i16 85" [FIR_HLS.cpp:22]   --->   Operation 1027 'load' 'H_filter_FIR_load_305' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_93 : Operation 1028 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_306 = load i16 84" [FIR_HLS.cpp:22]   --->   Operation 1028 'load' 'H_filter_FIR_load_306' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_93 : Operation 1029 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_307, i16 84" [FIR_HLS.cpp:22]   --->   Operation 1029 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_93 : Operation 1030 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_309 = load i16 81" [FIR_HLS.cpp:22]   --->   Operation 1030 'load' 'H_filter_FIR_load_309' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 94 <SV = 93> <Delay = 1.23>
ST_94 : Operation 1031 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_306 = load i16 84" [FIR_HLS.cpp:22]   --->   Operation 1031 'load' 'H_filter_FIR_load_306' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_94 : Operation 1032 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_309 = load i16 81" [FIR_HLS.cpp:22]   --->   Operation 1032 'load' 'H_filter_FIR_load_309' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_94 : Operation 1033 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_314 = load i16 76" [FIR_HLS.cpp:22]   --->   Operation 1033 'load' 'H_filter_FIR_load_314' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_94 : Operation 1034 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_315 = load i16 75" [FIR_HLS.cpp:22]   --->   Operation 1034 'load' 'H_filter_FIR_load_315' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 95 <SV = 94> <Delay = 1.23>
ST_95 : Operation 1035 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_314 = load i16 76" [FIR_HLS.cpp:22]   --->   Operation 1035 'load' 'H_filter_FIR_load_314' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_95 : Operation 1036 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_315 = load i16 75" [FIR_HLS.cpp:22]   --->   Operation 1036 'load' 'H_filter_FIR_load_315' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_95 : Operation 1037 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_316 = load i16 74" [FIR_HLS.cpp:22]   --->   Operation 1037 'load' 'H_filter_FIR_load_316' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_95 : Operation 1038 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_317 = load i16 73" [FIR_HLS.cpp:22]   --->   Operation 1038 'load' 'H_filter_FIR_load_317' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 96 <SV = 95> <Delay = 1.23>
ST_96 : Operation 1039 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_316 = load i16 74" [FIR_HLS.cpp:22]   --->   Operation 1039 'load' 'H_filter_FIR_load_316' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_96 : Operation 1040 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_317 = load i16 73" [FIR_HLS.cpp:22]   --->   Operation 1040 'load' 'H_filter_FIR_load_317' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_96 : Operation 1041 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_322 = load i16 68" [FIR_HLS.cpp:22]   --->   Operation 1041 'load' 'H_filter_FIR_load_322' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_96 : Operation 1042 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_324 = load i16 66" [FIR_HLS.cpp:22]   --->   Operation 1042 'load' 'H_filter_FIR_load_324' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 97 <SV = 96> <Delay = 1.23>
ST_97 : Operation 1043 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_322 = load i16 68" [FIR_HLS.cpp:22]   --->   Operation 1043 'load' 'H_filter_FIR_load_322' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_97 : Operation 1044 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_324 = load i16 66" [FIR_HLS.cpp:22]   --->   Operation 1044 'load' 'H_filter_FIR_load_324' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_97 : Operation 1045 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_325 = load i16 65" [FIR_HLS.cpp:22]   --->   Operation 1045 'load' 'H_filter_FIR_load_325' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_97 : Operation 1046 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_326 = load i16 64" [FIR_HLS.cpp:22]   --->   Operation 1046 'load' 'H_filter_FIR_load_326' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 98 <SV = 97> <Delay = 1.23>
ST_98 : Operation 1047 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_325 = load i16 65" [FIR_HLS.cpp:22]   --->   Operation 1047 'load' 'H_filter_FIR_load_325' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_98 : Operation 1048 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_326 = load i16 64" [FIR_HLS.cpp:22]   --->   Operation 1048 'load' 'H_filter_FIR_load_326' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_98 : Operation 1049 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_331 = load i16 59" [FIR_HLS.cpp:22]   --->   Operation 1049 'load' 'H_filter_FIR_load_331' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_98 : Operation 1050 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_337 = load i16 53" [FIR_HLS.cpp:22]   --->   Operation 1050 'load' 'H_filter_FIR_load_337' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 99 <SV = 98> <Delay = 4.24>
ST_99 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln22_5 = sext i16 %H_filter_FIR_load_5" [FIR_HLS.cpp:22]   --->   Operation 1051 'sext' 'sext_ln22_5' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln22_48 = sext i16 %H_filter_FIR_load_52" [FIR_HLS.cpp:22]   --->   Operation 1052 'sext' 'sext_ln22_48' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1053 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_331 = load i16 59" [FIR_HLS.cpp:22]   --->   Operation 1053 'load' 'H_filter_FIR_load_331' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_99 : Operation 1054 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_337 = load i16 53" [FIR_HLS.cpp:22]   --->   Operation 1054 'load' 'H_filter_FIR_load_337' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_99 : Operation 1055 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_338 = load i16 52" [FIR_HLS.cpp:22]   --->   Operation 1055 'load' 'H_filter_FIR_load_338' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_99 : Operation 1056 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_339, i16 52" [FIR_HLS.cpp:22]   --->   Operation 1056 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_99 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln22_333 = sext i16 %H_filter_FIR_load_339" [FIR_HLS.cpp:22]   --->   Operation 1057 'sext' 'sext_ln22_333' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1058 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_342 = load i16 48" [FIR_HLS.cpp:22]   --->   Operation 1058 'load' 'H_filter_FIR_load_342' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_99 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln22_376 = sext i16 %H_filter_FIR_load_386" [FIR_HLS.cpp:22]   --->   Operation 1059 'sext' 'sext_ln22_376' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1060 [1/1] (0.85ns)   --->   "%tmp269 = add i17 %sext_ln22_48, i17 %sext_ln22_5" [FIR_HLS.cpp:22]   --->   Operation 1060 'add' 'tmp269' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp269_cast = sext i17 %tmp269" [FIR_HLS.cpp:22]   --->   Operation 1061 'sext' 'tmp269_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1062 [1/1] (0.85ns)   --->   "%tmp270 = add i17 %sext_ln22_333, i17 %sext_ln22_376" [FIR_HLS.cpp:22]   --->   Operation 1062 'add' 'tmp270' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp270_cast = sext i17 %tmp270" [FIR_HLS.cpp:22]   --->   Operation 1063 'sext' 'tmp270_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1064 [1/1] (2.39ns) (grouped into DSP with root node tmp302)   --->   "%tmp301 = add i18 %tmp270_cast, i18 %tmp269_cast" [FIR_HLS.cpp:22]   --->   Operation 1064 'add' 'tmp301' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1065 [1/1] (0.00ns) (grouped into DSP with root node tmp302)   --->   "%tmp301_cast = sext i18 %tmp301" [FIR_HLS.cpp:22]   --->   Operation 1065 'sext' 'tmp301_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1066 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp302 = mul i25 %tmp301_cast, i25 74" [FIR_HLS.cpp:22]   --->   Operation 1066 'mul' 'tmp302' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 100 <SV = 99> <Delay = 1.23>
ST_100 : Operation 1067 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_338 = load i16 52" [FIR_HLS.cpp:22]   --->   Operation 1067 'load' 'H_filter_FIR_load_338' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_100 : Operation 1068 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_342 = load i16 48" [FIR_HLS.cpp:22]   --->   Operation 1068 'load' 'H_filter_FIR_load_342' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_100 : Operation 1069 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_345 = load i16 45" [FIR_HLS.cpp:22]   --->   Operation 1069 'load' 'H_filter_FIR_load_345' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_100 : Operation 1070 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_349 = load i16 41" [FIR_HLS.cpp:22]   --->   Operation 1070 'load' 'H_filter_FIR_load_349' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_100 : Operation 1071 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp302 = mul i25 %tmp301_cast, i25 74" [FIR_HLS.cpp:22]   --->   Operation 1071 'mul' 'tmp302' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 101 <SV = 100> <Delay = 1.23>
ST_101 : Operation 1072 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_345 = load i16 45" [FIR_HLS.cpp:22]   --->   Operation 1072 'load' 'H_filter_FIR_load_345' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_101 : Operation 1073 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_349 = load i16 41" [FIR_HLS.cpp:22]   --->   Operation 1073 'load' 'H_filter_FIR_load_349' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_101 : Operation 1074 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_355 = load i16 35" [FIR_HLS.cpp:22]   --->   Operation 1074 'load' 'H_filter_FIR_load_355' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_101 : Operation 1075 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_356 = load i16 34" [FIR_HLS.cpp:22]   --->   Operation 1075 'load' 'H_filter_FIR_load_356' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_101 : Operation 1076 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp302 = mul i25 %tmp301_cast, i25 74" [FIR_HLS.cpp:22]   --->   Operation 1076 'mul' 'tmp302' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 102 <SV = 101> <Delay = 1.23>
ST_102 : Operation 1077 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_355 = load i16 35" [FIR_HLS.cpp:22]   --->   Operation 1077 'load' 'H_filter_FIR_load_355' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_102 : Operation 1078 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_356 = load i16 34" [FIR_HLS.cpp:22]   --->   Operation 1078 'load' 'H_filter_FIR_load_356' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_102 : Operation 1079 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_357 = load i16 33" [FIR_HLS.cpp:22]   --->   Operation 1079 'load' 'H_filter_FIR_load_357' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_102 : Operation 1080 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_361 = load i16 29" [FIR_HLS.cpp:22]   --->   Operation 1080 'load' 'H_filter_FIR_load_361' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_102 : Operation 1081 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp302 = mul i25 %tmp301_cast, i25 74" [FIR_HLS.cpp:22]   --->   Operation 1081 'mul' 'tmp302' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 103 <SV = 102> <Delay = 1.23>
ST_103 : Operation 1082 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_357 = load i16 33" [FIR_HLS.cpp:22]   --->   Operation 1082 'load' 'H_filter_FIR_load_357' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_103 : Operation 1083 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_361 = load i16 29" [FIR_HLS.cpp:22]   --->   Operation 1083 'load' 'H_filter_FIR_load_361' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_103 : Operation 1084 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_362 = load i16 28" [FIR_HLS.cpp:22]   --->   Operation 1084 'load' 'H_filter_FIR_load_362' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_103 : Operation 1085 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_363 = load i16 27" [FIR_HLS.cpp:22]   --->   Operation 1085 'load' 'H_filter_FIR_load_363' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 104 <SV = 103> <Delay = 1.23>
ST_104 : Operation 1086 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_362 = load i16 28" [FIR_HLS.cpp:22]   --->   Operation 1086 'load' 'H_filter_FIR_load_362' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_104 : Operation 1087 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_363 = load i16 27" [FIR_HLS.cpp:22]   --->   Operation 1087 'load' 'H_filter_FIR_load_363' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_104 : Operation 1088 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_369 = load i16 21" [FIR_HLS.cpp:22]   --->   Operation 1088 'load' 'H_filter_FIR_load_369' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_104 : Operation 1089 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_370 = load i16 20" [FIR_HLS.cpp:22]   --->   Operation 1089 'load' 'H_filter_FIR_load_370' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 105 <SV = 104> <Delay = 1.23>
ST_105 : Operation 1090 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_369 = load i16 21" [FIR_HLS.cpp:22]   --->   Operation 1090 'load' 'H_filter_FIR_load_369' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_105 : Operation 1091 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_370 = load i16 20" [FIR_HLS.cpp:22]   --->   Operation 1091 'load' 'H_filter_FIR_load_370' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_105 : Operation 1092 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_376 = load i16 14" [FIR_HLS.cpp:22]   --->   Operation 1092 'load' 'H_filter_FIR_load_376' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_105 : Operation 1093 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_379 = load i16 11" [FIR_HLS.cpp:22]   --->   Operation 1093 'load' 'H_filter_FIR_load_379' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 106 <SV = 105> <Delay = 1.23>
ST_106 : Operation 1094 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_376 = load i16 14" [FIR_HLS.cpp:22]   --->   Operation 1094 'load' 'H_filter_FIR_load_376' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_106 : Operation 1095 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_379 = load i16 11" [FIR_HLS.cpp:22]   --->   Operation 1095 'load' 'H_filter_FIR_load_379' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_106 : Operation 1096 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_387 = load i16 3" [FIR_HLS.cpp:22]   --->   Operation 1096 'load' 'H_filter_FIR_load_387' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_106 : Operation 1097 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_389 = load i16 1" [FIR_HLS.cpp:22]   --->   Operation 1097 'load' 'H_filter_FIR_load_389' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 107 <SV = 106> <Delay = 3.92>
ST_107 : Operation 1098 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n" [FIR_HLS.cpp:15]   --->   Operation 1098 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln22_4 = sext i16 %H_filter_FIR_load_4" [FIR_HLS.cpp:22]   --->   Operation 1099 'sext' 'sext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1100 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_387 = load i16 3" [FIR_HLS.cpp:22]   --->   Operation 1100 'load' 'H_filter_FIR_load_387' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_107 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln22_377 = sext i16 %H_filter_FIR_load_387" [FIR_HLS.cpp:22]   --->   Operation 1101 'sext' 'sext_ln22_377' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1102 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_389 = load i16 1" [FIR_HLS.cpp:22]   --->   Operation 1102 'load' 'H_filter_FIR_load_389' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_107 : Operation 1103 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_390 = load i16 0" [FIR_HLS.cpp:22]   --->   Operation 1103 'load' 'H_filter_FIR_load_390' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_107 : Operation 1104 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_391 = load i16 343" [FIR_HLS.cpp:22]   --->   Operation 1104 'load' 'H_filter_FIR_load_391' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_107 : Operation 1105 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_109)   --->   "%tmp452 = add i17 %sext_ln22_377, i17 %sext_ln22_4" [FIR_HLS.cpp:22]   --->   Operation 1105 'add' 'tmp452' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 1106 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_109)   --->   "%tmp452_cast = sext i17 %tmp452" [FIR_HLS.cpp:22]   --->   Operation 1106 'sext' 'tmp452_cast' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1107 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_109)   --->   "%tmp453 = mul i25 %tmp452_cast, i25 78" [FIR_HLS.cpp:22]   --->   Operation 1107 'mul' 'tmp453' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 1108 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln27 = store i16 %x_n_read, i16 0" [FIR_HLS.cpp:27]   --->   Operation 1108 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 108 <SV = 107> <Delay = 2.09>
ST_108 : Operation 1109 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_83 = load i16 307" [FIR_HLS.cpp:22]   --->   Operation 1109 'load' 'H_filter_FIR_load_83' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_108 : Operation 1110 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_84, i16 307" [FIR_HLS.cpp:22]   --->   Operation 1110 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_108 : Operation 1111 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_97 = load i16 293" [FIR_HLS.cpp:22]   --->   Operation 1111 'load' 'H_filter_FIR_load_97' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_108 : Operation 1112 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_98, i16 293" [FIR_HLS.cpp:22]   --->   Operation 1112 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_108 : Operation 1113 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_390 = load i16 0" [FIR_HLS.cpp:22]   --->   Operation 1113 'load' 'H_filter_FIR_load_390' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_108 : Operation 1114 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_391 = load i16 343" [FIR_HLS.cpp:22]   --->   Operation 1114 'load' 'H_filter_FIR_load_391' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_108 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i16 %H_filter_FIR_load_391" [FIR_HLS.cpp:26]   --->   Operation 1115 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1116 [1/1] (0.00ns)   --->   "%x_n_cast = sext i16 %x_n_read" [FIR_HLS.cpp:15]   --->   Operation 1116 'sext' 'x_n_cast' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1117 [1/1] (0.85ns)   --->   "%tmp275 = add i17 %x_n_cast, i17 %sext_ln26" [FIR_HLS.cpp:15]   --->   Operation 1117 'add' 'tmp275' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1118 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_109)   --->   "%tmp453 = mul i25 %tmp452_cast, i25 78" [FIR_HLS.cpp:22]   --->   Operation 1118 'mul' 'tmp453' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 109 <SV = 108> <Delay = 1.23>
ST_109 : Operation 1119 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_83 = load i16 307" [FIR_HLS.cpp:22]   --->   Operation 1119 'load' 'H_filter_FIR_load_83' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_109 : Operation 1120 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_97 = load i16 293" [FIR_HLS.cpp:22]   --->   Operation 1120 'load' 'H_filter_FIR_load_97' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_109 : Operation 1121 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_137 = load i16 253" [FIR_HLS.cpp:22]   --->   Operation 1121 'load' 'H_filter_FIR_load_137' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_109 : Operation 1122 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_138 = load i16 252" [FIR_HLS.cpp:22]   --->   Operation 1122 'load' 'H_filter_FIR_load_138' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_109 : Operation 1123 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_109)   --->   "%tmp453 = mul i25 %tmp452_cast, i25 78" [FIR_HLS.cpp:22]   --->   Operation 1123 'mul' 'tmp453' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 1124 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_109 = add i25 %tmp302, i25 %tmp453" [FIR_HLS.cpp:26]   --->   Operation 1124 'add' 'add_ln26_109' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 110 <SV = 109> <Delay = 1.23>
ST_110 : Operation 1125 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_137 = load i16 253" [FIR_HLS.cpp:22]   --->   Operation 1125 'load' 'H_filter_FIR_load_137' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_110 : Operation 1126 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_138 = load i16 252" [FIR_HLS.cpp:22]   --->   Operation 1126 'load' 'H_filter_FIR_load_138' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_110 : Operation 1127 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_155 = load i16 235" [FIR_HLS.cpp:22]   --->   Operation 1127 'load' 'H_filter_FIR_load_155' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_110 : Operation 1128 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_156, i16 235" [FIR_HLS.cpp:22]   --->   Operation 1128 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_110 : Operation 1129 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_236 = load i16 154" [FIR_HLS.cpp:22]   --->   Operation 1129 'load' 'H_filter_FIR_load_236' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_110 : Operation 1130 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_237, i16 154" [FIR_HLS.cpp:22]   --->   Operation 1130 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_110 : Operation 1131 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_109 = add i25 %tmp302, i25 %tmp453" [FIR_HLS.cpp:26]   --->   Operation 1131 'add' 'add_ln26_109' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 111 <SV = 110> <Delay = 3.39>
ST_111 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln22_80 = sext i16 %H_filter_FIR_load_84" [FIR_HLS.cpp:22]   --->   Operation 1132 'sext' 'sext_ln22_80' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln22_131 = sext i16 %H_filter_FIR_load_136" [FIR_HLS.cpp:22]   --->   Operation 1133 'sext' 'sext_ln22_131' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1134 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_155 = load i16 235" [FIR_HLS.cpp:22]   --->   Operation 1134 'load' 'H_filter_FIR_load_155' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_111 : Operation 1135 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_236 = load i16 154" [FIR_HLS.cpp:22]   --->   Operation 1135 'load' 'H_filter_FIR_load_236' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_111 : Operation 1136 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_253 = load i16 137" [FIR_HLS.cpp:22]   --->   Operation 1136 'load' 'H_filter_FIR_load_253' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_111 : Operation 1137 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_254 = load i16 136" [FIR_HLS.cpp:22]   --->   Operation 1137 'load' 'H_filter_FIR_load_254' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_111 : Operation 1138 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_255, i16 136" [FIR_HLS.cpp:22]   --->   Operation 1138 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_111 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln22_250 = sext i16 %H_filter_FIR_load_255" [FIR_HLS.cpp:22]   --->   Operation 1139 'sext' 'sext_ln22_250' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln22_301 = sext i16 %H_filter_FIR_load_307" [FIR_HLS.cpp:22]   --->   Operation 1140 'sext' 'sext_ln22_301' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1141 [1/1] (2.39ns) (grouped into DSP with root node tmp401)   --->   "%tmp400 = add i17 %sext_ln22_250, i17 %sext_ln22_131" [FIR_HLS.cpp:22]   --->   Operation 1141 'add' 'tmp400' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 1142 [1/1] (0.00ns) (grouped into DSP with root node tmp401)   --->   "%tmp400_cast = sext i17 %tmp400" [FIR_HLS.cpp:22]   --->   Operation 1142 'sext' 'tmp400_cast' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1143 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp401 = mul i26 %tmp400_cast, i26 67108594" [FIR_HLS.cpp:22]   --->   Operation 1143 'mul' 'tmp401' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 1144 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_73)   --->   "%tmp440 = add i17 %sext_ln22_301, i17 %sext_ln22_80" [FIR_HLS.cpp:22]   --->   Operation 1144 'add' 'tmp440' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 1145 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_73)   --->   "%tmp440_cast = sext i17 %tmp440" [FIR_HLS.cpp:22]   --->   Operation 1145 'sext' 'tmp440_cast' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1146 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_73)   --->   "%tmp441 = mul i25 %tmp440_cast, i25 118" [FIR_HLS.cpp:22]   --->   Operation 1146 'mul' 'tmp441' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 112 <SV = 111> <Delay = 2.69>
ST_112 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln22_85 = sext i16 %H_filter_FIR_load_89" [FIR_HLS.cpp:22]   --->   Operation 1147 'sext' 'sext_ln22_85' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln22_127 = sext i16 %H_filter_FIR_load_132" [FIR_HLS.cpp:22]   --->   Operation 1148 'sext' 'sext_ln22_127' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1149 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_253 = load i16 137" [FIR_HLS.cpp:22]   --->   Operation 1149 'load' 'H_filter_FIR_load_253' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_112 : Operation 1150 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_254 = load i16 136" [FIR_HLS.cpp:22]   --->   Operation 1150 'load' 'H_filter_FIR_load_254' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_112 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln22_254 = sext i16 %H_filter_FIR_load_259" [FIR_HLS.cpp:22]   --->   Operation 1151 'sext' 'sext_ln22_254' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1152 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_294 = load i16 96" [FIR_HLS.cpp:22]   --->   Operation 1152 'load' 'H_filter_FIR_load_294' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_112 : Operation 1153 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_295, i16 96" [FIR_HLS.cpp:22]   --->   Operation 1153 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_112 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln22_296 = sext i16 %H_filter_FIR_load_302" [FIR_HLS.cpp:22]   --->   Operation 1154 'sext' 'sext_ln22_296' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1155 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_308 = load i16 82" [FIR_HLS.cpp:22]   --->   Operation 1155 'load' 'H_filter_FIR_load_308' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_112 : Operation 1156 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_309, i16 82" [FIR_HLS.cpp:22]   --->   Operation 1156 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_112 : Operation 1157 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp401 = mul i26 %tmp400_cast, i26 67108594" [FIR_HLS.cpp:22]   --->   Operation 1157 'mul' 'tmp401' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 1158 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_45)   --->   "%tmp402 = add i17 %sext_ln22_254, i17 %sext_ln22_127" [FIR_HLS.cpp:22]   --->   Operation 1158 'add' 'tmp402' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 1159 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_45)   --->   "%tmp402_cast = sext i17 %tmp402" [FIR_HLS.cpp:22]   --->   Operation 1159 'sext' 'tmp402_cast' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1160 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_45)   --->   "%tmp403 = mul i26 %tmp402_cast, i26 164" [FIR_HLS.cpp:22]   --->   Operation 1160 'mul' 'tmp403' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 1161 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_74)   --->   "%tmp438 = add i17 %sext_ln22_296, i17 %sext_ln22_85" [FIR_HLS.cpp:22]   --->   Operation 1161 'add' 'tmp438' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 1162 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_74)   --->   "%tmp438_cast = sext i17 %tmp438" [FIR_HLS.cpp:22]   --->   Operation 1162 'sext' 'tmp438_cast' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1163 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_74)   --->   "%tmp439 = mul i25 %tmp438_cast, i25 33554330" [FIR_HLS.cpp:22]   --->   Operation 1163 'mul' 'tmp439' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 1164 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_73)   --->   "%tmp441 = mul i25 %tmp440_cast, i25 118" [FIR_HLS.cpp:22]   --->   Operation 1164 'mul' 'tmp441' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 113 <SV = 112> <Delay = 4.54>
ST_113 : Operation 1165 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_3 = load i16 387" [FIR_HLS.cpp:22]   --->   Operation 1165 'load' 'H_filter_FIR_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_113 : Operation 1166 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_4, i16 387" [FIR_HLS.cpp:22]   --->   Operation 1166 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_113 : Operation 1167 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_13 = load i16 377" [FIR_HLS.cpp:22]   --->   Operation 1167 'load' 'H_filter_FIR_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_113 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln22_79 = sext i16 %H_filter_FIR_load_83" [FIR_HLS.cpp:22]   --->   Operation 1168 'sext' 'sext_ln22_79' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln22_93 = sext i16 %H_filter_FIR_load_97" [FIR_HLS.cpp:22]   --->   Operation 1169 'sext' 'sext_ln22_93' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1170 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_294 = load i16 96" [FIR_HLS.cpp:22]   --->   Operation 1170 'load' 'H_filter_FIR_load_294' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_113 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln22_288 = sext i16 %H_filter_FIR_load_294" [FIR_HLS.cpp:22]   --->   Operation 1171 'sext' 'sext_ln22_288' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1172 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_308 = load i16 82" [FIR_HLS.cpp:22]   --->   Operation 1172 'load' 'H_filter_FIR_load_308' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_113 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln22_302 = sext i16 %H_filter_FIR_load_308" [FIR_HLS.cpp:22]   --->   Operation 1173 'sext' 'sext_ln22_302' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1174 [1/1] (0.85ns)   --->   "%tmp141 = add i17 %sext_ln22_93, i17 %sext_ln22_79" [FIR_HLS.cpp:22]   --->   Operation 1174 'add' 'tmp141' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp141_cast = sext i17 %tmp141" [FIR_HLS.cpp:22]   --->   Operation 1175 'sext' 'tmp141_cast' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1176 [1/1] (0.85ns)   --->   "%tmp142 = add i17 %sext_ln22_288, i17 %sext_ln22_302" [FIR_HLS.cpp:22]   --->   Operation 1176 'add' 'tmp142' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp142_cast = sext i17 %tmp142" [FIR_HLS.cpp:22]   --->   Operation 1177 'sext' 'tmp142_cast' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1178 [1/1] (0.86ns)   --->   "%tmp203 = add i18 %tmp142_cast, i18 %tmp141_cast" [FIR_HLS.cpp:22]   --->   Operation 1178 'add' 'tmp203' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i18.i7, i18 %tmp203, i7 0" [FIR_HLS.cpp:22]   --->   Operation 1179 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1180 [1/1] (0.00ns)   --->   "%p_shl1369 = sext i25 %tmp_23" [FIR_HLS.cpp:22]   --->   Operation 1180 'sext' 'p_shl1369' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %tmp203, i2 0" [FIR_HLS.cpp:22]   --->   Operation 1181 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1182 [1/1] (0.00ns)   --->   "%p_shl1370 = sext i20 %tmp_24" [FIR_HLS.cpp:22]   --->   Operation 1182 'sext' 'p_shl1370' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1183 [1/1] (0.94ns)   --->   "%tmp204 = sub i26 %p_shl1369, i26 %p_shl1370" [FIR_HLS.cpp:22]   --->   Operation 1183 'sub' 'tmp204' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1184 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp401 = mul i26 %tmp400_cast, i26 67108594" [FIR_HLS.cpp:22]   --->   Operation 1184 'mul' 'tmp401' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 1185 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_45)   --->   "%tmp403 = mul i26 %tmp402_cast, i26 164" [FIR_HLS.cpp:22]   --->   Operation 1185 'mul' 'tmp403' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 1186 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_74)   --->   "%tmp439 = mul i25 %tmp438_cast, i25 33554330" [FIR_HLS.cpp:22]   --->   Operation 1186 'mul' 'tmp439' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 1187 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_73)   --->   "%tmp441 = mul i25 %tmp440_cast, i25 118" [FIR_HLS.cpp:22]   --->   Operation 1187 'mul' 'tmp441' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 1188 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_73)   --->   "%tmp441_cast = sext i25 %tmp441" [FIR_HLS.cpp:22]   --->   Operation 1188 'sext' 'tmp441_cast' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1189 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_73 = add i26 %tmp441_cast, i26 %tmp204" [FIR_HLS.cpp:26]   --->   Operation 1189 'add' 'add_ln26_73' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 114 <SV = 113> <Delay = 1.29>
ST_114 : Operation 1190 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_3 = load i16 387" [FIR_HLS.cpp:22]   --->   Operation 1190 'load' 'H_filter_FIR_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_114 : Operation 1191 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_13 = load i16 377" [FIR_HLS.cpp:22]   --->   Operation 1191 'load' 'H_filter_FIR_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_114 : Operation 1192 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_14 = load i16 376" [FIR_HLS.cpp:22]   --->   Operation 1192 'load' 'H_filter_FIR_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_114 : Operation 1193 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_15, i16 376" [FIR_HLS.cpp:22]   --->   Operation 1193 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_114 : Operation 1194 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_16 = load i16 374" [FIR_HLS.cpp:22]   --->   Operation 1194 'load' 'H_filter_FIR_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_114 : Operation 1195 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp401 = mul i26 %tmp400_cast, i26 67108594" [FIR_HLS.cpp:22]   --->   Operation 1195 'mul' 'tmp401' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 1196 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_45)   --->   "%tmp403 = mul i26 %tmp402_cast, i26 164" [FIR_HLS.cpp:22]   --->   Operation 1196 'mul' 'tmp403' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 1197 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_74)   --->   "%tmp439 = mul i25 %tmp438_cast, i25 33554330" [FIR_HLS.cpp:22]   --->   Operation 1197 'mul' 'tmp439' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 1198 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_74)   --->   "%tmp439_cast = sext i25 %tmp439" [FIR_HLS.cpp:22]   --->   Operation 1198 'sext' 'tmp439_cast' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1199 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_45 = add i26 %tmp401, i26 %tmp403" [FIR_HLS.cpp:26]   --->   Operation 1199 'add' 'add_ln26_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 1200 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_73 = add i26 %tmp441_cast, i26 %tmp204" [FIR_HLS.cpp:26]   --->   Operation 1200 'add' 'add_ln26_73' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 1201 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_74 = add i26 %add_ln26_73, i26 %tmp439_cast" [FIR_HLS.cpp:26]   --->   Operation 1201 'add' 'add_ln26_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 115 <SV = 114> <Delay = 1.23>
ST_115 : Operation 1202 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_14 = load i16 376" [FIR_HLS.cpp:22]   --->   Operation 1202 'load' 'H_filter_FIR_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_115 : Operation 1203 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_16 = load i16 374" [FIR_HLS.cpp:22]   --->   Operation 1203 'load' 'H_filter_FIR_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_115 : Operation 1204 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_18 = load i16 372" [FIR_HLS.cpp:22]   --->   Operation 1204 'load' 'H_filter_FIR_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_115 : Operation 1205 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_19 = load i16 371" [FIR_HLS.cpp:22]   --->   Operation 1205 'load' 'H_filter_FIR_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_115 : Operation 1206 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_45 = add i26 %tmp401, i26 %tmp403" [FIR_HLS.cpp:26]   --->   Operation 1206 'add' 'add_ln26_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 1207 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_74 = add i26 %add_ln26_73, i26 %tmp439_cast" [FIR_HLS.cpp:26]   --->   Operation 1207 'add' 'add_ln26_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 116 <SV = 115> <Delay = 1.23>
ST_116 : Operation 1208 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_18 = load i16 372" [FIR_HLS.cpp:22]   --->   Operation 1208 'load' 'H_filter_FIR_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_116 : Operation 1209 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_19 = load i16 371" [FIR_HLS.cpp:22]   --->   Operation 1209 'load' 'H_filter_FIR_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_116 : Operation 1210 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_23 = load i16 367" [FIR_HLS.cpp:22]   --->   Operation 1210 'load' 'H_filter_FIR_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_116 : Operation 1211 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_27 = load i16 363" [FIR_HLS.cpp:22]   --->   Operation 1211 'load' 'H_filter_FIR_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_116 : Operation 1212 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_28, i16 363" [FIR_HLS.cpp:22]   --->   Operation 1212 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 117 <SV = 116> <Delay = 1.23>
ST_117 : Operation 1213 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_23 = load i16 367" [FIR_HLS.cpp:22]   --->   Operation 1213 'load' 'H_filter_FIR_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_117 : Operation 1214 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_27 = load i16 363" [FIR_HLS.cpp:22]   --->   Operation 1214 'load' 'H_filter_FIR_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_117 : Operation 1215 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_31 = load i16 359" [FIR_HLS.cpp:22]   --->   Operation 1215 'load' 'H_filter_FIR_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_117 : Operation 1216 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_32 = load i16 358" [FIR_HLS.cpp:22]   --->   Operation 1216 'load' 'H_filter_FIR_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 118 <SV = 117> <Delay = 1.23>
ST_118 : Operation 1217 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_31 = load i16 359" [FIR_HLS.cpp:22]   --->   Operation 1217 'load' 'H_filter_FIR_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_118 : Operation 1218 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_32 = load i16 358" [FIR_HLS.cpp:22]   --->   Operation 1218 'load' 'H_filter_FIR_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_118 : Operation 1219 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_38 = load i16 352" [FIR_HLS.cpp:22]   --->   Operation 1219 'load' 'H_filter_FIR_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_118 : Operation 1220 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_39 = load i16 351" [FIR_HLS.cpp:22]   --->   Operation 1220 'load' 'H_filter_FIR_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 119 <SV = 118> <Delay = 1.23>
ST_119 : Operation 1221 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_38 = load i16 352" [FIR_HLS.cpp:22]   --->   Operation 1221 'load' 'H_filter_FIR_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_119 : Operation 1222 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_39 = load i16 351" [FIR_HLS.cpp:22]   --->   Operation 1222 'load' 'H_filter_FIR_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_119 : Operation 1223 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_40 = load i16 350" [FIR_HLS.cpp:22]   --->   Operation 1223 'load' 'H_filter_FIR_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_119 : Operation 1224 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_41 = load i16 349" [FIR_HLS.cpp:22]   --->   Operation 1224 'load' 'H_filter_FIR_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_119 : Operation 1225 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_42, i16 349" [FIR_HLS.cpp:22]   --->   Operation 1225 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 120 <SV = 119> <Delay = 1.23>
ST_120 : Operation 1226 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_40 = load i16 350" [FIR_HLS.cpp:22]   --->   Operation 1226 'load' 'H_filter_FIR_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_120 : Operation 1227 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_41 = load i16 349" [FIR_HLS.cpp:22]   --->   Operation 1227 'load' 'H_filter_FIR_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_120 : Operation 1228 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_47 = load i16 343" [FIR_HLS.cpp:22]   --->   Operation 1228 'load' 'H_filter_FIR_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_120 : Operation 1229 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_50 = load i16 340" [FIR_HLS.cpp:22]   --->   Operation 1229 'load' 'H_filter_FIR_load_50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 121 <SV = 120> <Delay = 1.23>
ST_121 : Operation 1230 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_47 = load i16 343" [FIR_HLS.cpp:22]   --->   Operation 1230 'load' 'H_filter_FIR_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_121 : Operation 1231 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_50 = load i16 340" [FIR_HLS.cpp:22]   --->   Operation 1231 'load' 'H_filter_FIR_load_50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_121 : Operation 1232 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_55 = load i16 335" [FIR_HLS.cpp:22]   --->   Operation 1232 'load' 'H_filter_FIR_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_121 : Operation 1233 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_56 = load i16 334" [FIR_HLS.cpp:22]   --->   Operation 1233 'load' 'H_filter_FIR_load_56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 122 <SV = 121> <Delay = 1.23>
ST_122 : Operation 1234 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_55 = load i16 335" [FIR_HLS.cpp:22]   --->   Operation 1234 'load' 'H_filter_FIR_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_122 : Operation 1235 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_56 = load i16 334" [FIR_HLS.cpp:22]   --->   Operation 1235 'load' 'H_filter_FIR_load_56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_122 : Operation 1236 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_57 = load i16 333" [FIR_HLS.cpp:22]   --->   Operation 1236 'load' 'H_filter_FIR_load_57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_122 : Operation 1237 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_58 = load i16 332" [FIR_HLS.cpp:22]   --->   Operation 1237 'load' 'H_filter_FIR_load_58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 123 <SV = 122> <Delay = 1.23>
ST_123 : Operation 1238 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_57 = load i16 333" [FIR_HLS.cpp:22]   --->   Operation 1238 'load' 'H_filter_FIR_load_57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_123 : Operation 1239 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_58 = load i16 332" [FIR_HLS.cpp:22]   --->   Operation 1239 'load' 'H_filter_FIR_load_58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_123 : Operation 1240 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_59 = load i16 331" [FIR_HLS.cpp:22]   --->   Operation 1240 'load' 'H_filter_FIR_load_59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_123 : Operation 1241 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_60, i16 331" [FIR_HLS.cpp:22]   --->   Operation 1241 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_123 : Operation 1242 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_61 = load i16 329" [FIR_HLS.cpp:22]   --->   Operation 1242 'load' 'H_filter_FIR_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 124 <SV = 123> <Delay = 1.23>
ST_124 : Operation 1243 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_59 = load i16 331" [FIR_HLS.cpp:22]   --->   Operation 1243 'load' 'H_filter_FIR_load_59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_124 : Operation 1244 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_61 = load i16 329" [FIR_HLS.cpp:22]   --->   Operation 1244 'load' 'H_filter_FIR_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_124 : Operation 1245 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_62 = load i16 328" [FIR_HLS.cpp:22]   --->   Operation 1245 'load' 'H_filter_FIR_load_62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_124 : Operation 1246 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_63 = load i16 327" [FIR_HLS.cpp:22]   --->   Operation 1246 'load' 'H_filter_FIR_load_63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 125 <SV = 124> <Delay = 1.54>
ST_125 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln22_25 = sext i16 %H_filter_FIR_load_28" [FIR_HLS.cpp:22]   --->   Operation 1247 'sext' 'sext_ln22_25' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln22_27 = sext i16 %H_filter_FIR_load_30" [FIR_HLS.cpp:22]   --->   Operation 1248 'sext' 'sext_ln22_27' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1249 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_62 = load i16 328" [FIR_HLS.cpp:22]   --->   Operation 1249 'load' 'H_filter_FIR_load_62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_125 : Operation 1250 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_63 = load i16 327" [FIR_HLS.cpp:22]   --->   Operation 1250 'load' 'H_filter_FIR_load_63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_125 : Operation 1251 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_64 = load i16 326" [FIR_HLS.cpp:22]   --->   Operation 1251 'load' 'H_filter_FIR_load_64' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_125 : Operation 1252 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_65, i16 326" [FIR_HLS.cpp:22]   --->   Operation 1252 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_125 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln22_61 = sext i16 %H_filter_FIR_load_65" [FIR_HLS.cpp:22]   --->   Operation 1253 'sext' 'sext_ln22_61' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1254 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_68 = load i16 322" [FIR_HLS.cpp:22]   --->   Operation 1254 'load' 'H_filter_FIR_load_68' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_125 : Operation 1255 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_69, i16 322" [FIR_HLS.cpp:22]   --->   Operation 1255 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_125 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln22_320 = sext i16 %H_filter_FIR_load_326" [FIR_HLS.cpp:22]   --->   Operation 1256 'sext' 'sext_ln22_320' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1257 [1/1] (0.85ns)   --->   "%sum1 = add i17 %sext_ln22_27, i17 %sext_ln22_25" [FIR_HLS.cpp:22]   --->   Operation 1257 'add' 'sum1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1258 [1/1] (0.00ns)   --->   "%sum1_cast = sext i17 %sum1" [FIR_HLS.cpp:22]   --->   Operation 1258 'sext' 'sum1_cast' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp120 = sub i18 %sext_ln22_61, i18 %sum1_cast" [FIR_HLS.cpp:22]   --->   Operation 1259 'sub' 'tmp120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 1260 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp121 = add i18 %tmp120, i18 %sext_ln22_320" [FIR_HLS.cpp:22]   --->   Operation 1260 'add' 'tmp121' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 126 <SV = 125> <Delay = 1.23>
ST_126 : Operation 1261 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_64 = load i16 326" [FIR_HLS.cpp:22]   --->   Operation 1261 'load' 'H_filter_FIR_load_64' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_126 : Operation 1262 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_68 = load i16 322" [FIR_HLS.cpp:22]   --->   Operation 1262 'load' 'H_filter_FIR_load_68' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_126 : Operation 1263 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_73 = load i16 317" [FIR_HLS.cpp:22]   --->   Operation 1263 'load' 'H_filter_FIR_load_73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_126 : Operation 1264 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_74, i16 317" [FIR_HLS.cpp:22]   --->   Operation 1264 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_126 : Operation 1265 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_79 = load i16 311" [FIR_HLS.cpp:22]   --->   Operation 1265 'load' 'H_filter_FIR_load_79' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 127 <SV = 126> <Delay = 1.54>
ST_127 : Operation 1266 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_73 = load i16 317" [FIR_HLS.cpp:22]   --->   Operation 1266 'load' 'H_filter_FIR_load_73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_127 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln22_71 = sext i16 %H_filter_FIR_load_75" [FIR_HLS.cpp:22]   --->   Operation 1267 'sext' 'sext_ln22_71' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln22_72 = sext i16 %H_filter_FIR_load_76" [FIR_HLS.cpp:22]   --->   Operation 1268 'sext' 'sext_ln22_72' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1269 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_79 = load i16 311" [FIR_HLS.cpp:22]   --->   Operation 1269 'load' 'H_filter_FIR_load_79' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_127 : Operation 1270 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_80 = load i16 310" [FIR_HLS.cpp:22]   --->   Operation 1270 'load' 'H_filter_FIR_load_80' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_127 : Operation 1271 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_81 = load i16 309" [FIR_HLS.cpp:22]   --->   Operation 1271 'load' 'H_filter_FIR_load_81' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_127 : Operation 1272 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_82, i16 309" [FIR_HLS.cpp:22]   --->   Operation 1272 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_127 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln22_78 = sext i16 %H_filter_FIR_load_82" [FIR_HLS.cpp:22]   --->   Operation 1273 'sext' 'sext_ln22_78' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln22_303 = sext i16 %H_filter_FIR_load_309" [FIR_HLS.cpp:22]   --->   Operation 1274 'sext' 'sext_ln22_303' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1275 [1/1] (0.85ns)   --->   "%sum = add i17 %sext_ln22_72, i17 %sext_ln22_71" [FIR_HLS.cpp:22]   --->   Operation 1275 'add' 'sum' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1276 [1/1] (0.00ns)   --->   "%sum_cast = sext i17 %sum" [FIR_HLS.cpp:22]   --->   Operation 1276 'sext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp102 = sub i18 %sext_ln22_78, i18 %sum_cast" [FIR_HLS.cpp:22]   --->   Operation 1277 'sub' 'tmp102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 1278 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp103 = add i18 %tmp102, i18 %sext_ln22_303" [FIR_HLS.cpp:22]   --->   Operation 1278 'add' 'tmp103' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 128 <SV = 127> <Delay = 1.23>
ST_128 : Operation 1279 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_80 = load i16 310" [FIR_HLS.cpp:22]   --->   Operation 1279 'load' 'H_filter_FIR_load_80' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_128 : Operation 1280 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_81 = load i16 309" [FIR_HLS.cpp:22]   --->   Operation 1280 'load' 'H_filter_FIR_load_81' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_128 : Operation 1281 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_87 = load i16 303" [FIR_HLS.cpp:22]   --->   Operation 1281 'load' 'H_filter_FIR_load_87' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_128 : Operation 1282 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_91 = load i16 299" [FIR_HLS.cpp:22]   --->   Operation 1282 'load' 'H_filter_FIR_load_91' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 129 <SV = 128> <Delay = 1.23>
ST_129 : Operation 1283 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_87 = load i16 303" [FIR_HLS.cpp:22]   --->   Operation 1283 'load' 'H_filter_FIR_load_87' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_129 : Operation 1284 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_91 = load i16 299" [FIR_HLS.cpp:22]   --->   Operation 1284 'load' 'H_filter_FIR_load_91' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_129 : Operation 1285 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_92 = load i16 298" [FIR_HLS.cpp:22]   --->   Operation 1285 'load' 'H_filter_FIR_load_92' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_129 : Operation 1286 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_93 = load i16 297" [FIR_HLS.cpp:22]   --->   Operation 1286 'load' 'H_filter_FIR_load_93' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_129 : Operation 1287 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_94, i16 297" [FIR_HLS.cpp:22]   --->   Operation 1287 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 130 <SV = 129> <Delay = 1.23>
ST_130 : Operation 1288 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_92 = load i16 298" [FIR_HLS.cpp:22]   --->   Operation 1288 'load' 'H_filter_FIR_load_92' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_130 : Operation 1289 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_93 = load i16 297" [FIR_HLS.cpp:22]   --->   Operation 1289 'load' 'H_filter_FIR_load_93' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_130 : Operation 1290 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_95 = load i16 295" [FIR_HLS.cpp:22]   --->   Operation 1290 'load' 'H_filter_FIR_load_95' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_130 : Operation 1291 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_96, i16 295" [FIR_HLS.cpp:22]   --->   Operation 1291 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_130 : Operation 1292 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_99 = load i16 291" [FIR_HLS.cpp:22]   --->   Operation 1292 'load' 'H_filter_FIR_load_99' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_130 : Operation 1293 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_100, i16 291" [FIR_HLS.cpp:22]   --->   Operation 1293 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 131 <SV = 130> <Delay = 1.23>
ST_131 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln22_38 = sext i16 %H_filter_FIR_load_42" [FIR_HLS.cpp:22]   --->   Operation 1294 'sext' 'sext_ln22_38' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1295 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_95 = load i16 295" [FIR_HLS.cpp:22]   --->   Operation 1295 'load' 'H_filter_FIR_load_95' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_131 : Operation 1296 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_99 = load i16 291" [FIR_HLS.cpp:22]   --->   Operation 1296 'load' 'H_filter_FIR_load_99' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_131 : Operation 1297 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_102 = load i16 288" [FIR_HLS.cpp:22]   --->   Operation 1297 'load' 'H_filter_FIR_load_102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_131 : Operation 1298 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_103, i16 288" [FIR_HLS.cpp:22]   --->   Operation 1298 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_131 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln22_98 = sext i16 %H_filter_FIR_load_103" [FIR_HLS.cpp:22]   --->   Operation 1299 'sext' 'sext_ln22_98' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1300 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_111 = load i16 279" [FIR_HLS.cpp:22]   --->   Operation 1300 'load' 'H_filter_FIR_load_111' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_131 : Operation 1301 [1/1] (0.85ns)   --->   "%tmp189 = add i17 %sext_ln22_98, i17 %sext_ln22_38" [FIR_HLS.cpp:22]   --->   Operation 1301 'add' 'tmp189' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 4.93>
ST_132 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i16 %H_filter_FIR_load" [FIR_HLS.cpp:22]   --->   Operation 1302 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i16 %H_filter_FIR_load_1" [FIR_HLS.cpp:22]   --->   Operation 1303 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln22_81 = sext i16 %H_filter_FIR_load_85" [FIR_HLS.cpp:22]   --->   Operation 1304 'sext' 'sext_ln22_81' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1305 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_102 = load i16 288" [FIR_HLS.cpp:22]   --->   Operation 1305 'load' 'H_filter_FIR_load_102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_132 : Operation 1306 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_111 = load i16 279" [FIR_HLS.cpp:22]   --->   Operation 1306 'load' 'H_filter_FIR_load_111' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_132 : Operation 1307 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_112 = load i16 278" [FIR_HLS.cpp:22]   --->   Operation 1307 'load' 'H_filter_FIR_load_112' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_132 : Operation 1308 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_113, i16 278" [FIR_HLS.cpp:22]   --->   Operation 1308 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_132 : Operation 1309 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_118 = load i16 272" [FIR_HLS.cpp:22]   --->   Operation 1309 'load' 'H_filter_FIR_load_118' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_132 : Operation 1310 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_119, i16 272" [FIR_HLS.cpp:22]   --->   Operation 1310 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_132 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln22_114 = sext i16 %H_filter_FIR_load_119" [FIR_HLS.cpp:22]   --->   Operation 1311 'sext' 'sext_ln22_114' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln22_267 = sext i16 %H_filter_FIR_load_272" [FIR_HLS.cpp:22]   --->   Operation 1312 'sext' 'sext_ln22_267' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln22_300 = sext i16 %H_filter_FIR_load_306" [FIR_HLS.cpp:22]   --->   Operation 1313 'sext' 'sext_ln22_300' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln22_380 = sext i16 %H_filter_FIR_load_390" [FIR_HLS.cpp:22]   --->   Operation 1314 'sext' 'sext_ln22_380' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1315 [1/1] (0.85ns)   --->   "%tmp157 = add i17 %sext_ln22_81, i17 %sext_ln22_1" [FIR_HLS.cpp:22]   --->   Operation 1315 'add' 'tmp157' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp157_cast = sext i17 %tmp157" [FIR_HLS.cpp:22]   --->   Operation 1316 'sext' 'tmp157_cast' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp158 = sub i18 %tmp157_cast, i18 %sext_ln22_114" [FIR_HLS.cpp:22]   --->   Operation 1317 'sub' 'tmp158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 1318 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp159 = sub i18 %tmp158, i18 %sext_ln22_267" [FIR_HLS.cpp:22]   --->   Operation 1318 'sub' 'tmp159' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 1319 [1/1] (0.00ns)   --->   "%tmp159_cast = sext i18 %tmp159" [FIR_HLS.cpp:22]   --->   Operation 1319 'sext' 'tmp159_cast' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1320 [1/1] (0.85ns)   --->   "%tmp118 = add i17 %sext_ln22_300, i17 %sext_ln22_380" [FIR_HLS.cpp:22]   --->   Operation 1320 'add' 'tmp118' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1321 [1/1] (0.00ns)   --->   "%tmp118_cast = sext i17 %tmp118" [FIR_HLS.cpp:22]   --->   Operation 1321 'sext' 'tmp118_cast' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1322 [1/1] (2.39ns) (grouped into DSP with root node tmp162)   --->   "%tmp161 = add i19 %tmp118_cast, i19 %tmp159_cast" [FIR_HLS.cpp:22]   --->   Operation 1322 'add' 'tmp161' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 1323 [1/1] (0.00ns) (grouped into DSP with root node tmp162)   --->   "%tmp161_cast = sext i19 %tmp161" [FIR_HLS.cpp:22]   --->   Operation 1323 'sext' 'tmp161_cast' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1324 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp162 = mul i27 %tmp161_cast, i27 92" [FIR_HLS.cpp:22]   --->   Operation 1324 'mul' 'tmp162' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 1325 [1/1] (0.00ns)   --->   "%tmp275_cast = sext i17 %tmp275" [FIR_HLS.cpp:15]   --->   Operation 1325 'sext' 'tmp275_cast' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1326 [1/1] (2.39ns) (grouped into DSP with root node tmp305)   --->   "%tmp304 = add i18 %tmp275_cast, i18 %sext_ln22" [FIR_HLS.cpp:15]   --->   Operation 1326 'add' 'tmp304' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 1327 [1/1] (0.00ns) (grouped into DSP with root node tmp305)   --->   "%tmp304_cast = sext i18 %tmp304" [FIR_HLS.cpp:15]   --->   Operation 1327 'sext' 'tmp304_cast' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1328 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp305 = mul i26 %tmp304_cast, i26 67108586" [FIR_HLS.cpp:15]   --->   Operation 1328 'mul' 'tmp305' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 133 <SV = 132> <Delay = 1.23>
ST_133 : Operation 1329 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_112 = load i16 278" [FIR_HLS.cpp:22]   --->   Operation 1329 'load' 'H_filter_FIR_load_112' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_133 : Operation 1330 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_118 = load i16 272" [FIR_HLS.cpp:22]   --->   Operation 1330 'load' 'H_filter_FIR_load_118' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_133 : Operation 1331 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_121 = load i16 269" [FIR_HLS.cpp:22]   --->   Operation 1331 'load' 'H_filter_FIR_load_121' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_133 : Operation 1332 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_122, i16 269" [FIR_HLS.cpp:22]   --->   Operation 1332 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_133 : Operation 1333 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_126 = load i16 264" [FIR_HLS.cpp:22]   --->   Operation 1333 'load' 'H_filter_FIR_load_126' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_133 : Operation 1334 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp162 = mul i27 %tmp161_cast, i27 92" [FIR_HLS.cpp:22]   --->   Operation 1334 'mul' 'tmp162' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 1335 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp305 = mul i26 %tmp304_cast, i26 67108586" [FIR_HLS.cpp:15]   --->   Operation 1335 'mul' 'tmp305' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 134 <SV = 133> <Delay = 1.23>
ST_134 : Operation 1336 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_121 = load i16 269" [FIR_HLS.cpp:22]   --->   Operation 1336 'load' 'H_filter_FIR_load_121' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_134 : Operation 1337 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_126 = load i16 264" [FIR_HLS.cpp:22]   --->   Operation 1337 'load' 'H_filter_FIR_load_126' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_134 : Operation 1338 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_127 = load i16 263" [FIR_HLS.cpp:22]   --->   Operation 1338 'load' 'H_filter_FIR_load_127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_134 : Operation 1339 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_128, i16 263" [FIR_HLS.cpp:22]   --->   Operation 1339 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_134 : Operation 1340 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_129 = load i16 261" [FIR_HLS.cpp:22]   --->   Operation 1340 'load' 'H_filter_FIR_load_129' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_134 : Operation 1341 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_130, i16 261" [FIR_HLS.cpp:22]   --->   Operation 1341 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_134 : Operation 1342 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp162 = mul i27 %tmp161_cast, i27 92" [FIR_HLS.cpp:22]   --->   Operation 1342 'mul' 'tmp162' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 1343 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp305 = mul i26 %tmp304_cast, i26 67108586" [FIR_HLS.cpp:15]   --->   Operation 1343 'mul' 'tmp305' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 135 <SV = 134> <Delay = 1.23>
ST_135 : Operation 1344 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_127 = load i16 263" [FIR_HLS.cpp:22]   --->   Operation 1344 'load' 'H_filter_FIR_load_127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_135 : Operation 1345 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_129 = load i16 261" [FIR_HLS.cpp:22]   --->   Operation 1345 'load' 'H_filter_FIR_load_129' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_135 : Operation 1346 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_131 = load i16 259" [FIR_HLS.cpp:22]   --->   Operation 1346 'load' 'H_filter_FIR_load_131' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_135 : Operation 1347 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_132, i16 259" [FIR_HLS.cpp:22]   --->   Operation 1347 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_135 : Operation 1348 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_133 = load i16 257" [FIR_HLS.cpp:22]   --->   Operation 1348 'load' 'H_filter_FIR_load_133' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_135 : Operation 1349 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp162 = mul i27 %tmp161_cast, i27 92" [FIR_HLS.cpp:22]   --->   Operation 1349 'mul' 'tmp162' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 1350 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp305 = mul i26 %tmp304_cast, i26 67108586" [FIR_HLS.cpp:15]   --->   Operation 1350 'mul' 'tmp305' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp305_cast_cast = sext i26 %tmp305" [FIR_HLS.cpp:15]   --->   Operation 1351 'sext' 'tmp305_cast_cast' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1352 [1/1] (0.96ns)   --->   "%add_ln26_112 = add i27 %tmp162, i27 %tmp305_cast_cast" [FIR_HLS.cpp:26]   --->   Operation 1352 'add' 'add_ln26_112' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 3.54>
ST_136 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln22_102 = sext i16 %H_filter_FIR_load_107" [FIR_HLS.cpp:22]   --->   Operation 1353 'sext' 'sext_ln22_102' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1354 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_131 = load i16 259" [FIR_HLS.cpp:22]   --->   Operation 1354 'load' 'H_filter_FIR_load_131' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_136 : Operation 1355 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_133 = load i16 257" [FIR_HLS.cpp:22]   --->   Operation 1355 'load' 'H_filter_FIR_load_133' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_136 : Operation 1356 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_134 = load i16 256" [FIR_HLS.cpp:22]   --->   Operation 1356 'load' 'H_filter_FIR_load_134' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_136 : Operation 1357 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_135, i16 256" [FIR_HLS.cpp:22]   --->   Operation 1357 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_136 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln22_130 = sext i16 %H_filter_FIR_load_135" [FIR_HLS.cpp:22]   --->   Operation 1358 'sext' 'sext_ln22_130' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1359 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_139 = load i16 251" [FIR_HLS.cpp:22]   --->   Operation 1359 'load' 'H_filter_FIR_load_139' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_136 : Operation 1360 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_140, i16 251" [FIR_HLS.cpp:22]   --->   Operation 1360 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_136 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln22_135 = sext i16 %H_filter_FIR_load_140" [FIR_HLS.cpp:22]   --->   Operation 1361 'sext' 'sext_ln22_135' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln22_246 = sext i16 %H_filter_FIR_load_251" [FIR_HLS.cpp:22]   --->   Operation 1362 'sext' 'sext_ln22_246' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln22_251 = sext i16 %H_filter_FIR_load_256" [FIR_HLS.cpp:22]   --->   Operation 1363 'sext' 'sext_ln22_251' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln22_279 = sext i16 %H_filter_FIR_load_284" [FIR_HLS.cpp:22]   --->   Operation 1364 'sext' 'sext_ln22_279' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1365 [1/1] (0.85ns)   --->   "%tmp131 = add i17 %sext_ln22_130, i17 %sext_ln22_102" [FIR_HLS.cpp:22]   --->   Operation 1365 'add' 'tmp131' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp131_cast = sext i17 %tmp131" [FIR_HLS.cpp:22]   --->   Operation 1366 'sext' 'tmp131_cast' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1367 [1/1] (0.85ns)   --->   "%tmp132 = add i17 %sext_ln22_251, i17 %sext_ln22_279" [FIR_HLS.cpp:22]   --->   Operation 1367 'add' 'tmp132' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1368 [1/1] (0.00ns)   --->   "%tmp132_cast = sext i17 %tmp132" [FIR_HLS.cpp:22]   --->   Operation 1368 'sext' 'tmp132_cast' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1369 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_62)   --->   "%tmp183 = add i18 %tmp132_cast, i18 %tmp131_cast" [FIR_HLS.cpp:22]   --->   Operation 1369 'add' 'tmp183' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 1370 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_62)   --->   "%tmp183_cast = sext i18 %tmp183" [FIR_HLS.cpp:22]   --->   Operation 1370 'sext' 'tmp183_cast' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1371 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_62)   --->   "%tmp184 = mul i27 %tmp183_cast, i27 134217548" [FIR_HLS.cpp:22]   --->   Operation 1371 'mul' 'tmp184' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 1372 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_43)   --->   "%tmp398 = add i17 %sext_ln22_246, i17 %sext_ln22_135" [FIR_HLS.cpp:22]   --->   Operation 1372 'add' 'tmp398' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 1373 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_43)   --->   "%tmp398_cast = sext i17 %tmp398" [FIR_HLS.cpp:22]   --->   Operation 1373 'sext' 'tmp398_cast' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1374 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_43)   --->   "%tmp399 = mul i26 %tmp398_cast, i26 67108698" [FIR_HLS.cpp:22]   --->   Operation 1374 'mul' 'tmp399' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 137 <SV = 136> <Delay = 2.69>
ST_137 : Operation 1375 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_134 = load i16 256" [FIR_HLS.cpp:22]   --->   Operation 1375 'load' 'H_filter_FIR_load_134' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_137 : Operation 1376 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_139 = load i16 251" [FIR_HLS.cpp:22]   --->   Operation 1376 'load' 'H_filter_FIR_load_139' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_137 : Operation 1377 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_141 = load i16 249" [FIR_HLS.cpp:22]   --->   Operation 1377 'load' 'H_filter_FIR_load_141' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_137 : Operation 1378 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_142, i16 249" [FIR_HLS.cpp:22]   --->   Operation 1378 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_137 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln22_137 = sext i16 %H_filter_FIR_load_142" [FIR_HLS.cpp:22]   --->   Operation 1379 'sext' 'sext_ln22_137' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1380 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_143 = load i16 247" [FIR_HLS.cpp:22]   --->   Operation 1380 'load' 'H_filter_FIR_load_143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_137 : Operation 1381 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_144, i16 247" [FIR_HLS.cpp:22]   --->   Operation 1381 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_137 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln22_244 = sext i16 %H_filter_FIR_load_249" [FIR_HLS.cpp:22]   --->   Operation 1382 'sext' 'sext_ln22_244' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1383 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_62)   --->   "%tmp184 = mul i27 %tmp183_cast, i27 134217548" [FIR_HLS.cpp:22]   --->   Operation 1383 'mul' 'tmp184' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 1384 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_44)   --->   "%tmp396 = add i17 %sext_ln22_244, i17 %sext_ln22_137" [FIR_HLS.cpp:22]   --->   Operation 1384 'add' 'tmp396' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 1385 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_44)   --->   "%tmp396_cast = sext i17 %tmp396" [FIR_HLS.cpp:22]   --->   Operation 1385 'sext' 'tmp396_cast' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1386 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_44)   --->   "%tmp397 = mul i25 %tmp396_cast, i25 108" [FIR_HLS.cpp:22]   --->   Operation 1386 'mul' 'tmp397' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 1387 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_43)   --->   "%tmp399 = mul i26 %tmp398_cast, i26 67108698" [FIR_HLS.cpp:22]   --->   Operation 1387 'mul' 'tmp399' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 138 <SV = 137> <Delay = 3.95>
ST_138 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln22_132 = sext i16 %H_filter_FIR_load_137" [FIR_HLS.cpp:22]   --->   Operation 1388 'sext' 'sext_ln22_132' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln22_133 = sext i16 %H_filter_FIR_load_138" [FIR_HLS.cpp:22]   --->   Operation 1389 'sext' 'sext_ln22_133' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1390 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_141 = load i16 249" [FIR_HLS.cpp:22]   --->   Operation 1390 'load' 'H_filter_FIR_load_141' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_138 : Operation 1391 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_143 = load i16 247" [FIR_HLS.cpp:22]   --->   Operation 1391 'load' 'H_filter_FIR_load_143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_138 : Operation 1392 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_147 = load i16 243" [FIR_HLS.cpp:22]   --->   Operation 1392 'load' 'H_filter_FIR_load_147' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_138 : Operation 1393 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_148 = load i16 242" [FIR_HLS.cpp:22]   --->   Operation 1393 'load' 'H_filter_FIR_load_148' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_138 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln22_150 = sext i16 %H_filter_FIR_load_155" [FIR_HLS.cpp:22]   --->   Operation 1394 'sext' 'sext_ln22_150' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln22_231 = sext i16 %H_filter_FIR_load_236" [FIR_HLS.cpp:22]   --->   Operation 1395 'sext' 'sext_ln22_231' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln22_248 = sext i16 %H_filter_FIR_load_253" [FIR_HLS.cpp:22]   --->   Operation 1396 'sext' 'sext_ln22_248' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1397 [1/1] (0.00ns)   --->   "%sext_ln22_249 = sext i16 %H_filter_FIR_load_254" [FIR_HLS.cpp:22]   --->   Operation 1397 'sext' 'sext_ln22_249' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1398 [1/1] (0.85ns)   --->   "%tmp80 = add i17 %sext_ln22_132, i17 %sext_ln22_150" [FIR_HLS.cpp:22]   --->   Operation 1398 'add' 'tmp80' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1399 [1/1] (0.00ns)   --->   "%tmp80_cast = sext i17 %tmp80" [FIR_HLS.cpp:22]   --->   Operation 1399 'sext' 'tmp80_cast' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1400 [1/1] (0.86ns)   --->   "%tmp79 = add i18 %tmp80_cast, i18 %sext_ln22_133" [FIR_HLS.cpp:22]   --->   Operation 1400 'add' 'tmp79' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1401 [1/1] (0.00ns)   --->   "%tmp79_cast = sext i18 %tmp79" [FIR_HLS.cpp:22]   --->   Operation 1401 'sext' 'tmp79_cast' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1402 [1/1] (0.85ns)   --->   "%tmp82 = add i17 %sext_ln22_248, i17 %sext_ln22_249" [FIR_HLS.cpp:22]   --->   Operation 1402 'add' 'tmp82' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp82_cast = sext i17 %tmp82" [FIR_HLS.cpp:22]   --->   Operation 1403 'sext' 'tmp82_cast' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1404 [1/1] (0.86ns)   --->   "%tmp81 = add i18 %tmp82_cast, i18 %sext_ln22_231" [FIR_HLS.cpp:22]   --->   Operation 1404 'add' 'tmp81' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1405 [1/1] (0.00ns)   --->   "%tmp81_cast = sext i18 %tmp81" [FIR_HLS.cpp:22]   --->   Operation 1405 'sext' 'tmp81_cast' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1406 [1/1] (0.87ns)   --->   "%tmp95 = add i19 %tmp81_cast, i19 %tmp79_cast" [FIR_HLS.cpp:22]   --->   Operation 1406 'add' 'tmp95' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1407 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %tmp95, i8 0" [FIR_HLS.cpp:22]   --->   Operation 1407 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg1380 = sub i27 0, i27 %p_shl1" [FIR_HLS.cpp:22]   --->   Operation 1408 'sub' 'p_neg1380' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 1409 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %tmp95, i6 0" [FIR_HLS.cpp:22]   --->   Operation 1409 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1410 [1/1] (0.00ns)   --->   "%p_shl1381 = sext i25 %tmp_14" [FIR_HLS.cpp:22]   --->   Operation 1410 'sext' 'p_shl1381' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1411 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%tmp96 = sub i27 %p_neg1380, i27 %p_shl1381" [FIR_HLS.cpp:22]   --->   Operation 1411 'sub' 'tmp96' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 1412 [1/1] (0.00ns)   --->   "%tmp96_cast_cast = sext i27 %tmp96" [FIR_HLS.cpp:22]   --->   Operation 1412 'sext' 'tmp96_cast_cast' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1413 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_62)   --->   "%tmp184 = mul i27 %tmp183_cast, i27 134217548" [FIR_HLS.cpp:22]   --->   Operation 1413 'mul' 'tmp184' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 1414 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_44)   --->   "%tmp397 = mul i25 %tmp396_cast, i25 108" [FIR_HLS.cpp:22]   --->   Operation 1414 'mul' 'tmp397' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 1415 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_43)   --->   "%tmp399 = mul i26 %tmp398_cast, i26 67108698" [FIR_HLS.cpp:22]   --->   Operation 1415 'mul' 'tmp399' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 1416 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_43)   --->   "%tmp399_cast = sext i26 %tmp399" [FIR_HLS.cpp:22]   --->   Operation 1416 'sext' 'tmp399_cast' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1417 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_43 = add i28 %tmp399_cast, i28 %tmp96_cast_cast" [FIR_HLS.cpp:26]   --->   Operation 1417 'add' 'add_ln26_43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 1418 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_62 = add i27 %tmp180, i27 %tmp184" [FIR_HLS.cpp:26]   --->   Operation 1418 'add' 'add_ln26_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 139 <SV = 138> <Delay = 1.29>
ST_139 : Operation 1419 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_147 = load i16 243" [FIR_HLS.cpp:22]   --->   Operation 1419 'load' 'H_filter_FIR_load_147' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_139 : Operation 1420 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_148 = load i16 242" [FIR_HLS.cpp:22]   --->   Operation 1420 'load' 'H_filter_FIR_load_148' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_139 : Operation 1421 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_149 = load i16 241" [FIR_HLS.cpp:22]   --->   Operation 1421 'load' 'H_filter_FIR_load_149' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_139 : Operation 1422 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_150, i16 241" [FIR_HLS.cpp:22]   --->   Operation 1422 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_139 : Operation 1423 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_158 = load i16 232" [FIR_HLS.cpp:22]   --->   Operation 1423 'load' 'H_filter_FIR_load_158' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_139 : Operation 1424 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_159, i16 232" [FIR_HLS.cpp:22]   --->   Operation 1424 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_139 : Operation 1425 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_44)   --->   "%tmp397 = mul i25 %tmp396_cast, i25 108" [FIR_HLS.cpp:22]   --->   Operation 1425 'mul' 'tmp397' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 1426 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_44)   --->   "%tmp397_cast = sext i25 %tmp397" [FIR_HLS.cpp:22]   --->   Operation 1426 'sext' 'tmp397_cast' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1427 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_43 = add i28 %tmp399_cast, i28 %tmp96_cast_cast" [FIR_HLS.cpp:26]   --->   Operation 1427 'add' 'add_ln26_43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 1428 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_44 = add i28 %add_ln26_43, i28 %tmp397_cast" [FIR_HLS.cpp:26]   --->   Operation 1428 'add' 'add_ln26_44' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 1429 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_62 = add i27 %tmp180, i27 %tmp184" [FIR_HLS.cpp:26]   --->   Operation 1429 'add' 'add_ln26_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 140 <SV = 139> <Delay = 3.39>
ST_140 : Operation 1430 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_149 = load i16 241" [FIR_HLS.cpp:22]   --->   Operation 1430 'load' 'H_filter_FIR_load_149' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_140 : Operation 1431 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_158 = load i16 232" [FIR_HLS.cpp:22]   --->   Operation 1431 'load' 'H_filter_FIR_load_158' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_140 : Operation 1432 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_161 = load i16 229" [FIR_HLS.cpp:22]   --->   Operation 1432 'load' 'H_filter_FIR_load_161' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_140 : Operation 1433 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_162 = load i16 228" [FIR_HLS.cpp:22]   --->   Operation 1433 'load' 'H_filter_FIR_load_162' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_140 : Operation 1434 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_163, i16 228" [FIR_HLS.cpp:22]   --->   Operation 1434 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_140 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln22_170 = sext i16 %H_filter_FIR_load_175" [FIR_HLS.cpp:22]   --->   Operation 1435 'sext' 'sext_ln22_170' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln22_211 = sext i16 %H_filter_FIR_load_216" [FIR_HLS.cpp:22]   --->   Operation 1436 'sext' 'sext_ln22_211' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1437 [1/1] (2.39ns) (grouped into DSP with root node tmp347)   --->   "%tmp346 = add i17 %sext_ln22_211, i17 %sext_ln22_170" [FIR_HLS.cpp:22]   --->   Operation 1437 'add' 'tmp346' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 1438 [1/1] (0.00ns) (grouped into DSP with root node tmp347)   --->   "%tmp346_cast = sext i17 %tmp346" [FIR_HLS.cpp:22]   --->   Operation 1438 'sext' 'tmp346_cast' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1439 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp347 = mul i28 %tmp346_cast, i28 902" [FIR_HLS.cpp:22]   --->   Operation 1439 'mul' 'tmp347' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 1440 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_44 = add i28 %add_ln26_43, i28 %tmp397_cast" [FIR_HLS.cpp:26]   --->   Operation 1440 'add' 'add_ln26_44' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 141 <SV = 140> <Delay = 2.69>
ST_141 : Operation 1441 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_161 = load i16 229" [FIR_HLS.cpp:22]   --->   Operation 1441 'load' 'H_filter_FIR_load_161' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_141 : Operation 1442 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_162 = load i16 228" [FIR_HLS.cpp:22]   --->   Operation 1442 'load' 'H_filter_FIR_load_162' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_141 : Operation 1443 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_165 = load i16 225" [FIR_HLS.cpp:22]   --->   Operation 1443 'load' 'H_filter_FIR_load_165' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_141 : Operation 1444 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_166, i16 225" [FIR_HLS.cpp:22]   --->   Operation 1444 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_141 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln22_161 = sext i16 %H_filter_FIR_load_166" [FIR_HLS.cpp:22]   --->   Operation 1445 'sext' 'sext_ln22_161' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln22_162 = sext i16 %H_filter_FIR_load_167" [FIR_HLS.cpp:22]   --->   Operation 1446 'sext' 'sext_ln22_162' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln22_166 = sext i16 %H_filter_FIR_load_171" [FIR_HLS.cpp:22]   --->   Operation 1447 'sext' 'sext_ln22_166' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln22_169 = sext i16 %H_filter_FIR_load_174" [FIR_HLS.cpp:22]   --->   Operation 1448 'sext' 'sext_ln22_169' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1449 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_176 = load i16 214" [FIR_HLS.cpp:22]   --->   Operation 1449 'load' 'H_filter_FIR_load_176' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_141 : Operation 1450 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_177, i16 214" [FIR_HLS.cpp:22]   --->   Operation 1450 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_141 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln22_172 = sext i16 %H_filter_FIR_load_177" [FIR_HLS.cpp:22]   --->   Operation 1451 'sext' 'sext_ln22_172' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln22_209 = sext i16 %H_filter_FIR_load_214" [FIR_HLS.cpp:22]   --->   Operation 1452 'sext' 'sext_ln22_209' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln22_212 = sext i16 %H_filter_FIR_load_217" [FIR_HLS.cpp:22]   --->   Operation 1453 'sext' 'sext_ln22_212' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln22_215 = sext i16 %H_filter_FIR_load_220" [FIR_HLS.cpp:22]   --->   Operation 1454 'sext' 'sext_ln22_215' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln22_219 = sext i16 %H_filter_FIR_load_224" [FIR_HLS.cpp:22]   --->   Operation 1455 'sext' 'sext_ln22_219' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln22_220 = sext i16 %H_filter_FIR_load_225" [FIR_HLS.cpp:22]   --->   Operation 1456 'sext' 'sext_ln22_220' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1457 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_16)   --->   "%tmp342 = add i17 %sext_ln22_209, i17 %sext_ln22_172" [FIR_HLS.cpp:22]   --->   Operation 1457 'add' 'tmp342' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1458 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_16)   --->   "%tmp342_cast = sext i17 %tmp342" [FIR_HLS.cpp:22]   --->   Operation 1458 'sext' 'tmp342_cast' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1459 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_16)   --->   "%tmp343 = mul i29 %tmp342_cast, i29 1046" [FIR_HLS.cpp:22]   --->   Operation 1459 'mul' 'tmp343' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1460 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp347 = mul i28 %tmp346_cast, i28 902" [FIR_HLS.cpp:22]   --->   Operation 1460 'mul' 'tmp347' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1461 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_17)   --->   "%tmp348 = add i17 %sext_ln22_212, i17 %sext_ln22_169" [FIR_HLS.cpp:22]   --->   Operation 1461 'add' 'tmp348' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1462 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_17)   --->   "%tmp348_cast = sext i17 %tmp348" [FIR_HLS.cpp:22]   --->   Operation 1462 'sext' 'tmp348_cast' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1463 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_17)   --->   "%tmp349 = mul i28 %tmp348_cast, i28 624" [FIR_HLS.cpp:22]   --->   Operation 1463 'mul' 'tmp349' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1464 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_20)   --->   "%tmp352 = add i17 %sext_ln22_215, i17 %sext_ln22_166" [FIR_HLS.cpp:22]   --->   Operation 1464 'add' 'tmp352' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1465 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_20)   --->   "%tmp352_cast = sext i17 %tmp352" [FIR_HLS.cpp:22]   --->   Operation 1465 'sext' 'tmp352_cast' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1466 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_20)   --->   "%tmp353 = mul i27 %tmp352_cast, i27 134217322" [FIR_HLS.cpp:22]   --->   Operation 1466 'mul' 'tmp353' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1467 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_23)   --->   "%tmp360 = add i17 %sext_ln22_219, i17 %sext_ln22_162" [FIR_HLS.cpp:22]   --->   Operation 1467 'add' 'tmp360' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1468 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_23)   --->   "%tmp360_cast = sext i17 %tmp360" [FIR_HLS.cpp:22]   --->   Operation 1468 'sext' 'tmp360_cast' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1469 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_23)   --->   "%tmp361 = mul i28 %tmp360_cast, i28 268434848" [FIR_HLS.cpp:22]   --->   Operation 1469 'mul' 'tmp361' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1470 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_24)   --->   "%tmp362 = add i17 %sext_ln22_220, i17 %sext_ln22_161" [FIR_HLS.cpp:22]   --->   Operation 1470 'add' 'tmp362' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1471 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_24)   --->   "%tmp362_cast = sext i17 %tmp362" [FIR_HLS.cpp:22]   --->   Operation 1471 'sext' 'tmp362_cast' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1472 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_24)   --->   "%tmp363 = mul i27 %tmp362_cast, i27 134217332" [FIR_HLS.cpp:22]   --->   Operation 1472 'mul' 'tmp363' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 142 <SV = 141> <Delay = 1.23>
ST_142 : Operation 1473 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_165 = load i16 225" [FIR_HLS.cpp:22]   --->   Operation 1473 'load' 'H_filter_FIR_load_165' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_142 : Operation 1474 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_176 = load i16 214" [FIR_HLS.cpp:22]   --->   Operation 1474 'load' 'H_filter_FIR_load_176' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_142 : Operation 1475 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_215 = load i16 175" [FIR_HLS.cpp:22]   --->   Operation 1475 'load' 'H_filter_FIR_load_215' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_142 : Operation 1476 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_216, i16 175" [FIR_HLS.cpp:22]   --->   Operation 1476 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_142 : Operation 1477 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_226 = load i16 164" [FIR_HLS.cpp:22]   --->   Operation 1477 'load' 'H_filter_FIR_load_226' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_142 : Operation 1478 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_16)   --->   "%tmp343 = mul i29 %tmp342_cast, i29 1046" [FIR_HLS.cpp:22]   --->   Operation 1478 'mul' 'tmp343' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1479 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp347 = mul i28 %tmp346_cast, i28 902" [FIR_HLS.cpp:22]   --->   Operation 1479 'mul' 'tmp347' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1480 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_17)   --->   "%tmp349 = mul i28 %tmp348_cast, i28 624" [FIR_HLS.cpp:22]   --->   Operation 1480 'mul' 'tmp349' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1481 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_20)   --->   "%tmp353 = mul i27 %tmp352_cast, i27 134217322" [FIR_HLS.cpp:22]   --->   Operation 1481 'mul' 'tmp353' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1482 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_23)   --->   "%tmp361 = mul i28 %tmp360_cast, i28 268434848" [FIR_HLS.cpp:22]   --->   Operation 1482 'mul' 'tmp361' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1483 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_24)   --->   "%tmp363 = mul i27 %tmp362_cast, i27 134217332" [FIR_HLS.cpp:22]   --->   Operation 1483 'mul' 'tmp363' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 143 <SV = 142> <Delay = 3.70>
ST_143 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln22_154 = sext i16 %H_filter_FIR_load_159" [FIR_HLS.cpp:22]   --->   Operation 1484 'sext' 'sext_ln22_154' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln22_155 = sext i16 %H_filter_FIR_load_160" [FIR_HLS.cpp:22]   --->   Operation 1485 'sext' 'sext_ln22_155' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln22_160 = sext i16 %H_filter_FIR_load_165" [FIR_HLS.cpp:22]   --->   Operation 1486 'sext' 'sext_ln22_160' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln22_171 = sext i16 %H_filter_FIR_load_176" [FIR_HLS.cpp:22]   --->   Operation 1487 'sext' 'sext_ln22_171' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1488 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_215 = load i16 175" [FIR_HLS.cpp:22]   --->   Operation 1488 'load' 'H_filter_FIR_load_215' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_143 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln22_210 = sext i16 %H_filter_FIR_load_215" [FIR_HLS.cpp:22]   --->   Operation 1489 'sext' 'sext_ln22_210' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1490 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_226 = load i16 164" [FIR_HLS.cpp:22]   --->   Operation 1490 'load' 'H_filter_FIR_load_226' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_143 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln22_221 = sext i16 %H_filter_FIR_load_226" [FIR_HLS.cpp:22]   --->   Operation 1491 'sext' 'sext_ln22_221' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1492 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_229 = load i16 161" [FIR_HLS.cpp:22]   --->   Operation 1492 'load' 'H_filter_FIR_load_229' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_143 : Operation 1493 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_230 = load i16 160" [FIR_HLS.cpp:22]   --->   Operation 1493 'load' 'H_filter_FIR_load_230' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_143 : Operation 1494 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_231, i16 160" [FIR_HLS.cpp:22]   --->   Operation 1494 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_143 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln22_226 = sext i16 %H_filter_FIR_load_231" [FIR_HLS.cpp:22]   --->   Operation 1495 'sext' 'sext_ln22_226' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln22_227 = sext i16 %H_filter_FIR_load_232" [FIR_HLS.cpp:22]   --->   Operation 1496 'sext' 'sext_ln22_227' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1497 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_16)   --->   "%tmp343 = mul i29 %tmp342_cast, i29 1046" [FIR_HLS.cpp:22]   --->   Operation 1497 'mul' 'tmp343' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1498 [1/1] (0.85ns)   --->   "%tmp344 = add i17 %sext_ln22_210, i17 %sext_ln22_171" [FIR_HLS.cpp:22]   --->   Operation 1498 'add' 'tmp344' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1499 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i17.i10, i17 %tmp344, i10 0" [FIR_HLS.cpp:22]   --->   Operation 1499 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1500 [1/1] (0.00ns)   --->   "%p_shl1340 = sext i27 %tmp_47" [FIR_HLS.cpp:22]   --->   Operation 1500 'sext' 'p_shl1340' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %tmp344, i5 0" [FIR_HLS.cpp:22]   --->   Operation 1501 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1502 [1/1] (0.00ns)   --->   "%p_shl1341 = sext i22 %tmp_48" [FIR_HLS.cpp:22]   --->   Operation 1502 'sext' 'p_shl1341' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1503 [1/1] (0.96ns)   --->   "%tmp345 = add i29 %p_shl1340, i29 %p_shl1341" [FIR_HLS.cpp:22]   --->   Operation 1503 'add' 'tmp345' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1504 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp347 = mul i28 %tmp346_cast, i28 902" [FIR_HLS.cpp:22]   --->   Operation 1504 'mul' 'tmp347' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1505 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_17)   --->   "%tmp349 = mul i28 %tmp348_cast, i28 624" [FIR_HLS.cpp:22]   --->   Operation 1505 'mul' 'tmp349' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1506 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_20)   --->   "%tmp353 = mul i27 %tmp352_cast, i27 134217322" [FIR_HLS.cpp:22]   --->   Operation 1506 'mul' 'tmp353' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1507 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_23)   --->   "%tmp361 = mul i28 %tmp360_cast, i28 268434848" [FIR_HLS.cpp:22]   --->   Operation 1507 'mul' 'tmp361' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1508 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_24)   --->   "%tmp363 = mul i27 %tmp362_cast, i27 134217332" [FIR_HLS.cpp:22]   --->   Operation 1508 'mul' 'tmp363' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1509 [1/1] (0.85ns)   --->   "%tmp364 = add i17 %sext_ln22_221, i17 %sext_ln22_160" [FIR_HLS.cpp:22]   --->   Operation 1509 'add' 'tmp364' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1510 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i17.i7, i17 %tmp364, i7 0" [FIR_HLS.cpp:22]   --->   Operation 1510 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1511 [1/1] (0.00ns)   --->   "%p_shl1337 = sext i24 %tmp_49" [FIR_HLS.cpp:22]   --->   Operation 1511 'sext' 'p_shl1337' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg1338 = sub i26 0, i26 %p_shl1337" [FIR_HLS.cpp:22]   --->   Operation 1512 'sub' 'p_neg1338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i17.i3, i17 %tmp364, i3 0" [FIR_HLS.cpp:22]   --->   Operation 1513 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1514 [1/1] (0.00ns)   --->   "%p_shl1339 = sext i20 %tmp_50" [FIR_HLS.cpp:22]   --->   Operation 1514 'sext' 'p_shl1339' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1515 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%tmp365 = sub i26 %p_neg1338, i26 %p_shl1339" [FIR_HLS.cpp:22]   --->   Operation 1515 'sub' 'tmp365' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1516 [1/1] (0.00ns)   --->   "%tmp365_cast = sext i26 %tmp365" [FIR_HLS.cpp:22]   --->   Operation 1516 'sext' 'tmp365_cast' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1517 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_31)   --->   "%tmp374 = add i17 %sext_ln22_226, i17 %sext_ln22_155" [FIR_HLS.cpp:22]   --->   Operation 1517 'add' 'tmp374' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1518 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_31)   --->   "%tmp374_cast = sext i17 %tmp374" [FIR_HLS.cpp:22]   --->   Operation 1518 'sext' 'tmp374_cast' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1519 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_31)   --->   "%tmp375 = mul i28 %tmp374_cast, i28 548" [FIR_HLS.cpp:22]   --->   Operation 1519 'mul' 'tmp375' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1520 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_32)   --->   "%tmp376 = add i17 %sext_ln22_227, i17 %sext_ln22_154" [FIR_HLS.cpp:22]   --->   Operation 1520 'add' 'tmp376' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1521 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_32)   --->   "%tmp376_cast = sext i17 %tmp376" [FIR_HLS.cpp:22]   --->   Operation 1521 'sext' 'tmp376_cast' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1522 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_32)   --->   "%tmp377 = mul i27 %tmp376_cast, i27 434" [FIR_HLS.cpp:22]   --->   Operation 1522 'mul' 'tmp377' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1523 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_16 = add i29 %tmp343, i29 %tmp345" [FIR_HLS.cpp:26]   --->   Operation 1523 'add' 'add_ln26_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1524 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_17 = add i28 %tmp347, i28 %tmp349" [FIR_HLS.cpp:26]   --->   Operation 1524 'add' 'add_ln26_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1525 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_20 = add i27 %tmp351, i27 %tmp353" [FIR_HLS.cpp:26]   --->   Operation 1525 'add' 'add_ln26_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1526 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_23 = add i28 %tmp359, i28 %tmp361" [FIR_HLS.cpp:26]   --->   Operation 1526 'add' 'add_ln26_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1527 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_24 = add i27 %tmp363, i27 %tmp365_cast" [FIR_HLS.cpp:26]   --->   Operation 1527 'add' 'add_ln26_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 144 <SV = 143> <Delay = 2.69>
ST_144 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln22_141 = sext i16 %H_filter_FIR_load_146" [FIR_HLS.cpp:22]   --->   Operation 1528 'sext' 'sext_ln22_141' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1529 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_229 = load i16 161" [FIR_HLS.cpp:22]   --->   Operation 1529 'load' 'H_filter_FIR_load_229' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_144 : Operation 1530 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_230 = load i16 160" [FIR_HLS.cpp:22]   --->   Operation 1530 'load' 'H_filter_FIR_load_230' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_144 : Operation 1531 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_233 = load i16 157" [FIR_HLS.cpp:22]   --->   Operation 1531 'load' 'H_filter_FIR_load_233' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_144 : Operation 1532 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_234, i16 157" [FIR_HLS.cpp:22]   --->   Operation 1532 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_144 : Operation 1533 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_242 = load i16 148" [FIR_HLS.cpp:22]   --->   Operation 1533 'load' 'H_filter_FIR_load_242' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_144 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln22_240 = sext i16 %H_filter_FIR_load_245" [FIR_HLS.cpp:22]   --->   Operation 1534 'sext' 'sext_ln22_240' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1535 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_31)   --->   "%tmp375 = mul i28 %tmp374_cast, i28 548" [FIR_HLS.cpp:22]   --->   Operation 1535 'mul' 'tmp375' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1536 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_32)   --->   "%tmp377 = mul i27 %tmp376_cast, i27 434" [FIR_HLS.cpp:22]   --->   Operation 1536 'mul' 'tmp377' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1537 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_38)   --->   "%tmp390 = add i17 %sext_ln22_240, i17 %sext_ln22_141" [FIR_HLS.cpp:22]   --->   Operation 1537 'add' 'tmp390' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1538 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_38)   --->   "%tmp390_cast = sext i17 %tmp390" [FIR_HLS.cpp:22]   --->   Operation 1538 'sext' 'tmp390_cast' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1539 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_38)   --->   "%tmp391 = mul i27 %tmp390_cast, i27 366" [FIR_HLS.cpp:22]   --->   Operation 1539 'mul' 'tmp391' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1540 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_16 = add i29 %tmp343, i29 %tmp345" [FIR_HLS.cpp:26]   --->   Operation 1540 'add' 'add_ln26_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1541 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_17 = add i28 %tmp347, i28 %tmp349" [FIR_HLS.cpp:26]   --->   Operation 1541 'add' 'add_ln26_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln26_12 = sext i28 %add_ln26_17" [FIR_HLS.cpp:26]   --->   Operation 1542 'sext' 'sext_ln26_12' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1543 [1/1] (0.98ns)   --->   "%add_ln26_18 = add i29 %sext_ln26_12, i29 %add_ln26_16" [FIR_HLS.cpp:26]   --->   Operation 1543 'add' 'add_ln26_18' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1544 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_20 = add i27 %tmp351, i27 %tmp353" [FIR_HLS.cpp:26]   --->   Operation 1544 'add' 'add_ln26_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln26_15 = sext i27 %add_ln26_20" [FIR_HLS.cpp:26]   --->   Operation 1545 'sext' 'sext_ln26_15' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln26_16 = sext i28 %add_ln26_21" [FIR_HLS.cpp:26]   --->   Operation 1546 'sext' 'sext_ln26_16' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_22 = add i29 %sext_ln26_16, i29 %sext_ln26_15" [FIR_HLS.cpp:26]   --->   Operation 1547 'add' 'add_ln26_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1548 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_23 = add i28 %tmp359, i28 %tmp361" [FIR_HLS.cpp:26]   --->   Operation 1548 'add' 'add_ln26_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1549 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_24 = add i27 %tmp363, i27 %tmp365_cast" [FIR_HLS.cpp:26]   --->   Operation 1549 'add' 'add_ln26_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln26_17 = sext i27 %add_ln26_24" [FIR_HLS.cpp:26]   --->   Operation 1550 'sext' 'sext_ln26_17' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1551 [1/1] (0.97ns)   --->   "%add_ln26_25 = add i28 %sext_ln26_17, i28 %add_ln26_23" [FIR_HLS.cpp:26]   --->   Operation 1551 'add' 'add_ln26_25' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1552 [1/1] (0.00ns)   --->   "%sext_ln26_18 = sext i28 %add_ln26_25" [FIR_HLS.cpp:26]   --->   Operation 1552 'sext' 'sext_ln26_18' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1553 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln26_26 = add i29 %sext_ln26_18, i29 %add_ln26_22" [FIR_HLS.cpp:26]   --->   Operation 1553 'add' 'add_ln26_26' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 145 <SV = 144> <Delay = 3.67>
ST_145 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln22_153 = sext i16 %H_filter_FIR_load_158" [FIR_HLS.cpp:22]   --->   Operation 1554 'sext' 'sext_ln22_153' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln22_156 = sext i16 %H_filter_FIR_load_161" [FIR_HLS.cpp:22]   --->   Operation 1555 'sext' 'sext_ln22_156' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln22_225 = sext i16 %H_filter_FIR_load_230" [FIR_HLS.cpp:22]   --->   Operation 1556 'sext' 'sext_ln22_225' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1557 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_233 = load i16 157" [FIR_HLS.cpp:22]   --->   Operation 1557 'load' 'H_filter_FIR_load_233' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_145 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln22_228 = sext i16 %H_filter_FIR_load_233" [FIR_HLS.cpp:22]   --->   Operation 1558 'sext' 'sext_ln22_228' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1559 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_242 = load i16 148" [FIR_HLS.cpp:22]   --->   Operation 1559 'load' 'H_filter_FIR_load_242' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_145 : Operation 1560 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_243 = load i16 147" [FIR_HLS.cpp:22]   --->   Operation 1560 'load' 'H_filter_FIR_load_243' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_145 : Operation 1561 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_244 = load i16 146" [FIR_HLS.cpp:22]   --->   Operation 1561 'load' 'H_filter_FIR_load_244' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_145 : Operation 1562 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_245, i16 146" [FIR_HLS.cpp:22]   --->   Operation 1562 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_145 : Operation 1563 [1/1] (0.85ns)   --->   "%tmp372 = add i17 %sext_ln22_225, i17 %sext_ln22_156" [FIR_HLS.cpp:22]   --->   Operation 1563 'add' 'tmp372' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1564 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i17.i9, i17 %tmp372, i9 0" [FIR_HLS.cpp:22]   --->   Operation 1564 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1565 [1/1] (0.00ns)   --->   "%p_shl1331 = sext i26 %tmp_55" [FIR_HLS.cpp:22]   --->   Operation 1565 'sext' 'p_shl1331' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp372, i6 0" [FIR_HLS.cpp:22]   --->   Operation 1566 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1567 [1/1] (0.00ns)   --->   "%p_shl1332 = sext i23 %tmp_56" [FIR_HLS.cpp:22]   --->   Operation 1567 'sext' 'p_shl1332' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1568 [1/1] (0.95ns)   --->   "%tmp373 = add i28 %p_shl1331, i28 %p_shl1332" [FIR_HLS.cpp:22]   --->   Operation 1568 'add' 'tmp373' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1569 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_31)   --->   "%tmp375 = mul i28 %tmp374_cast, i28 548" [FIR_HLS.cpp:22]   --->   Operation 1569 'mul' 'tmp375' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 1570 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_32)   --->   "%tmp377 = mul i27 %tmp376_cast, i27 434" [FIR_HLS.cpp:22]   --->   Operation 1570 'mul' 'tmp377' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 1571 [1/1] (0.85ns)   --->   "%tmp378 = add i17 %sext_ln22_228, i17 %sext_ln22_153" [FIR_HLS.cpp:22]   --->   Operation 1571 'add' 'tmp378' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1572 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %tmp378, i8 0" [FIR_HLS.cpp:22]   --->   Operation 1572 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1573 [1/1] (0.00ns)   --->   "%p_shl1329 = sext i25 %tmp_57" [FIR_HLS.cpp:22]   --->   Operation 1573 'sext' 'p_shl1329' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp378, i2 0" [FIR_HLS.cpp:22]   --->   Operation 1574 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1575 [1/1] (0.00ns)   --->   "%p_shl1330 = sext i19 %tmp_58" [FIR_HLS.cpp:22]   --->   Operation 1575 'sext' 'p_shl1330' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1576 [1/1] (0.94ns)   --->   "%tmp379 = add i27 %p_shl1329, i27 %p_shl1330" [FIR_HLS.cpp:22]   --->   Operation 1576 'add' 'tmp379' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1577 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_38)   --->   "%tmp391 = mul i27 %tmp390_cast, i27 366" [FIR_HLS.cpp:22]   --->   Operation 1577 'mul' 'tmp391' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 1578 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_31 = add i28 %tmp373, i28 %tmp375" [FIR_HLS.cpp:26]   --->   Operation 1578 'add' 'add_ln26_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 1579 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_32 = add i27 %tmp377, i27 %tmp379" [FIR_HLS.cpp:26]   --->   Operation 1579 'add' 'add_ln26_32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 146 <SV = 145> <Delay = 3.67>
ST_146 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln22_142 = sext i16 %H_filter_FIR_load_147" [FIR_HLS.cpp:22]   --->   Operation 1580 'sext' 'sext_ln22_142' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1581 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_243 = load i16 147" [FIR_HLS.cpp:22]   --->   Operation 1581 'load' 'H_filter_FIR_load_243' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_146 : Operation 1582 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_244 = load i16 146" [FIR_HLS.cpp:22]   --->   Operation 1582 'load' 'H_filter_FIR_load_244' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_146 : Operation 1583 [1/1] (0.00ns)   --->   "%sext_ln22_239 = sext i16 %H_filter_FIR_load_244" [FIR_HLS.cpp:22]   --->   Operation 1583 'sext' 'sext_ln22_239' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1584 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_248 = load i16 142" [FIR_HLS.cpp:22]   --->   Operation 1584 'load' 'H_filter_FIR_load_248' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_146 : Operation 1585 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_249, i16 142" [FIR_HLS.cpp:22]   --->   Operation 1585 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_146 : Operation 1586 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_250 = load i16 140" [FIR_HLS.cpp:22]   --->   Operation 1586 'load' 'H_filter_FIR_load_250' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_146 : Operation 1587 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_251, i16 140" [FIR_HLS.cpp:22]   --->   Operation 1587 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_146 : Operation 1588 [1/1] (0.85ns)   --->   "%tmp388 = add i17 %sext_ln22_239, i17 %sext_ln22_142" [FIR_HLS.cpp:22]   --->   Operation 1588 'add' 'tmp388' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %tmp388, i8 0" [FIR_HLS.cpp:22]   --->   Operation 1589 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1590 [1/1] (0.00ns)   --->   "%p_shl1327 = sext i25 %tmp_59" [FIR_HLS.cpp:22]   --->   Operation 1590 'sext' 'p_shl1327' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1591 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %tmp388, i5 0" [FIR_HLS.cpp:22]   --->   Operation 1591 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1592 [1/1] (0.00ns)   --->   "%p_shl1328 = sext i22 %tmp_60" [FIR_HLS.cpp:22]   --->   Operation 1592 'sext' 'p_shl1328' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1593 [1/1] (0.94ns)   --->   "%tmp389 = add i27 %p_shl1327, i27 %p_shl1328" [FIR_HLS.cpp:22]   --->   Operation 1593 'add' 'tmp389' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1594 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_38)   --->   "%tmp391 = mul i27 %tmp390_cast, i27 366" [FIR_HLS.cpp:22]   --->   Operation 1594 'mul' 'tmp391' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 1595 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_31 = add i28 %tmp373, i28 %tmp375" [FIR_HLS.cpp:26]   --->   Operation 1595 'add' 'add_ln26_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 1596 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_32 = add i27 %tmp377, i27 %tmp379" [FIR_HLS.cpp:26]   --->   Operation 1596 'add' 'add_ln26_32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln26_22 = sext i27 %add_ln26_32" [FIR_HLS.cpp:26]   --->   Operation 1597 'sext' 'sext_ln26_22' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1598 [1/1] (0.97ns)   --->   "%add_ln26_33 = add i28 %sext_ln26_22, i28 %add_ln26_31" [FIR_HLS.cpp:26]   --->   Operation 1598 'add' 'add_ln26_33' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1599 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_38 = add i27 %tmp389, i27 %tmp391" [FIR_HLS.cpp:26]   --->   Operation 1599 'add' 'add_ln26_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 147 <SV = 146> <Delay = 2.69>
ST_147 : Operation 1600 [1/1] (0.00ns)   --->   "%sext_ln22_125 = sext i16 %H_filter_FIR_load_130" [FIR_HLS.cpp:22]   --->   Operation 1600 'sext' 'sext_ln22_125' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1601 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_248 = load i16 142" [FIR_HLS.cpp:22]   --->   Operation 1601 'load' 'H_filter_FIR_load_248' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_147 : Operation 1602 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_250 = load i16 140" [FIR_HLS.cpp:22]   --->   Operation 1602 'load' 'H_filter_FIR_load_250' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_147 : Operation 1603 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_252 = load i16 138" [FIR_HLS.cpp:22]   --->   Operation 1603 'load' 'H_filter_FIR_load_252' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_147 : Operation 1604 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_253, i16 138" [FIR_HLS.cpp:22]   --->   Operation 1604 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_147 : Operation 1605 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_257 = load i16 133" [FIR_HLS.cpp:22]   --->   Operation 1605 'load' 'H_filter_FIR_load_257' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_147 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln22_256 = sext i16 %H_filter_FIR_load_261" [FIR_HLS.cpp:22]   --->   Operation 1606 'sext' 'sext_ln22_256' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1607 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_46)   --->   "%tmp404 = add i17 %sext_ln22_256, i17 %sext_ln22_125" [FIR_HLS.cpp:22]   --->   Operation 1607 'add' 'tmp404' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 1608 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_46)   --->   "%tmp404_cast = sext i17 %tmp404" [FIR_HLS.cpp:22]   --->   Operation 1608 'sext' 'tmp404_cast' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1609 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_46)   --->   "%tmp405 = mul i27 %tmp404_cast, i27 276" [FIR_HLS.cpp:22]   --->   Operation 1609 'mul' 'tmp405' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 1610 [1/1] (0.00ns)   --->   "%sext_ln26_27 = sext i28 %add_ln26_37" [FIR_HLS.cpp:26]   --->   Operation 1610 'sext' 'sext_ln26_27' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1611 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_38 = add i27 %tmp389, i27 %tmp391" [FIR_HLS.cpp:26]   --->   Operation 1611 'add' 'add_ln26_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 1612 [1/1] (0.00ns)   --->   "%sext_ln26_28 = sext i27 %add_ln26_38" [FIR_HLS.cpp:26]   --->   Operation 1612 'sext' 'sext_ln26_28' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1613 [1/1] (0.00ns)   --->   "%sext_ln26_29 = sext i27 %add_ln26_39" [FIR_HLS.cpp:26]   --->   Operation 1613 'sext' 'sext_ln26_29' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1614 [1/1] (0.96ns)   --->   "%add_ln26_40 = add i28 %sext_ln26_29, i28 %sext_ln26_28" [FIR_HLS.cpp:26]   --->   Operation 1614 'add' 'add_ln26_40' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln26_30 = sext i28 %add_ln26_40" [FIR_HLS.cpp:26]   --->   Operation 1615 'sext' 'sext_ln26_30' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1616 [1/1] (0.97ns)   --->   "%add_ln26_41 = add i29 %sext_ln26_30, i29 %sext_ln26_27" [FIR_HLS.cpp:26]   --->   Operation 1616 'add' 'add_ln26_41' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 1.23>
ST_148 : Operation 1617 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_252 = load i16 138" [FIR_HLS.cpp:22]   --->   Operation 1617 'load' 'H_filter_FIR_load_252' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_148 : Operation 1618 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_257 = load i16 133" [FIR_HLS.cpp:22]   --->   Operation 1618 'load' 'H_filter_FIR_load_257' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_148 : Operation 1619 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_258 = load i16 132" [FIR_HLS.cpp:22]   --->   Operation 1619 'load' 'H_filter_FIR_load_258' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_148 : Operation 1620 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_259, i16 132" [FIR_HLS.cpp:22]   --->   Operation 1620 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_148 : Operation 1621 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_260 = load i16 130" [FIR_HLS.cpp:22]   --->   Operation 1621 'load' 'H_filter_FIR_load_260' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_148 : Operation 1622 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_261, i16 130" [FIR_HLS.cpp:22]   --->   Operation 1622 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_148 : Operation 1623 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_46)   --->   "%tmp405 = mul i27 %tmp404_cast, i27 276" [FIR_HLS.cpp:22]   --->   Operation 1623 'mul' 'tmp405' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 149 <SV = 148> <Delay = 4.55>
ST_149 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln22_115 = sext i16 %H_filter_FIR_load_120" [FIR_HLS.cpp:22]   --->   Operation 1624 'sext' 'sext_ln22_115' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln22_119 = sext i16 %H_filter_FIR_load_124" [FIR_HLS.cpp:22]   --->   Operation 1625 'sext' 'sext_ln22_119' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1626 [1/1] (0.00ns)   --->   "%sext_ln22_123 = sext i16 %H_filter_FIR_load_128" [FIR_HLS.cpp:22]   --->   Operation 1626 'sext' 'sext_ln22_123' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln22_126 = sext i16 %H_filter_FIR_load_131" [FIR_HLS.cpp:22]   --->   Operation 1627 'sext' 'sext_ln22_126' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1628 [1/1] (0.00ns)   --->   "%sext_ln22_138 = sext i16 %H_filter_FIR_load_143" [FIR_HLS.cpp:22]   --->   Operation 1628 'sext' 'sext_ln22_138' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln22_145 = sext i16 %H_filter_FIR_load_150" [FIR_HLS.cpp:22]   --->   Operation 1629 'sext' 'sext_ln22_145' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1630 [1/1] (0.00ns)   --->   "%sext_ln22_236 = sext i16 %H_filter_FIR_load_241" [FIR_HLS.cpp:22]   --->   Operation 1630 'sext' 'sext_ln22_236' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln22_243 = sext i16 %H_filter_FIR_load_248" [FIR_HLS.cpp:22]   --->   Operation 1631 'sext' 'sext_ln22_243' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1632 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_258 = load i16 132" [FIR_HLS.cpp:22]   --->   Operation 1632 'load' 'H_filter_FIR_load_258' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_149 : Operation 1633 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_260 = load i16 130" [FIR_HLS.cpp:22]   --->   Operation 1633 'load' 'H_filter_FIR_load_260' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_149 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln22_255 = sext i16 %H_filter_FIR_load_260" [FIR_HLS.cpp:22]   --->   Operation 1634 'sext' 'sext_ln22_255' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1635 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_262 = load i16 128" [FIR_HLS.cpp:22]   --->   Operation 1635 'load' 'H_filter_FIR_load_262' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_149 : Operation 1636 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_263, i16 128" [FIR_HLS.cpp:22]   --->   Operation 1636 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_149 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln22_258 = sext i16 %H_filter_FIR_load_263" [FIR_HLS.cpp:22]   --->   Operation 1637 'sext' 'sext_ln22_258' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1638 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_264 = load i16 126" [FIR_HLS.cpp:22]   --->   Operation 1638 'load' 'H_filter_FIR_load_264' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_149 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln22_262 = sext i16 %H_filter_FIR_load_267" [FIR_HLS.cpp:22]   --->   Operation 1639 'sext' 'sext_ln22_262' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln22_266 = sext i16 %H_filter_FIR_load_271" [FIR_HLS.cpp:22]   --->   Operation 1640 'sext' 'sext_ln22_266' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1641 [1/1] (0.85ns)   --->   "%tmp119 = add i17 %sext_ln22_138, i17 %sext_ln22_126" [FIR_HLS.cpp:22]   --->   Operation 1641 'add' 'tmp119' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1642 [1/1] (0.00ns)   --->   "%tmp119_cast = sext i17 %tmp119" [FIR_HLS.cpp:22]   --->   Operation 1642 'sext' 'tmp119_cast' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1643 [1/1] (0.85ns)   --->   "%tmp125 = add i17 %sext_ln22_243, i17 %sext_ln22_255" [FIR_HLS.cpp:22]   --->   Operation 1643 'add' 'tmp125' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1644 [1/1] (0.00ns)   --->   "%tmp125_cast = sext i17 %tmp125" [FIR_HLS.cpp:22]   --->   Operation 1644 'sext' 'tmp125_cast' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1645 [1/1] (0.86ns)   --->   "%tmp165 = add i18 %tmp125_cast, i18 %tmp119_cast" [FIR_HLS.cpp:22]   --->   Operation 1645 'add' 'tmp165' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1646 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i18.i8, i18 %tmp165, i8 0" [FIR_HLS.cpp:22]   --->   Operation 1646 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1647 [1/1] (0.00ns)   --->   "%p_shl1375 = sext i26 %tmp_17" [FIR_HLS.cpp:22]   --->   Operation 1647 'sext' 'p_shl1375' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i18.i4, i18 %tmp165, i4 0" [FIR_HLS.cpp:22]   --->   Operation 1648 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1649 [1/1] (0.00ns)   --->   "%p_shl1376 = sext i22 %tmp_18" [FIR_HLS.cpp:22]   --->   Operation 1649 'sext' 'p_shl1376' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1650 [1/1] (0.95ns)   --->   "%tmp166 = sub i27 %p_shl1375, i27 %p_shl1376" [FIR_HLS.cpp:22]   --->   Operation 1650 'sub' 'tmp166' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1651 [1/1] (0.85ns)   --->   "%tmp126 = add i17 %sext_ln22_145, i17 %sext_ln22_115" [FIR_HLS.cpp:22]   --->   Operation 1651 'add' 'tmp126' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1652 [1/1] (0.00ns)   --->   "%tmp126_cast = sext i17 %tmp126" [FIR_HLS.cpp:22]   --->   Operation 1652 'sext' 'tmp126_cast' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1653 [1/1] (0.85ns)   --->   "%tmp127 = add i17 %sext_ln22_236, i17 %sext_ln22_266" [FIR_HLS.cpp:22]   --->   Operation 1653 'add' 'tmp127' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1654 [1/1] (0.00ns)   --->   "%tmp127_cast = sext i17 %tmp127" [FIR_HLS.cpp:22]   --->   Operation 1654 'sext' 'tmp127_cast' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1655 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_53)   --->   "%tmp175 = add i18 %tmp127_cast, i18 %tmp126_cast" [FIR_HLS.cpp:22]   --->   Operation 1655 'add' 'tmp175' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 1656 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_53)   --->   "%tmp175_cast = sext i18 %tmp175" [FIR_HLS.cpp:22]   --->   Operation 1656 'sext' 'tmp175_cast' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1657 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_53)   --->   "%tmp176 = mul i27 %tmp175_cast, i27 134217556" [FIR_HLS.cpp:22]   --->   Operation 1657 'mul' 'tmp176' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 1658 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_46)   --->   "%tmp405 = mul i27 %tmp404_cast, i27 276" [FIR_HLS.cpp:22]   --->   Operation 1658 'mul' 'tmp405' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 1659 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_49)   --->   "%tmp406 = add i17 %sext_ln22_258, i17 %sext_ln22_123" [FIR_HLS.cpp:22]   --->   Operation 1659 'add' 'tmp406' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 1660 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_49)   --->   "%tmp406_cast = sext i17 %tmp406" [FIR_HLS.cpp:22]   --->   Operation 1660 'sext' 'tmp406_cast' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1661 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_49)   --->   "%tmp407 = mul i26 %tmp406_cast, i26 214" [FIR_HLS.cpp:22]   --->   Operation 1661 'mul' 'tmp407' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 1662 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_50)   --->   "%tmp410 = add i17 %sext_ln22_262, i17 %sext_ln22_119" [FIR_HLS.cpp:22]   --->   Operation 1662 'add' 'tmp410' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 1663 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_50)   --->   "%tmp410_cast = sext i17 %tmp410" [FIR_HLS.cpp:22]   --->   Operation 1663 'sext' 'tmp410_cast' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1664 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_50)   --->   "%tmp411 = mul i26 %tmp410_cast, i26 67108702" [FIR_HLS.cpp:22]   --->   Operation 1664 'mul' 'tmp411' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 1665 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_46 = add i27 %tmp166, i27 %tmp405" [FIR_HLS.cpp:26]   --->   Operation 1665 'add' 'add_ln26_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 150 <SV = 149> <Delay = 2.58>
ST_150 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln22_62 = sext i16 %H_filter_FIR_load_66" [FIR_HLS.cpp:22]   --->   Operation 1666 'sext' 'sext_ln22_62' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln22_92 = sext i16 %H_filter_FIR_load_96" [FIR_HLS.cpp:22]   --->   Operation 1667 'sext' 'sext_ln22_92' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln22_120 = sext i16 %H_filter_FIR_load_125" [FIR_HLS.cpp:22]   --->   Operation 1668 'sext' 'sext_ln22_120' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1669 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_262 = load i16 128" [FIR_HLS.cpp:22]   --->   Operation 1669 'load' 'H_filter_FIR_load_262' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_150 : Operation 1670 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_264 = load i16 126" [FIR_HLS.cpp:22]   --->   Operation 1670 'load' 'H_filter_FIR_load_264' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_150 : Operation 1671 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_265 = load i16 125" [FIR_HLS.cpp:22]   --->   Operation 1671 'load' 'H_filter_FIR_load_265' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_150 : Operation 1672 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_266, i16 125" [FIR_HLS.cpp:22]   --->   Operation 1672 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_150 : Operation 1673 [1/1] (0.00ns)   --->   "%sext_ln22_261 = sext i16 %H_filter_FIR_load_266" [FIR_HLS.cpp:22]   --->   Operation 1673 'sext' 'sext_ln22_261' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1674 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_270 = load i16 120" [FIR_HLS.cpp:22]   --->   Operation 1674 'load' 'H_filter_FIR_load_270' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_150 : Operation 1675 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_271, i16 120" [FIR_HLS.cpp:22]   --->   Operation 1675 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_150 : Operation 1676 [1/1] (0.85ns)   --->   "%tmp109 = add i17 %sext_ln22_92, i17 %sext_ln22_62" [FIR_HLS.cpp:22]   --->   Operation 1676 'add' 'tmp109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1677 [1/1] (0.00ns)   --->   "%tmp109_cast = sext i17 %tmp109" [FIR_HLS.cpp:22]   --->   Operation 1677 'sext' 'tmp109_cast' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1678 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp110 = sub i18 %tmp109_cast, i18 %sext_ln22_120" [FIR_HLS.cpp:22]   --->   Operation 1678 'sub' 'tmp110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 1679 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp111 = sub i18 %tmp110, i18 %sext_ln22_261" [FIR_HLS.cpp:22]   --->   Operation 1679 'sub' 'tmp111' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 1680 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_53)   --->   "%tmp176 = mul i27 %tmp175_cast, i27 134217556" [FIR_HLS.cpp:22]   --->   Operation 1680 'mul' 'tmp176' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 1681 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_49)   --->   "%tmp407 = mul i26 %tmp406_cast, i26 214" [FIR_HLS.cpp:22]   --->   Operation 1681 'mul' 'tmp407' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 1682 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_50)   --->   "%tmp411 = mul i26 %tmp410_cast, i26 67108702" [FIR_HLS.cpp:22]   --->   Operation 1682 'mul' 'tmp411' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 1683 [1/1] (0.00ns)   --->   "%sext_ln26_33 = sext i28 %add_ln26_44" [FIR_HLS.cpp:26]   --->   Operation 1683 'sext' 'sext_ln26_33' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln26_34 = sext i26 %add_ln26_45" [FIR_HLS.cpp:26]   --->   Operation 1684 'sext' 'sext_ln26_34' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1685 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_46 = add i27 %tmp166, i27 %tmp405" [FIR_HLS.cpp:26]   --->   Operation 1685 'add' 'add_ln26_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln26_35 = sext i27 %add_ln26_46" [FIR_HLS.cpp:26]   --->   Operation 1686 'sext' 'sext_ln26_35' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1687 [1/1] (0.96ns)   --->   "%add_ln26_47 = add i28 %sext_ln26_35, i28 %sext_ln26_34" [FIR_HLS.cpp:26]   --->   Operation 1687 'add' 'add_ln26_47' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1688 [1/1] (0.00ns)   --->   "%sext_ln26_36 = sext i28 %add_ln26_47" [FIR_HLS.cpp:26]   --->   Operation 1688 'sext' 'sext_ln26_36' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1689 [1/1] (0.97ns)   --->   "%add_ln26_48 = add i29 %sext_ln26_36, i29 %sext_ln26_33" [FIR_HLS.cpp:26]   --->   Operation 1689 'add' 'add_ln26_48' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 4.64>
ST_151 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln22_108 = sext i16 %H_filter_FIR_load_113" [FIR_HLS.cpp:22]   --->   Operation 1690 'sext' 'sext_ln22_108' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln22_111 = sext i16 %H_filter_FIR_load_116" [FIR_HLS.cpp:22]   --->   Operation 1691 'sext' 'sext_ln22_111' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1692 [1/1] (0.00ns)   --->   "%sext_ln22_116 = sext i16 %H_filter_FIR_load_121" [FIR_HLS.cpp:22]   --->   Operation 1692 'sext' 'sext_ln22_116' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln22_122 = sext i16 %H_filter_FIR_load_127" [FIR_HLS.cpp:22]   --->   Operation 1693 'sext' 'sext_ln22_122' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln22_124 = sext i16 %H_filter_FIR_load_129" [FIR_HLS.cpp:22]   --->   Operation 1694 'sext' 'sext_ln22_124' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln22_134 = sext i16 %H_filter_FIR_load_139" [FIR_HLS.cpp:22]   --->   Operation 1695 'sext' 'sext_ln22_134' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln22_247 = sext i16 %H_filter_FIR_load_252" [FIR_HLS.cpp:22]   --->   Operation 1696 'sext' 'sext_ln22_247' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln22_257 = sext i16 %H_filter_FIR_load_262" [FIR_HLS.cpp:22]   --->   Operation 1697 'sext' 'sext_ln22_257' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln22_259 = sext i16 %H_filter_FIR_load_264" [FIR_HLS.cpp:22]   --->   Operation 1698 'sext' 'sext_ln22_259' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1699 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_265 = load i16 125" [FIR_HLS.cpp:22]   --->   Operation 1699 'load' 'H_filter_FIR_load_265' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_151 : Operation 1700 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_270 = load i16 120" [FIR_HLS.cpp:22]   --->   Operation 1700 'load' 'H_filter_FIR_load_270' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_151 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln22_265 = sext i16 %H_filter_FIR_load_270" [FIR_HLS.cpp:22]   --->   Operation 1701 'sext' 'sext_ln22_265' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1702 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_273 = load i16 117" [FIR_HLS.cpp:22]   --->   Operation 1702 'load' 'H_filter_FIR_load_273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_151 : Operation 1703 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_274, i16 117" [FIR_HLS.cpp:22]   --->   Operation 1703 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_151 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln22_270 = sext i16 %H_filter_FIR_load_275" [FIR_HLS.cpp:22]   --->   Operation 1704 'sext' 'sext_ln22_270' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln22_273 = sext i16 %H_filter_FIR_load_278" [FIR_HLS.cpp:22]   --->   Operation 1705 'sext' 'sext_ln22_273' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1706 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_279 = load i16 111" [FIR_HLS.cpp:22]   --->   Operation 1706 'load' 'H_filter_FIR_load_279' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_151 : Operation 1707 [1/1] (0.85ns)   --->   "%tmp169 = sub i17 %sext_ln22_124, i17 %sext_ln22_134" [FIR_HLS.cpp:22]   --->   Operation 1707 'sub' 'tmp169' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1708 [1/1] (0.00ns)   --->   "%tmp169_cast = sext i17 %tmp169" [FIR_HLS.cpp:22]   --->   Operation 1708 'sext' 'tmp169_cast' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp170 = sub i18 %tmp169_cast, i18 %sext_ln22_247" [FIR_HLS.cpp:22]   --->   Operation 1709 'sub' 'tmp170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1710 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp171 = add i18 %tmp170, i18 %sext_ln22_257" [FIR_HLS.cpp:22]   --->   Operation 1710 'add' 'tmp171' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1711 [1/1] (0.00ns)   --->   "%tmp171_cast = sext i18 %tmp171" [FIR_HLS.cpp:22]   --->   Operation 1711 'sext' 'tmp171_cast' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1712 [1/1] (2.45ns)   --->   "%tmp172 = mul i27 %tmp171_cast, i27 266" [FIR_HLS.cpp:22]   --->   Operation 1712 'mul' 'tmp172' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1713 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_53)   --->   "%tmp176 = mul i27 %tmp175_cast, i27 134217556" [FIR_HLS.cpp:22]   --->   Operation 1713 'mul' 'tmp176' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1714 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_49)   --->   "%tmp407 = mul i26 %tmp406_cast, i26 214" [FIR_HLS.cpp:22]   --->   Operation 1714 'mul' 'tmp407' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1715 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_49)   --->   "%tmp407_cast = sext i26 %tmp407" [FIR_HLS.cpp:22]   --->   Operation 1715 'sext' 'tmp407_cast' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1716 [1/1] (0.85ns)   --->   "%tmp408 = add i17 %sext_ln22_259, i17 %sext_ln22_122" [FIR_HLS.cpp:22]   --->   Operation 1716 'add' 'tmp408' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1717 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i17.i7, i17 %tmp408, i7 0" [FIR_HLS.cpp:22]   --->   Operation 1717 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1718 [1/1] (0.00ns)   --->   "%p_shl1325 = sext i24 %tmp_61" [FIR_HLS.cpp:22]   --->   Operation 1718 'sext' 'p_shl1325' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1719 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp408, i1 0" [FIR_HLS.cpp:22]   --->   Operation 1719 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1720 [1/1] (0.00ns)   --->   "%p_shl1326 = sext i18 %tmp_62" [FIR_HLS.cpp:22]   --->   Operation 1720 'sext' 'p_shl1326' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1721 [1/1] (0.93ns)   --->   "%tmp409 = add i26 %p_shl1325, i26 %p_shl1326" [FIR_HLS.cpp:22]   --->   Operation 1721 'add' 'tmp409' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1722 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_50)   --->   "%tmp411 = mul i26 %tmp410_cast, i26 67108702" [FIR_HLS.cpp:22]   --->   Operation 1722 'mul' 'tmp411' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1723 [1/1] (0.85ns)   --->   "%tmp416 = add i17 %sext_ln22_265, i17 %sext_ln22_116" [FIR_HLS.cpp:22]   --->   Operation 1723 'add' 'tmp416' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1724 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %tmp416, i8 0" [FIR_HLS.cpp:22]   --->   Operation 1724 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1725 [1/1] (0.00ns)   --->   "%p_shl1322 = sext i25 %tmp_63" [FIR_HLS.cpp:22]   --->   Operation 1725 'sext' 'p_shl1322' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %tmp416, i5 0" [FIR_HLS.cpp:22]   --->   Operation 1726 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1727 [1/1] (0.00ns)   --->   "%p_shl1324 = sext i22 %tmp_64" [FIR_HLS.cpp:22]   --->   Operation 1727 'sext' 'p_shl1324' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1728 [1/1] (0.94ns)   --->   "%tmp417 = sub i26 %p_shl1324, i26 %p_shl1322" [FIR_HLS.cpp:22]   --->   Operation 1728 'sub' 'tmp417' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1729 [1/1] (0.00ns)   --->   "%tmp417_cast = sext i26 %tmp417" [FIR_HLS.cpp:22]   --->   Operation 1729 'sext' 'tmp417_cast' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1730 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_60)   --->   "%tmp418 = add i17 %sext_ln22_270, i17 %sext_ln22_111" [FIR_HLS.cpp:22]   --->   Operation 1730 'add' 'tmp418' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1731 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_60)   --->   "%tmp418_cast = sext i17 %tmp418" [FIR_HLS.cpp:22]   --->   Operation 1731 'sext' 'tmp418_cast' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1732 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_60)   --->   "%tmp419 = mul i26 %tmp418_cast, i26 156" [FIR_HLS.cpp:22]   --->   Operation 1732 'mul' 'tmp419' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1733 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_61)   --->   "%tmp424 = add i17 %sext_ln22_273, i17 %sext_ln22_108" [FIR_HLS.cpp:22]   --->   Operation 1733 'add' 'tmp424' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1734 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_61)   --->   "%tmp424_cast = sext i17 %tmp424" [FIR_HLS.cpp:22]   --->   Operation 1734 'sext' 'tmp424_cast' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1735 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_61)   --->   "%tmp425 = mul i25 %tmp424_cast, i25 184" [FIR_HLS.cpp:22]   --->   Operation 1735 'mul' 'tmp425' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1736 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_49 = add i27 %tmp172, i27 %tmp407_cast" [FIR_HLS.cpp:26]   --->   Operation 1736 'add' 'add_ln26_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1737 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_50 = add i26 %tmp409, i26 %tmp411" [FIR_HLS.cpp:26]   --->   Operation 1737 'add' 'add_ln26_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1738 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_53 = add i27 %tmp417_cast, i27 %tmp176" [FIR_HLS.cpp:26]   --->   Operation 1738 'add' 'add_ln26_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 152 <SV = 151> <Delay = 3.57>
ST_152 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln22_63 = sext i16 %H_filter_FIR_load_67" [FIR_HLS.cpp:22]   --->   Operation 1739 'sext' 'sext_ln22_63' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln22_70 = sext i16 %H_filter_FIR_load_74" [FIR_HLS.cpp:22]   --->   Operation 1740 'sext' 'sext_ln22_70' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln22_96 = sext i16 %H_filter_FIR_load_100" [FIR_HLS.cpp:22]   --->   Operation 1741 'sext' 'sext_ln22_96' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1742 [1/1] (0.00ns)   --->   "%sext_ln22_97 = sext i16 %H_filter_FIR_load_101" [FIR_HLS.cpp:22]   --->   Operation 1742 'sext' 'sext_ln22_97' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln22_99 = sext i16 %H_filter_FIR_load_104" [FIR_HLS.cpp:22]   --->   Operation 1743 'sext' 'sext_ln22_99' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln22_104 = sext i16 %H_filter_FIR_load_109" [FIR_HLS.cpp:22]   --->   Operation 1744 'sext' 'sext_ln22_104' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1745 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_273 = load i16 117" [FIR_HLS.cpp:22]   --->   Operation 1745 'load' 'H_filter_FIR_load_273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_152 : Operation 1746 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_279 = load i16 111" [FIR_HLS.cpp:22]   --->   Operation 1746 'load' 'H_filter_FIR_load_279' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_152 : Operation 1747 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_280 = load i16 110" [FIR_HLS.cpp:22]   --->   Operation 1747 'load' 'H_filter_FIR_load_280' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_152 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln22_277 = sext i16 %H_filter_FIR_load_282" [FIR_HLS.cpp:22]   --->   Operation 1748 'sext' 'sext_ln22_277' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln22_282 = sext i16 %H_filter_FIR_load_287" [FIR_HLS.cpp:22]   --->   Operation 1749 'sext' 'sext_ln22_282' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1750 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_289 = load i16 101" [FIR_HLS.cpp:22]   --->   Operation 1750 'load' 'H_filter_FIR_load_289' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_152 : Operation 1751 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_290, i16 101" [FIR_HLS.cpp:22]   --->   Operation 1751 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_152 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln22_284 = sext i16 %H_filter_FIR_load_290" [FIR_HLS.cpp:22]   --->   Operation 1752 'sext' 'sext_ln22_284' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1753 [1/1] (0.00ns)   --->   "%sext_ln22_285 = sext i16 %H_filter_FIR_load_291" [FIR_HLS.cpp:22]   --->   Operation 1753 'sext' 'sext_ln22_285' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln22_311 = sext i16 %H_filter_FIR_load_317" [FIR_HLS.cpp:22]   --->   Operation 1754 'sext' 'sext_ln22_311' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1755 [1/1] (0.85ns)   --->   "%tmp21 = sub i17 %sext_ln22_63, i17 %sext_ln22_70" [FIR_HLS.cpp:22]   --->   Operation 1755 'sub' 'tmp21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1756 [1/1] (0.00ns)   --->   "%tmp21_cast = sext i17 %tmp21" [FIR_HLS.cpp:22]   --->   Operation 1756 'sext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp22 = add i18 %tmp21_cast, i18 %sext_ln22_97" [FIR_HLS.cpp:22]   --->   Operation 1757 'add' 'tmp22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1758 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp23 = sub i18 %tmp22, i18 %sext_ln22_104" [FIR_HLS.cpp:22]   --->   Operation 1758 'sub' 'tmp23' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp23_cast = sext i18 %tmp23" [FIR_HLS.cpp:22]   --->   Operation 1759 'sext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1760 [1/1] (0.87ns)   --->   "%tmp24 = sub i19 %tmp23_cast, i19 %sext_ln22_277" [FIR_HLS.cpp:22]   --->   Operation 1760 'sub' 'tmp24' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i19 %tmp24, i19 %sext_ln22_284" [FIR_HLS.cpp:22]   --->   Operation 1761 'add' 'tmp25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1762 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp26 = sub i19 %tmp25, i19 %sext_ln22_311" [FIR_HLS.cpp:22]   --->   Operation 1762 'sub' 'tmp26' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1763 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_60)   --->   "%tmp419 = mul i26 %tmp418_cast, i26 156" [FIR_HLS.cpp:22]   --->   Operation 1763 'mul' 'tmp419' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1764 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_61)   --->   "%tmp425 = mul i25 %tmp424_cast, i25 184" [FIR_HLS.cpp:22]   --->   Operation 1764 'mul' 'tmp425' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1765 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_65)   --->   "%tmp430 = add i17 %sext_ln22_282, i17 %sext_ln22_99" [FIR_HLS.cpp:22]   --->   Operation 1765 'add' 'tmp430' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1766 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_65)   --->   "%tmp430_cast = sext i17 %tmp430" [FIR_HLS.cpp:22]   --->   Operation 1766 'sext' 'tmp430_cast' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1767 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_65)   --->   "%tmp431 = mul i25 %tmp430_cast, i25 33554328" [FIR_HLS.cpp:22]   --->   Operation 1767 'mul' 'tmp431' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1768 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_66)   --->   "%tmp432 = add i17 %sext_ln22_285, i17 %sext_ln22_96" [FIR_HLS.cpp:22]   --->   Operation 1768 'add' 'tmp432' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1769 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_66)   --->   "%tmp432_cast = sext i17 %tmp432" [FIR_HLS.cpp:22]   --->   Operation 1769 'sext' 'tmp432_cast' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1770 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_66)   --->   "%tmp433 = mul i26 %tmp432_cast, i26 138" [FIR_HLS.cpp:22]   --->   Operation 1770 'mul' 'tmp433' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1771 [1/1] (0.00ns)   --->   "%sext_ln26_37 = sext i29 %add_ln26_48" [FIR_HLS.cpp:26]   --->   Operation 1771 'sext' 'sext_ln26_37' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1772 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_49 = add i27 %tmp172, i27 %tmp407_cast" [FIR_HLS.cpp:26]   --->   Operation 1772 'add' 'add_ln26_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln26_38 = sext i27 %add_ln26_49" [FIR_HLS.cpp:26]   --->   Operation 1773 'sext' 'sext_ln26_38' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1774 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_50 = add i26 %tmp409, i26 %tmp411" [FIR_HLS.cpp:26]   --->   Operation 1774 'add' 'add_ln26_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln26_39 = sext i26 %add_ln26_50" [FIR_HLS.cpp:26]   --->   Operation 1775 'sext' 'sext_ln26_39' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1776 [1/1] (0.96ns)   --->   "%add_ln26_51 = add i28 %sext_ln26_39, i28 %sext_ln26_38" [FIR_HLS.cpp:26]   --->   Operation 1776 'add' 'add_ln26_51' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln26_40 = sext i28 %add_ln26_51" [FIR_HLS.cpp:26]   --->   Operation 1777 'sext' 'sext_ln26_40' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln26_41 = sext i26 %add_ln26_52" [FIR_HLS.cpp:26]   --->   Operation 1778 'sext' 'sext_ln26_41' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1779 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_53 = add i27 %tmp417_cast, i27 %tmp176" [FIR_HLS.cpp:26]   --->   Operation 1779 'add' 'add_ln26_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln26_42 = sext i27 %add_ln26_53" [FIR_HLS.cpp:26]   --->   Operation 1780 'sext' 'sext_ln26_42' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1781 [1/1] (0.96ns)   --->   "%add_ln26_54 = add i28 %sext_ln26_42, i28 %sext_ln26_41" [FIR_HLS.cpp:26]   --->   Operation 1781 'add' 'add_ln26_54' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln26_43 = sext i28 %add_ln26_54" [FIR_HLS.cpp:26]   --->   Operation 1782 'sext' 'sext_ln26_43' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1783 [1/1] (0.97ns)   --->   "%add_ln26_55 = add i29 %sext_ln26_43, i29 %sext_ln26_40" [FIR_HLS.cpp:26]   --->   Operation 1783 'add' 'add_ln26_55' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln26_44 = sext i29 %add_ln26_55" [FIR_HLS.cpp:26]   --->   Operation 1784 'sext' 'sext_ln26_44' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1785 [1/1] (0.98ns)   --->   "%add_ln26_56 = add i30 %sext_ln26_44, i30 %sext_ln26_37" [FIR_HLS.cpp:26]   --->   Operation 1785 'add' 'add_ln26_56' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 4.40>
ST_153 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln22_20 = sext i16 %H_filter_FIR_load_21" [FIR_HLS.cpp:22]   --->   Operation 1786 'sext' 'sext_ln22_20' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln22_32 = sext i16 %H_filter_FIR_load_35" [FIR_HLS.cpp:22]   --->   Operation 1787 'sext' 'sext_ln22_32' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln22_90 = sext i16 %H_filter_FIR_load_94" [FIR_HLS.cpp:22]   --->   Operation 1788 'sext' 'sext_ln22_90' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1789 [1/1] (0.00ns)   --->   "%sext_ln22_94 = sext i16 %H_filter_FIR_load_98" [FIR_HLS.cpp:22]   --->   Operation 1789 'sext' 'sext_ln22_94' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln22_100 = sext i16 %H_filter_FIR_load_105" [FIR_HLS.cpp:22]   --->   Operation 1790 'sext' 'sext_ln22_100' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1791 [1/1] (0.00ns)   --->   "%sext_ln22_106 = sext i16 %H_filter_FIR_load_111" [FIR_HLS.cpp:22]   --->   Operation 1791 'sext' 'sext_ln22_106' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1792 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_280 = load i16 110" [FIR_HLS.cpp:22]   --->   Operation 1792 'load' 'H_filter_FIR_load_280' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_153 : Operation 1793 [1/1] (0.00ns)   --->   "%sext_ln22_275 = sext i16 %H_filter_FIR_load_280" [FIR_HLS.cpp:22]   --->   Operation 1793 'sext' 'sext_ln22_275' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln22_281 = sext i16 %H_filter_FIR_load_286" [FIR_HLS.cpp:22]   --->   Operation 1794 'sext' 'sext_ln22_281' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1795 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_289 = load i16 101" [FIR_HLS.cpp:22]   --->   Operation 1795 'load' 'H_filter_FIR_load_289' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_153 : Operation 1796 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_292 = load i16 98" [FIR_HLS.cpp:22]   --->   Operation 1796 'load' 'H_filter_FIR_load_292' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_153 : Operation 1797 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_293, i16 98" [FIR_HLS.cpp:22]   --->   Operation 1797 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_153 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln22_287 = sext i16 %H_filter_FIR_load_293" [FIR_HLS.cpp:22]   --->   Operation 1798 'sext' 'sext_ln22_287' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1799 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_296 = load i16 94" [FIR_HLS.cpp:22]   --->   Operation 1799 'load' 'H_filter_FIR_load_296' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_153 : Operation 1800 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_297, i16 94" [FIR_HLS.cpp:22]   --->   Operation 1800 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_153 : Operation 1801 [1/1] (0.00ns)   --->   "%sext_ln22_291 = sext i16 %H_filter_FIR_load_297" [FIR_HLS.cpp:22]   --->   Operation 1801 'sext' 'sext_ln22_291' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1802 [1/1] (0.85ns)   --->   "%tmp133 = add i17 %sext_ln22_32, i17 %sext_ln22_20" [FIR_HLS.cpp:22]   --->   Operation 1802 'add' 'tmp133' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1803 [1/1] (0.00ns)   --->   "%tmp133_cast = sext i17 %tmp133" [FIR_HLS.cpp:22]   --->   Operation 1803 'sext' 'tmp133_cast' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp134 = sub i18 %tmp133_cast, i18 %sext_ln22_90" [FIR_HLS.cpp:22]   --->   Operation 1804 'sub' 'tmp134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 1805 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp135 = sub i18 %tmp134, i18 %sext_ln22_291" [FIR_HLS.cpp:22]   --->   Operation 1805 'sub' 'tmp135' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 1806 [1/1] (0.85ns)   --->   "%tmp191 = sub i17 %sext_ln22_94, i17 %sext_ln22_100" [FIR_HLS.cpp:22]   --->   Operation 1806 'sub' 'tmp191' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1807 [1/1] (0.00ns)   --->   "%tmp191_cast = sext i17 %tmp191" [FIR_HLS.cpp:22]   --->   Operation 1807 'sext' 'tmp191_cast' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1808 [1/1] (0.86ns)   --->   "%tmp192 = sub i18 %tmp191_cast, i18 %sext_ln22_281" [FIR_HLS.cpp:22]   --->   Operation 1808 'sub' 'tmp192' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1809 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_68)   --->   "%tmp193 = add i18 %tmp192, i18 %sext_ln22_287" [FIR_HLS.cpp:22]   --->   Operation 1809 'add' 'tmp193' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 1810 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_68)   --->   "%tmp193_cast = sext i18 %tmp193" [FIR_HLS.cpp:22]   --->   Operation 1810 'sext' 'tmp193_cast' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1811 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_68)   --->   "%tmp194 = mul i27 %tmp193_cast, i27 154" [FIR_HLS.cpp:22]   --->   Operation 1811 'mul' 'tmp194' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 1812 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_60)   --->   "%tmp419 = mul i26 %tmp418_cast, i26 156" [FIR_HLS.cpp:22]   --->   Operation 1812 'mul' 'tmp419' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 1813 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_60)   --->   "%tmp419_cast = sext i26 %tmp419" [FIR_HLS.cpp:22]   --->   Operation 1813 'sext' 'tmp419_cast' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1814 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_61)   --->   "%tmp425 = mul i25 %tmp424_cast, i25 184" [FIR_HLS.cpp:22]   --->   Operation 1814 'mul' 'tmp425' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 1815 [1/1] (0.85ns)   --->   "%tmp426 = add i17 %sext_ln22_275, i17 %sext_ln22_106" [FIR_HLS.cpp:22]   --->   Operation 1815 'add' 'tmp426' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp426, i6 0" [FIR_HLS.cpp:22]   --->   Operation 1816 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1817 [1/1] (0.00ns)   --->   "%p_shl1320 = sext i23 %tmp_65" [FIR_HLS.cpp:22]   --->   Operation 1817 'sext' 'p_shl1320' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp426, i2 0" [FIR_HLS.cpp:22]   --->   Operation 1818 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1819 [1/1] (0.00ns)   --->   "%p_shl1321 = sext i19 %tmp_66" [FIR_HLS.cpp:22]   --->   Operation 1819 'sext' 'p_shl1321' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1820 [1/1] (0.92ns)   --->   "%tmp427 = sub i24 %p_shl1320, i24 %p_shl1321" [FIR_HLS.cpp:22]   --->   Operation 1820 'sub' 'tmp427' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1821 [1/1] (0.00ns)   --->   "%tmp427_cast = sext i24 %tmp427" [FIR_HLS.cpp:22]   --->   Operation 1821 'sext' 'tmp427_cast' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1822 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_65)   --->   "%tmp431 = mul i25 %tmp430_cast, i25 33554328" [FIR_HLS.cpp:22]   --->   Operation 1822 'mul' 'tmp431' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 1823 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_66)   --->   "%tmp433 = mul i26 %tmp432_cast, i26 138" [FIR_HLS.cpp:22]   --->   Operation 1823 'mul' 'tmp433' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln26_47 = sext i26 %add_ln26_59" [FIR_HLS.cpp:26]   --->   Operation 1824 'sext' 'sext_ln26_47' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1825 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_60 = add i27 %sext_ln26_47, i27 %tmp419_cast" [FIR_HLS.cpp:26]   --->   Operation 1825 'add' 'add_ln26_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 1826 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_61 = add i25 %tmp425, i25 %tmp427_cast" [FIR_HLS.cpp:26]   --->   Operation 1826 'add' 'add_ln26_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 154 <SV = 153> <Delay = 4.54>
ST_154 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln22_86 = sext i16 %H_filter_FIR_load_90" [FIR_HLS.cpp:22]   --->   Operation 1827 'sext' 'sext_ln22_86' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln22_95 = sext i16 %H_filter_FIR_load_99" [FIR_HLS.cpp:22]   --->   Operation 1828 'sext' 'sext_ln22_95' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln22_143 = sext i16 %H_filter_FIR_load_148" [FIR_HLS.cpp:22]   --->   Operation 1829 'sext' 'sext_ln22_143' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln22_238 = sext i16 %H_filter_FIR_load_243" [FIR_HLS.cpp:22]   --->   Operation 1830 'sext' 'sext_ln22_238' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1831 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_292 = load i16 98" [FIR_HLS.cpp:22]   --->   Operation 1831 'load' 'H_filter_FIR_load_292' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_154 : Operation 1832 [1/1] (0.00ns)   --->   "%sext_ln22_286 = sext i16 %H_filter_FIR_load_292" [FIR_HLS.cpp:22]   --->   Operation 1832 'sext' 'sext_ln22_286' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1833 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_296 = load i16 94" [FIR_HLS.cpp:22]   --->   Operation 1833 'load' 'H_filter_FIR_load_296' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_154 : Operation 1834 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_298 = load i16 92" [FIR_HLS.cpp:22]   --->   Operation 1834 'load' 'H_filter_FIR_load_298' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_154 : Operation 1835 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_299 = load i16 91" [FIR_HLS.cpp:22]   --->   Operation 1835 'load' 'H_filter_FIR_load_299' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_154 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln22_295 = sext i16 %H_filter_FIR_load_301" [FIR_HLS.cpp:22]   --->   Operation 1836 'sext' 'sext_ln22_295' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1837 [1/1] (0.85ns)   --->   "%tmp139 = add i17 %sext_ln22_143, i17 %sext_ln22_95" [FIR_HLS.cpp:22]   --->   Operation 1837 'add' 'tmp139' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1838 [1/1] (0.00ns)   --->   "%tmp139_cast = sext i17 %tmp139" [FIR_HLS.cpp:22]   --->   Operation 1838 'sext' 'tmp139_cast' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1839 [1/1] (0.85ns)   --->   "%tmp140 = add i17 %sext_ln22_238, i17 %sext_ln22_286" [FIR_HLS.cpp:22]   --->   Operation 1839 'add' 'tmp140' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1840 [1/1] (0.00ns)   --->   "%tmp140_cast = sext i17 %tmp140" [FIR_HLS.cpp:22]   --->   Operation 1840 'sext' 'tmp140_cast' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1841 [1/1] (0.86ns)   --->   "%tmp187 = add i18 %tmp140_cast, i18 %tmp139_cast" [FIR_HLS.cpp:22]   --->   Operation 1841 'add' 'tmp187' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1842 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i18.i7, i18 %tmp187, i7 0" [FIR_HLS.cpp:22]   --->   Operation 1842 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1843 [1/1] (0.00ns)   --->   "%p_shl1373 = sext i25 %tmp_19" [FIR_HLS.cpp:22]   --->   Operation 1843 'sext' 'p_shl1373' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1844 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp187, i5 0" [FIR_HLS.cpp:22]   --->   Operation 1844 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1845 [1/1] (0.00ns)   --->   "%p_shl1374 = sext i23 %tmp_20" [FIR_HLS.cpp:22]   --->   Operation 1845 'sext' 'p_shl1374' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1846 [1/1] (0.94ns)   --->   "%tmp188 = add i26 %p_shl1373, i26 %p_shl1374" [FIR_HLS.cpp:22]   --->   Operation 1846 'add' 'tmp188' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1847 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_68)   --->   "%tmp194 = mul i27 %tmp193_cast, i27 154" [FIR_HLS.cpp:22]   --->   Operation 1847 'mul' 'tmp194' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 1848 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_65)   --->   "%tmp431 = mul i25 %tmp430_cast, i25 33554328" [FIR_HLS.cpp:22]   --->   Operation 1848 'mul' 'tmp431' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 1849 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_65)   --->   "%tmp431_cast = sext i25 %tmp431" [FIR_HLS.cpp:22]   --->   Operation 1849 'sext' 'tmp431_cast' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1850 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_66)   --->   "%tmp433 = mul i26 %tmp432_cast, i26 138" [FIR_HLS.cpp:22]   --->   Operation 1850 'mul' 'tmp433' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 1851 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_69)   --->   "%tmp436 = add i17 %sext_ln22_295, i17 %sext_ln22_86" [FIR_HLS.cpp:22]   --->   Operation 1851 'add' 'tmp436' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 1852 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_69)   --->   "%tmp436_cast = sext i17 %tmp436" [FIR_HLS.cpp:22]   --->   Operation 1852 'sext' 'tmp436_cast' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1853 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_69)   --->   "%tmp437 = mul i26 %tmp436_cast, i26 67108730" [FIR_HLS.cpp:22]   --->   Operation 1853 'mul' 'tmp437' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 1854 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_60 = add i27 %sext_ln26_47, i27 %tmp419_cast" [FIR_HLS.cpp:26]   --->   Operation 1854 'add' 'add_ln26_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 1855 [1/1] (0.00ns)   --->   "%sext_ln26_48 = sext i27 %add_ln26_60" [FIR_HLS.cpp:26]   --->   Operation 1855 'sext' 'sext_ln26_48' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1856 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_61 = add i25 %tmp425, i25 %tmp427_cast" [FIR_HLS.cpp:26]   --->   Operation 1856 'add' 'add_ln26_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln26_49 = sext i25 %add_ln26_61" [FIR_HLS.cpp:26]   --->   Operation 1857 'sext' 'sext_ln26_49' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1858 [1/1] (0.96ns)   --->   "%add_ln26_63 = add i27 %add_ln26_62, i27 %sext_ln26_49" [FIR_HLS.cpp:26]   --->   Operation 1858 'add' 'add_ln26_63' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln26_50 = sext i27 %add_ln26_63" [FIR_HLS.cpp:26]   --->   Operation 1859 'sext' 'sext_ln26_50' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1860 [1/1] (0.96ns)   --->   "%add_ln26_64 = add i28 %sext_ln26_50, i28 %sext_ln26_48" [FIR_HLS.cpp:26]   --->   Operation 1860 'add' 'add_ln26_64' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1861 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_65 = add i26 %tmp429, i26 %tmp431_cast" [FIR_HLS.cpp:26]   --->   Operation 1861 'add' 'add_ln26_65' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 1862 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_66 = add i26 %tmp433, i26 %tmp188" [FIR_HLS.cpp:26]   --->   Operation 1862 'add' 'add_ln26_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 155 <SV = 154> <Delay = 3.51>
ST_155 : Operation 1863 [1/1] (0.00ns)   --->   "%sext_ln22_88 = sext i16 %H_filter_FIR_load_92" [FIR_HLS.cpp:22]   --->   Operation 1863 'sext' 'sext_ln22_88' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln22_107 = sext i16 %H_filter_FIR_load_112" [FIR_HLS.cpp:22]   --->   Operation 1864 'sext' 'sext_ln22_107' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln22_274 = sext i16 %H_filter_FIR_load_279" [FIR_HLS.cpp:22]   --->   Operation 1865 'sext' 'sext_ln22_274' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1866 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_298 = load i16 92" [FIR_HLS.cpp:22]   --->   Operation 1866 'load' 'H_filter_FIR_load_298' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_155 : Operation 1867 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_299 = load i16 91" [FIR_HLS.cpp:22]   --->   Operation 1867 'load' 'H_filter_FIR_load_299' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_155 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln22_293 = sext i16 %H_filter_FIR_load_299" [FIR_HLS.cpp:22]   --->   Operation 1868 'sext' 'sext_ln22_293' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1869 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_300 = load i16 90" [FIR_HLS.cpp:22]   --->   Operation 1869 'load' 'H_filter_FIR_load_300' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_155 : Operation 1870 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_301, i16 90" [FIR_HLS.cpp:22]   --->   Operation 1870 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_155 : Operation 1871 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_304 = load i16 86" [FIR_HLS.cpp:22]   --->   Operation 1871 'load' 'H_filter_FIR_load_304' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_155 : Operation 1872 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_305, i16 86" [FIR_HLS.cpp:22]   --->   Operation 1872 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_155 : Operation 1873 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_68)   --->   "%tmp194 = mul i27 %tmp193_cast, i27 154" [FIR_HLS.cpp:22]   --->   Operation 1873 'mul' 'tmp194' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 1874 [1/1] (0.85ns)   --->   "%tmp197 = sub i17 %sext_ln22_107, i17 %sext_ln22_88" [FIR_HLS.cpp:22]   --->   Operation 1874 'sub' 'tmp197' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1875 [1/1] (0.00ns)   --->   "%tmp197_cast = sext i17 %tmp197" [FIR_HLS.cpp:22]   --->   Operation 1875 'sext' 'tmp197_cast' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp198 = add i18 %tmp197_cast, i18 %sext_ln22_274" [FIR_HLS.cpp:22]   --->   Operation 1876 'add' 'tmp198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 1877 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp199 = sub i18 %tmp198, i18 %sext_ln22_293" [FIR_HLS.cpp:22]   --->   Operation 1877 'sub' 'tmp199' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 1878 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i18.i7, i18 %tmp199, i7 0" [FIR_HLS.cpp:22]   --->   Operation 1878 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1879 [1/1] (0.00ns)   --->   "%p_shl1371 = sext i25 %tmp_21" [FIR_HLS.cpp:22]   --->   Operation 1879 'sext' 'p_shl1371' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1880 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %tmp199, i2 0" [FIR_HLS.cpp:22]   --->   Operation 1880 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1881 [1/1] (0.00ns)   --->   "%p_shl1372 = sext i20 %tmp_22" [FIR_HLS.cpp:22]   --->   Operation 1881 'sext' 'p_shl1372' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1882 [1/1] (0.94ns)   --->   "%tmp200 = add i27 %p_shl1371, i27 %p_shl1372" [FIR_HLS.cpp:22]   --->   Operation 1882 'add' 'tmp200' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1883 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_69)   --->   "%tmp437 = mul i26 %tmp436_cast, i26 67108730" [FIR_HLS.cpp:22]   --->   Operation 1883 'mul' 'tmp437' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 1884 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_65 = add i26 %tmp429, i26 %tmp431_cast" [FIR_HLS.cpp:26]   --->   Operation 1884 'add' 'add_ln26_65' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 1885 [1/1] (0.00ns)   --->   "%sext_ln26_52 = sext i26 %add_ln26_65" [FIR_HLS.cpp:26]   --->   Operation 1885 'sext' 'sext_ln26_52' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1886 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_66 = add i26 %tmp433, i26 %tmp188" [FIR_HLS.cpp:26]   --->   Operation 1886 'add' 'add_ln26_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln26_53 = sext i26 %add_ln26_66" [FIR_HLS.cpp:26]   --->   Operation 1887 'sext' 'sext_ln26_53' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1888 [1/1] (0.95ns)   --->   "%add_ln26_67 = add i27 %sext_ln26_53, i27 %sext_ln26_52" [FIR_HLS.cpp:26]   --->   Operation 1888 'add' 'add_ln26_67' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1889 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_68 = add i27 %tmp194, i27 %tmp200" [FIR_HLS.cpp:26]   --->   Operation 1889 'add' 'add_ln26_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 156 <SV = 155> <Delay = 3.56>
ST_156 : Operation 1890 [1/1] (0.00ns)   --->   "%sext_ln22_73 = sext i16 %H_filter_FIR_load_77" [FIR_HLS.cpp:22]   --->   Operation 1890 'sext' 'sext_ln22_73' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln22_87 = sext i16 %H_filter_FIR_load_91" [FIR_HLS.cpp:22]   --->   Operation 1891 'sext' 'sext_ln22_87' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1892 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_300 = load i16 90" [FIR_HLS.cpp:22]   --->   Operation 1892 'load' 'H_filter_FIR_load_300' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_156 : Operation 1893 [1/1] (0.00ns)   --->   "%sext_ln22_294 = sext i16 %H_filter_FIR_load_300" [FIR_HLS.cpp:22]   --->   Operation 1893 'sext' 'sext_ln22_294' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1894 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_304 = load i16 86" [FIR_HLS.cpp:22]   --->   Operation 1894 'load' 'H_filter_FIR_load_304' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_156 : Operation 1895 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_310 = load i16 80" [FIR_HLS.cpp:22]   --->   Operation 1895 'load' 'H_filter_FIR_load_310' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_156 : Operation 1896 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_311 = load i16 79" [FIR_HLS.cpp:22]   --->   Operation 1896 'load' 'H_filter_FIR_load_311' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_156 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln22_308 = sext i16 %H_filter_FIR_load_314" [FIR_HLS.cpp:22]   --->   Operation 1897 'sext' 'sext_ln22_308' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln22_309 = sext i16 %H_filter_FIR_load_315" [FIR_HLS.cpp:22]   --->   Operation 1898 'sext' 'sext_ln22_309' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1899 [1/1] (0.00ns)   --->   "%sext_ln22_310 = sext i16 %H_filter_FIR_load_316" [FIR_HLS.cpp:22]   --->   Operation 1899 'sext' 'sext_ln22_310' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1900 [1/1] (0.00ns)   --->   "%tmp103_cast = sext i18 %tmp103" [FIR_HLS.cpp:22]   --->   Operation 1900 'sext' 'tmp103_cast' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1901 [1/1] (0.87ns)   --->   "%tmp104 = sub i19 %tmp103_cast, i19 %sext_ln22_309" [FIR_HLS.cpp:22]   --->   Operation 1901 'sub' 'tmp104' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1902 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_76)   --->   "%tmp105 = sub i19 %tmp104, i19 %sext_ln22_310" [FIR_HLS.cpp:22]   --->   Operation 1902 'sub' 'tmp105' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 1903 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_76)   --->   "%tmp105_cast = sext i19 %tmp105" [FIR_HLS.cpp:22]   --->   Operation 1903 'sext' 'tmp105_cast' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1904 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_76)   --->   "%tmp106 = mul i26 %tmp105_cast, i26 110" [FIR_HLS.cpp:22]   --->   Operation 1904 'mul' 'tmp106' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 1905 [1/1] (0.85ns)   --->   "%tmp434 = add i17 %sext_ln22_294, i17 %sext_ln22_87" [FIR_HLS.cpp:22]   --->   Operation 1905 'add' 'tmp434' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1906 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i17.i7, i17 %tmp434, i7 0" [FIR_HLS.cpp:22]   --->   Operation 1906 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1907 [1/1] (0.00ns)   --->   "%p_shl1317 = sext i24 %tmp_67" [FIR_HLS.cpp:22]   --->   Operation 1907 'sext' 'p_shl1317' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1908 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg1318 = sub i26 0, i26 %p_shl1317" [FIR_HLS.cpp:22]   --->   Operation 1908 'sub' 'p_neg1318' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 1909 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i17.i4, i17 %tmp434, i4 0" [FIR_HLS.cpp:22]   --->   Operation 1909 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1910 [1/1] (0.00ns)   --->   "%p_shl1319 = sext i21 %tmp_68" [FIR_HLS.cpp:22]   --->   Operation 1910 'sext' 'p_shl1319' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1911 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%tmp435 = sub i26 %p_neg1318, i26 %p_shl1319" [FIR_HLS.cpp:22]   --->   Operation 1911 'sub' 'tmp435' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 1912 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_69)   --->   "%tmp437 = mul i26 %tmp436_cast, i26 67108730" [FIR_HLS.cpp:22]   --->   Operation 1912 'mul' 'tmp437' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 1913 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_75)   --->   "%tmp444 = add i17 %sext_ln22_308, i17 %sext_ln22_73" [FIR_HLS.cpp:22]   --->   Operation 1913 'add' 'tmp444' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 1914 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_75)   --->   "%tmp444_cast = sext i17 %tmp444" [FIR_HLS.cpp:22]   --->   Operation 1914 'sext' 'tmp444_cast' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1915 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_75)   --->   "%tmp445 = mul i24 %tmp444_cast, i24 16777126" [FIR_HLS.cpp:22]   --->   Operation 1915 'mul' 'tmp445' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 1916 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_68 = add i27 %tmp194, i27 %tmp200" [FIR_HLS.cpp:26]   --->   Operation 1916 'add' 'add_ln26_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 1917 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_69 = add i26 %tmp435, i26 %tmp437" [FIR_HLS.cpp:26]   --->   Operation 1917 'add' 'add_ln26_69' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 157 <SV = 156> <Delay = 3.55>
ST_157 : Operation 1918 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_310 = load i16 80" [FIR_HLS.cpp:22]   --->   Operation 1918 'load' 'H_filter_FIR_load_310' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_157 : Operation 1919 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_311 = load i16 79" [FIR_HLS.cpp:22]   --->   Operation 1919 'load' 'H_filter_FIR_load_311' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_157 : Operation 1920 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_312 = load i16 78" [FIR_HLS.cpp:22]   --->   Operation 1920 'load' 'H_filter_FIR_load_312' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_157 : Operation 1921 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_318 = load i16 72" [FIR_HLS.cpp:22]   --->   Operation 1921 'load' 'H_filter_FIR_load_318' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_157 : Operation 1922 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_76)   --->   "%tmp106 = mul i26 %tmp105_cast, i26 110" [FIR_HLS.cpp:22]   --->   Operation 1922 'mul' 'tmp106' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 1923 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_75)   --->   "%tmp445 = mul i24 %tmp444_cast, i24 16777126" [FIR_HLS.cpp:22]   --->   Operation 1923 'mul' 'tmp445' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln26_51 = sext i28 %add_ln26_64" [FIR_HLS.cpp:26]   --->   Operation 1924 'sext' 'sext_ln26_51' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1925 [1/1] (0.00ns)   --->   "%sext_ln26_54 = sext i27 %add_ln26_67" [FIR_HLS.cpp:26]   --->   Operation 1925 'sext' 'sext_ln26_54' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1926 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_69 = add i26 %tmp435, i26 %tmp437" [FIR_HLS.cpp:26]   --->   Operation 1926 'add' 'add_ln26_69' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln26_55 = sext i26 %add_ln26_69" [FIR_HLS.cpp:26]   --->   Operation 1927 'sext' 'sext_ln26_55' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1928 [1/1] (0.96ns)   --->   "%add_ln26_70 = add i27 %sext_ln26_55, i27 %add_ln26_68" [FIR_HLS.cpp:26]   --->   Operation 1928 'add' 'add_ln26_70' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1929 [1/1] (0.00ns)   --->   "%sext_ln26_56 = sext i27 %add_ln26_70" [FIR_HLS.cpp:26]   --->   Operation 1929 'sext' 'sext_ln26_56' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1930 [1/1] (0.96ns)   --->   "%add_ln26_71 = add i28 %sext_ln26_56, i28 %sext_ln26_54" [FIR_HLS.cpp:26]   --->   Operation 1930 'add' 'add_ln26_71' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1931 [1/1] (0.00ns)   --->   "%sext_ln26_57 = sext i28 %add_ln26_71" [FIR_HLS.cpp:26]   --->   Operation 1931 'sext' 'sext_ln26_57' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1932 [1/1] (0.97ns)   --->   "%add_ln26_72 = add i29 %sext_ln26_57, i29 %sext_ln26_51" [FIR_HLS.cpp:26]   --->   Operation 1932 'add' 'add_ln26_72' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 4.53>
ST_158 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln22_69 = sext i16 %H_filter_FIR_load_73" [FIR_HLS.cpp:22]   --->   Operation 1933 'sext' 'sext_ln22_69' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1934 [1/1] (0.00ns)   --->   "%sext_ln22_75 = sext i16 %H_filter_FIR_load_79" [FIR_HLS.cpp:22]   --->   Operation 1934 'sext' 'sext_ln22_75' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1935 [1/1] (0.00ns)   --->   "%sext_ln22_129 = sext i16 %H_filter_FIR_load_134" [FIR_HLS.cpp:22]   --->   Operation 1935 'sext' 'sext_ln22_129' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln22_252 = sext i16 %H_filter_FIR_load_257" [FIR_HLS.cpp:22]   --->   Operation 1936 'sext' 'sext_ln22_252' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1937 [1/1] (0.00ns)   --->   "%sext_ln22_289 = sext i16 %H_filter_FIR_load_295" [FIR_HLS.cpp:22]   --->   Operation 1937 'sext' 'sext_ln22_289' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1938 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_312 = load i16 78" [FIR_HLS.cpp:22]   --->   Operation 1938 'load' 'H_filter_FIR_load_312' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_158 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln22_306 = sext i16 %H_filter_FIR_load_312" [FIR_HLS.cpp:22]   --->   Operation 1939 'sext' 'sext_ln22_306' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1940 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_318 = load i16 72" [FIR_HLS.cpp:22]   --->   Operation 1940 'load' 'H_filter_FIR_load_318' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_158 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln22_312 = sext i16 %H_filter_FIR_load_318" [FIR_HLS.cpp:22]   --->   Operation 1941 'sext' 'sext_ln22_312' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1942 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_323 = load i16 67" [FIR_HLS.cpp:22]   --->   Operation 1942 'load' 'H_filter_FIR_load_323' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_158 : Operation 1943 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_324, i16 67" [FIR_HLS.cpp:22]   --->   Operation 1943 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_158 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln22_318 = sext i16 %H_filter_FIR_load_324" [FIR_HLS.cpp:22]   --->   Operation 1944 'sext' 'sext_ln22_318' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln22_319 = sext i16 %H_filter_FIR_load_325" [FIR_HLS.cpp:22]   --->   Operation 1945 'sext' 'sext_ln22_319' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1946 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_327 = load i16 63" [FIR_HLS.cpp:22]   --->   Operation 1946 'load' 'H_filter_FIR_load_327' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_158 : Operation 1947 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_79)   --->   "%tmp27 = add i19 %tmp26, i19 %sext_ln22_318" [FIR_HLS.cpp:22]   --->   Operation 1947 'add' 'tmp27' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1948 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_79)   --->   "%tmp27_cast = sext i19 %tmp27" [FIR_HLS.cpp:22]   --->   Operation 1948 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1949 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_79)   --->   "%tmp28 = mul i27 %tmp27_cast, i27 94" [FIR_HLS.cpp:22]   --->   Operation 1949 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1950 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_76)   --->   "%tmp106 = mul i26 %tmp105_cast, i26 110" [FIR_HLS.cpp:22]   --->   Operation 1950 'mul' 'tmp106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1951 [1/1] (0.00ns)   --->   "%tmp111_cast = sext i18 %tmp111" [FIR_HLS.cpp:22]   --->   Operation 1951 'sext' 'tmp111_cast' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1952 [1/1] (0.85ns)   --->   "%tmp97 = add i17 %sext_ln22_289, i17 %sext_ln22_319" [FIR_HLS.cpp:22]   --->   Operation 1952 'add' 'tmp97' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp97_cast = sext i17 %tmp97" [FIR_HLS.cpp:22]   --->   Operation 1953 'sext' 'tmp97_cast' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1954 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_80)   --->   "%tmp113 = add i19 %tmp97_cast, i19 %tmp111_cast" [FIR_HLS.cpp:22]   --->   Operation 1954 'add' 'tmp113' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1955 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_80)   --->   "%tmp113_cast = sext i19 %tmp113" [FIR_HLS.cpp:22]   --->   Operation 1955 'sext' 'tmp113_cast' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1956 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_80)   --->   "%tmp114 = mul i25 %tmp113_cast, i25 76" [FIR_HLS.cpp:22]   --->   Operation 1956 'mul' 'tmp114' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1957 [1/1] (0.85ns)   --->   "%tmp155 = add i17 %sext_ln22_129, i17 %sext_ln22_69" [FIR_HLS.cpp:22]   --->   Operation 1957 'add' 'tmp155' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1958 [1/1] (0.00ns)   --->   "%tmp155_cast = sext i17 %tmp155" [FIR_HLS.cpp:22]   --->   Operation 1958 'sext' 'tmp155_cast' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1959 [1/1] (0.85ns)   --->   "%tmp156 = add i17 %sext_ln22_252, i17 %sext_ln22_312" [FIR_HLS.cpp:22]   --->   Operation 1959 'add' 'tmp156' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1960 [1/1] (0.00ns)   --->   "%tmp156_cast = sext i17 %tmp156" [FIR_HLS.cpp:22]   --->   Operation 1960 'sext' 'tmp156_cast' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1961 [1/1] (0.86ns)   --->   "%tmp207 = add i18 %tmp156_cast, i18 %tmp155_cast" [FIR_HLS.cpp:22]   --->   Operation 1961 'add' 'tmp207' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1962 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i18.i6, i18 %tmp207, i6 0" [FIR_HLS.cpp:22]   --->   Operation 1962 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1963 [1/1] (0.00ns)   --->   "%p_shl1367 = sext i24 %tmp_25" [FIR_HLS.cpp:22]   --->   Operation 1963 'sext' 'p_shl1367' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1964 [1/1] (0.93ns)   --->   "%tmp208 = sub i25 0, i25 %p_shl1367" [FIR_HLS.cpp:22]   --->   Operation 1964 'sub' 'tmp208' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1965 [1/1] (0.00ns)   --->   "%tmp208_cast = sext i25 %tmp208" [FIR_HLS.cpp:22]   --->   Operation 1965 'sext' 'tmp208_cast' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1966 [1/1] (0.85ns)   --->   "%tmp442 = add i17 %sext_ln22_306, i17 %sext_ln22_75" [FIR_HLS.cpp:22]   --->   Operation 1966 'add' 'tmp442' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1967 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i17.i4, i17 %tmp442, i4 0" [FIR_HLS.cpp:22]   --->   Operation 1967 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1968 [1/1] (0.00ns)   --->   "%p_shl1314 = sext i21 %tmp_69" [FIR_HLS.cpp:22]   --->   Operation 1968 'sext' 'p_shl1314' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1969 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp442, i2 0" [FIR_HLS.cpp:22]   --->   Operation 1969 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1970 [1/1] (0.00ns)   --->   "%p_shl1316 = sext i19 %tmp_70" [FIR_HLS.cpp:22]   --->   Operation 1970 'sext' 'p_shl1316' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1971 [1/1] (0.90ns)   --->   "%tmp443 = sub i22 %p_shl1316, i22 %p_shl1314" [FIR_HLS.cpp:22]   --->   Operation 1971 'sub' 'tmp443' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1972 [1/1] (0.00ns)   --->   "%tmp443_cast = sext i22 %tmp443" [FIR_HLS.cpp:22]   --->   Operation 1972 'sext' 'tmp443_cast' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1973 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_75)   --->   "%tmp445 = mul i24 %tmp444_cast, i24 16777126" [FIR_HLS.cpp:22]   --->   Operation 1973 'mul' 'tmp445' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1974 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_75 = add i24 %tmp443_cast, i24 %tmp445" [FIR_HLS.cpp:26]   --->   Operation 1974 'add' 'add_ln26_75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1975 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_76 = add i26 %tmp106, i26 %tmp208_cast" [FIR_HLS.cpp:26]   --->   Operation 1975 'add' 'add_ln26_76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 159 <SV = 158> <Delay = 2.56>
ST_159 : Operation 1976 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_323 = load i16 67" [FIR_HLS.cpp:22]   --->   Operation 1976 'load' 'H_filter_FIR_load_323' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_159 : Operation 1977 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_327 = load i16 63" [FIR_HLS.cpp:22]   --->   Operation 1977 'load' 'H_filter_FIR_load_327' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_159 : Operation 1978 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_328 = load i16 62" [FIR_HLS.cpp:22]   --->   Operation 1978 'load' 'H_filter_FIR_load_328' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_159 : Operation 1979 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_329 = load i16 61" [FIR_HLS.cpp:22]   --->   Operation 1979 'load' 'H_filter_FIR_load_329' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_159 : Operation 1980 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_79)   --->   "%tmp28 = mul i27 %tmp27_cast, i27 94" [FIR_HLS.cpp:22]   --->   Operation 1980 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 1981 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_80)   --->   "%tmp114 = mul i25 %tmp113_cast, i25 76" [FIR_HLS.cpp:22]   --->   Operation 1981 'mul' 'tmp114' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln26_59 = sext i26 %add_ln26_74" [FIR_HLS.cpp:26]   --->   Operation 1982 'sext' 'sext_ln26_59' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1983 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_75 = add i24 %tmp443_cast, i24 %tmp445" [FIR_HLS.cpp:26]   --->   Operation 1983 'add' 'add_ln26_75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln26_60 = sext i24 %add_ln26_75" [FIR_HLS.cpp:26]   --->   Operation 1984 'sext' 'sext_ln26_60' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1985 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_76 = add i26 %tmp106, i26 %tmp208_cast" [FIR_HLS.cpp:26]   --->   Operation 1985 'add' 'add_ln26_76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln26_61 = sext i26 %add_ln26_76" [FIR_HLS.cpp:26]   --->   Operation 1986 'sext' 'sext_ln26_61' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1987 [1/1] (0.95ns)   --->   "%add_ln26_77 = add i27 %sext_ln26_61, i27 %sext_ln26_60" [FIR_HLS.cpp:26]   --->   Operation 1987 'add' 'add_ln26_77' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln26_62 = sext i27 %add_ln26_77" [FIR_HLS.cpp:26]   --->   Operation 1988 'sext' 'sext_ln26_62' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1989 [1/1] (0.96ns)   --->   "%add_ln26_78 = add i28 %sext_ln26_62, i28 %sext_ln26_59" [FIR_HLS.cpp:26]   --->   Operation 1989 'add' 'add_ln26_78' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 5.02>
ST_160 : Operation 1990 [1/1] (0.00ns)   --->   "%sext_ln22_56 = sext i16 %H_filter_FIR_load_60" [FIR_HLS.cpp:22]   --->   Operation 1990 'sext' 'sext_ln22_56' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln22_58 = sext i16 %H_filter_FIR_load_62" [FIR_HLS.cpp:22]   --->   Operation 1991 'sext' 'sext_ln22_58' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln22_64 = sext i16 %H_filter_FIR_load_68" [FIR_HLS.cpp:22]   --->   Operation 1992 'sext' 'sext_ln22_64' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln22_89 = sext i16 %H_filter_FIR_load_93" [FIR_HLS.cpp:22]   --->   Operation 1993 'sext' 'sext_ln22_89' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln22_128 = sext i16 %H_filter_FIR_load_133" [FIR_HLS.cpp:22]   --->   Operation 1994 'sext' 'sext_ln22_128' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln22_167 = sext i16 %H_filter_FIR_load_172" [FIR_HLS.cpp:22]   --->   Operation 1995 'sext' 'sext_ln22_167' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1996 [1/1] (0.00ns)   --->   "%sext_ln22_214 = sext i16 %H_filter_FIR_load_219" [FIR_HLS.cpp:22]   --->   Operation 1996 'sext' 'sext_ln22_214' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1997 [1/1] (0.00ns)   --->   "%sext_ln22_253 = sext i16 %H_filter_FIR_load_258" [FIR_HLS.cpp:22]   --->   Operation 1997 'sext' 'sext_ln22_253' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1998 [1/1] (0.00ns)   --->   "%sext_ln22_292 = sext i16 %H_filter_FIR_load_298" [FIR_HLS.cpp:22]   --->   Operation 1998 'sext' 'sext_ln22_292' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln22_317 = sext i16 %H_filter_FIR_load_323" [FIR_HLS.cpp:22]   --->   Operation 1999 'sext' 'sext_ln22_317' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2000 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_328 = load i16 62" [FIR_HLS.cpp:22]   --->   Operation 2000 'load' 'H_filter_FIR_load_328' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_160 : Operation 2001 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_329 = load i16 61" [FIR_HLS.cpp:22]   --->   Operation 2001 'load' 'H_filter_FIR_load_329' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_160 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln22_323 = sext i16 %H_filter_FIR_load_329" [FIR_HLS.cpp:22]   --->   Operation 2002 'sext' 'sext_ln22_323' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2003 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_330 = load i16 60" [FIR_HLS.cpp:22]   --->   Operation 2003 'load' 'H_filter_FIR_load_330' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_160 : Operation 2004 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_331, i16 60" [FIR_HLS.cpp:22]   --->   Operation 2004 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_160 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln22_325 = sext i16 %H_filter_FIR_load_331" [FIR_HLS.cpp:22]   --->   Operation 2005 'sext' 'sext_ln22_325' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2006 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_332 = load i16 58" [FIR_HLS.cpp:22]   --->   Operation 2006 'load' 'H_filter_FIR_load_332' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_160 : Operation 2007 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_79)   --->   "%tmp28 = mul i27 %tmp27_cast, i27 94" [FIR_HLS.cpp:22]   --->   Operation 2007 'mul' 'tmp28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2008 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_80)   --->   "%tmp114 = mul i25 %tmp113_cast, i25 76" [FIR_HLS.cpp:22]   --->   Operation 2008 'mul' 'tmp114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2009 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_80)   --->   "%tmp114_cast_cast = sext i25 %tmp114" [FIR_HLS.cpp:22]   --->   Operation 2009 'sext' 'tmp114_cast_cast' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2010 [1/1] (0.85ns)   --->   "%tmp211 = sub i17 %sext_ln22_64, i17 %sext_ln22_89" [FIR_HLS.cpp:22]   --->   Operation 2010 'sub' 'tmp211' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2011 [1/1] (0.00ns)   --->   "%tmp211_cast = sext i17 %tmp211" [FIR_HLS.cpp:22]   --->   Operation 2011 'sext' 'tmp211_cast' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp212 = sub i18 %tmp211_cast, i18 %sext_ln22_292" [FIR_HLS.cpp:22]   --->   Operation 2012 'sub' 'tmp212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2013 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp213 = add i18 %tmp212, i18 %sext_ln22_317" [FIR_HLS.cpp:22]   --->   Operation 2013 'add' 'tmp213' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2014 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i18.i7, i18 %tmp213, i7 0" [FIR_HLS.cpp:22]   --->   Operation 2014 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2015 [1/1] (0.00ns)   --->   "%p_shl1365 = sext i25 %tmp_26" [FIR_HLS.cpp:22]   --->   Operation 2015 'sext' 'p_shl1365' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2016 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp213, i5 0" [FIR_HLS.cpp:22]   --->   Operation 2016 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2017 [1/1] (0.00ns)   --->   "%p_shl1366 = sext i23 %tmp_27" [FIR_HLS.cpp:22]   --->   Operation 2017 'sext' 'p_shl1366' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2018 [1/1] (0.94ns)   --->   "%tmp214 = sub i26 %p_shl1365, i26 %p_shl1366" [FIR_HLS.cpp:22]   --->   Operation 2018 'sub' 'tmp214' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2019 [1/1] (0.00ns)   --->   "%tmp214_cast = sext i26 %tmp214" [FIR_HLS.cpp:22]   --->   Operation 2019 'sext' 'tmp214_cast' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2020 [1/1] (0.85ns)   --->   "%tmp217 = sub i17 %sext_ln22_128, i17 %sext_ln22_58" [FIR_HLS.cpp:22]   --->   Operation 2020 'sub' 'tmp217' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2021 [1/1] (0.00ns)   --->   "%tmp217_cast = sext i17 %tmp217" [FIR_HLS.cpp:22]   --->   Operation 2021 'sext' 'tmp217_cast' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2022 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp218 = add i18 %tmp217_cast, i18 %sext_ln22_253" [FIR_HLS.cpp:22]   --->   Operation 2022 'add' 'tmp218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2023 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp219 = sub i18 %tmp218, i18 %sext_ln22_323" [FIR_HLS.cpp:22]   --->   Operation 2023 'sub' 'tmp219' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2024 [1/1] (0.00ns)   --->   "%tmp219_cast = sext i18 %tmp219" [FIR_HLS.cpp:22]   --->   Operation 2024 'sext' 'tmp219_cast' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2025 [1/1] (2.45ns)   --->   "%tmp220 = mul i25 %tmp219_cast, i25 58" [FIR_HLS.cpp:22]   --->   Operation 2025 'mul' 'tmp220' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2026 [1/1] (0.00ns)   --->   "%tmp220_cast = sext i25 %tmp220" [FIR_HLS.cpp:22]   --->   Operation 2026 'sext' 'tmp220_cast' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2027 [1/1] (0.85ns)   --->   "%tmp167 = add i17 %sext_ln22_167, i17 %sext_ln22_56" [FIR_HLS.cpp:22]   --->   Operation 2027 'add' 'tmp167' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2028 [1/1] (0.00ns)   --->   "%tmp167_cast = sext i17 %tmp167" [FIR_HLS.cpp:22]   --->   Operation 2028 'sext' 'tmp167_cast' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2029 [1/1] (0.85ns)   --->   "%tmp168 = add i17 %sext_ln22_214, i17 %sext_ln22_325" [FIR_HLS.cpp:22]   --->   Operation 2029 'add' 'tmp168' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2030 [1/1] (0.00ns)   --->   "%tmp168_cast = sext i17 %tmp168" [FIR_HLS.cpp:22]   --->   Operation 2030 'sext' 'tmp168_cast' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2031 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_82)   --->   "%tmp223 = add i18 %tmp168_cast, i18 %tmp167_cast" [FIR_HLS.cpp:22]   --->   Operation 2031 'add' 'tmp223' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2032 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_82)   --->   "%tmp223_cast = sext i18 %tmp223" [FIR_HLS.cpp:22]   --->   Operation 2032 'sext' 'tmp223_cast' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2033 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_82)   --->   "%tmp224 = mul i25 %tmp223_cast, i25 33554344" [FIR_HLS.cpp:22]   --->   Operation 2033 'mul' 'tmp224' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2034 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_79 = add i27 %tmp214_cast, i27 %tmp28" [FIR_HLS.cpp:26]   --->   Operation 2034 'add' 'add_ln26_79' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2035 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_80 = add i26 %tmp114_cast_cast, i26 %tmp220_cast" [FIR_HLS.cpp:26]   --->   Operation 2035 'add' 'add_ln26_80' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 161 <SV = 160> <Delay = 2.69>
ST_161 : Operation 2036 [1/1] (0.00ns)   --->   "%sext_ln22_49 = sext i16 %H_filter_FIR_load_53" [FIR_HLS.cpp:22]   --->   Operation 2036 'sext' 'sext_ln22_49' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2037 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_330 = load i16 60" [FIR_HLS.cpp:22]   --->   Operation 2037 'load' 'H_filter_FIR_load_330' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_161 : Operation 2038 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_332 = load i16 58" [FIR_HLS.cpp:22]   --->   Operation 2038 'load' 'H_filter_FIR_load_332' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_161 : Operation 2039 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_333 = load i16 57" [FIR_HLS.cpp:22]   --->   Operation 2039 'load' 'H_filter_FIR_load_333' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_161 : Operation 2040 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_334 = load i16 56" [FIR_HLS.cpp:22]   --->   Operation 2040 'load' 'H_filter_FIR_load_334' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_161 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln22_332 = sext i16 %H_filter_FIR_load_338" [FIR_HLS.cpp:22]   --->   Operation 2041 'sext' 'sext_ln22_332' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2042 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_82)   --->   "%tmp224 = mul i25 %tmp223_cast, i25 33554344" [FIR_HLS.cpp:22]   --->   Operation 2042 'mul' 'tmp224' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 2043 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_83)   --->   "%tmp448 = add i17 %sext_ln22_332, i17 %sext_ln22_49" [FIR_HLS.cpp:22]   --->   Operation 2043 'add' 'tmp448' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 2044 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_83)   --->   "%tmp448_cast = sext i17 %tmp448" [FIR_HLS.cpp:22]   --->   Operation 2044 'sext' 'tmp448_cast' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2045 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_83)   --->   "%tmp449 = mul i24 %tmp448_cast, i24 70" [FIR_HLS.cpp:22]   --->   Operation 2045 'mul' 'tmp449' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 2046 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_79 = add i27 %tmp214_cast, i27 %tmp28" [FIR_HLS.cpp:26]   --->   Operation 2046 'add' 'add_ln26_79' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 2047 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_80 = add i26 %tmp114_cast_cast, i26 %tmp220_cast" [FIR_HLS.cpp:26]   --->   Operation 2047 'add' 'add_ln26_80' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 2048 [1/1] (0.00ns)   --->   "%sext_ln26_64 = sext i26 %add_ln26_80" [FIR_HLS.cpp:26]   --->   Operation 2048 'sext' 'sext_ln26_64' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2049 [1/1] (0.96ns)   --->   "%add_ln26_81 = add i27 %sext_ln26_64, i27 %add_ln26_79" [FIR_HLS.cpp:26]   --->   Operation 2049 'add' 'add_ln26_81' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 3.65>
ST_162 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln22_54 = sext i16 %H_filter_FIR_load_58" [FIR_HLS.cpp:22]   --->   Operation 2050 'sext' 'sext_ln22_54' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2051 [1/1] (0.00ns)   --->   "%sext_ln22_229 = sext i16 %H_filter_FIR_load_234" [FIR_HLS.cpp:22]   --->   Operation 2051 'sext' 'sext_ln22_229' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2052 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_333 = load i16 57" [FIR_HLS.cpp:22]   --->   Operation 2052 'load' 'H_filter_FIR_load_333' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_162 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln22_327 = sext i16 %H_filter_FIR_load_333" [FIR_HLS.cpp:22]   --->   Operation 2053 'sext' 'sext_ln22_327' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2054 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_334 = load i16 56" [FIR_HLS.cpp:22]   --->   Operation 2054 'load' 'H_filter_FIR_load_334' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_162 : Operation 2055 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_335 = load i16 55" [FIR_HLS.cpp:22]   --->   Operation 2055 'load' 'H_filter_FIR_load_335' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_162 : Operation 2056 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_336 = load i16 54" [FIR_HLS.cpp:22]   --->   Operation 2056 'load' 'H_filter_FIR_load_336' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_162 : Operation 2057 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_337, i16 54" [FIR_HLS.cpp:22]   --->   Operation 2057 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_162 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln22_331 = sext i16 %H_filter_FIR_load_337" [FIR_HLS.cpp:22]   --->   Operation 2058 'sext' 'sext_ln22_331' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2059 [1/1] (0.85ns)   --->   "%tmp37 = add i17 %sext_ln22_229, i17 %sext_ln22_331" [FIR_HLS.cpp:22]   --->   Operation 2059 'add' 'tmp37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2060 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_82)   --->   "%tmp224 = mul i25 %tmp223_cast, i25 33554344" [FIR_HLS.cpp:22]   --->   Operation 2060 'mul' 'tmp224' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 2061 [1/1] (0.85ns)   --->   "%tmp446 = add i17 %sext_ln22_327, i17 %sext_ln22_54" [FIR_HLS.cpp:22]   --->   Operation 2061 'add' 'tmp446' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2062 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp446, i6 0" [FIR_HLS.cpp:22]   --->   Operation 2062 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2063 [1/1] (0.00ns)   --->   "%p_shl = sext i23 %tmp_71" [FIR_HLS.cpp:22]   --->   Operation 2063 'sext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp446, i1 0" [FIR_HLS.cpp:22]   --->   Operation 2064 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2065 [1/1] (0.00ns)   --->   "%p_shl1313 = sext i18 %tmp_72" [FIR_HLS.cpp:22]   --->   Operation 2065 'sext' 'p_shl1313' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2066 [1/1] (0.92ns)   --->   "%tmp447 = sub i24 %p_shl1313, i24 %p_shl" [FIR_HLS.cpp:22]   --->   Operation 2066 'sub' 'tmp447' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2067 [1/1] (0.00ns)   --->   "%tmp447_cast = sext i24 %tmp447" [FIR_HLS.cpp:22]   --->   Operation 2067 'sext' 'tmp447_cast' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2068 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_83)   --->   "%tmp449 = mul i24 %tmp448_cast, i24 70" [FIR_HLS.cpp:22]   --->   Operation 2068 'mul' 'tmp449' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 2069 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_82 = add i25 %tmp224, i25 %tmp447_cast" [FIR_HLS.cpp:26]   --->   Operation 2069 'add' 'add_ln26_82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 163 <SV = 162> <Delay = 5.36>
ST_163 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln22_33 = sext i16 %H_filter_FIR_load_36" [FIR_HLS.cpp:22]   --->   Operation 2070 'sext' 'sext_ln22_33' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln22_42 = sext i16 %H_filter_FIR_load_46" [FIR_HLS.cpp:22]   --->   Operation 2071 'sext' 'sext_ln22_42' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln22_50 = sext i16 %H_filter_FIR_load_54" [FIR_HLS.cpp:22]   --->   Operation 2072 'sext' 'sext_ln22_50' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2073 [1/1] (0.00ns)   --->   "%sext_ln22_52 = sext i16 %H_filter_FIR_load_56" [FIR_HLS.cpp:22]   --->   Operation 2073 'sext' 'sext_ln22_52' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2074 [1/1] (0.00ns)   --->   "%sext_ln22_83 = sext i16 %H_filter_FIR_load_87" [FIR_HLS.cpp:22]   --->   Operation 2074 'sext' 'sext_ln22_83' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln22_113 = sext i16 %H_filter_FIR_load_118" [FIR_HLS.cpp:22]   --->   Operation 2075 'sext' 'sext_ln22_113' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln22_144 = sext i16 %H_filter_FIR_load_149" [FIR_HLS.cpp:22]   --->   Operation 2076 'sext' 'sext_ln22_144' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln22_152 = sext i16 %H_filter_FIR_load_157" [FIR_HLS.cpp:22]   --->   Operation 2077 'sext' 'sext_ln22_152' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln22_237 = sext i16 %H_filter_FIR_load_242" [FIR_HLS.cpp:22]   --->   Operation 2078 'sext' 'sext_ln22_237' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2079 [1/1] (0.00ns)   --->   "%sext_ln22_268 = sext i16 %H_filter_FIR_load_273" [FIR_HLS.cpp:22]   --->   Operation 2079 'sext' 'sext_ln22_268' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln22_298 = sext i16 %H_filter_FIR_load_304" [FIR_HLS.cpp:22]   --->   Operation 2080 'sext' 'sext_ln22_298' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2081 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_335 = load i16 55" [FIR_HLS.cpp:22]   --->   Operation 2081 'load' 'H_filter_FIR_load_335' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_163 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln22_329 = sext i16 %H_filter_FIR_load_335" [FIR_HLS.cpp:22]   --->   Operation 2082 'sext' 'sext_ln22_329' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2083 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_336 = load i16 54" [FIR_HLS.cpp:22]   --->   Operation 2083 'load' 'H_filter_FIR_load_336' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_163 : Operation 2084 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_341 = load i16 49" [FIR_HLS.cpp:22]   --->   Operation 2084 'load' 'H_filter_FIR_load_341' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_163 : Operation 2085 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_342, i16 49" [FIR_HLS.cpp:22]   --->   Operation 2085 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_163 : Operation 2086 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_344 = load i16 46" [FIR_HLS.cpp:22]   --->   Operation 2086 'load' 'H_filter_FIR_load_344' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_163 : Operation 2087 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_345, i16 46" [FIR_HLS.cpp:22]   --->   Operation 2087 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_163 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln22_339 = sext i16 %H_filter_FIR_load_345" [FIR_HLS.cpp:22]   --->   Operation 2088 'sext' 'sext_ln22_339' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2089 [1/1] (0.85ns)   --->   "%tmp3 = add i17 %sext_ln22_83, i17 %sext_ln22_52" [FIR_HLS.cpp:22]   --->   Operation 2089 'add' 'tmp3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i17 %tmp3" [FIR_HLS.cpp:22]   --->   Operation 2090 'sext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2091 [1/1] (0.85ns)   --->   "%tmp4 = add i17 %sext_ln22_113, i17 %sext_ln22_144" [FIR_HLS.cpp:22]   --->   Operation 2091 'add' 'tmp4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2092 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i17 %tmp4" [FIR_HLS.cpp:22]   --->   Operation 2092 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2093 [1/1] (0.86ns)   --->   "%tmp2 = add i18 %tmp4_cast, i18 %tmp3_cast" [FIR_HLS.cpp:22]   --->   Operation 2093 'add' 'tmp2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2094 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i18 %tmp2" [FIR_HLS.cpp:22]   --->   Operation 2094 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2095 [1/1] (0.85ns)   --->   "%tmp17 = add i17 %sext_ln22_237, i17 %sext_ln22_268" [FIR_HLS.cpp:22]   --->   Operation 2095 'add' 'tmp17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2096 [1/1] (0.00ns)   --->   "%tmp17_cast = sext i17 %tmp17" [FIR_HLS.cpp:22]   --->   Operation 2096 'sext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2097 [1/1] (0.85ns)   --->   "%tmp18 = add i17 %sext_ln22_298, i17 %sext_ln22_329" [FIR_HLS.cpp:22]   --->   Operation 2097 'add' 'tmp18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2098 [1/1] (0.00ns)   --->   "%tmp18_cast = sext i17 %tmp18" [FIR_HLS.cpp:22]   --->   Operation 2098 'sext' 'tmp18_cast' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2099 [1/1] (0.86ns)   --->   "%tmp5 = add i18 %tmp18_cast, i18 %tmp17_cast" [FIR_HLS.cpp:22]   --->   Operation 2099 'add' 'tmp5' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2100 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i18 %tmp5" [FIR_HLS.cpp:22]   --->   Operation 2100 'sext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2101 [1/1] (0.87ns)   --->   "%tmp35 = add i19 %tmp5_cast, i19 %tmp2_cast" [FIR_HLS.cpp:22]   --->   Operation 2101 'add' 'tmp35' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2102 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i19.i1, i19 %tmp35, i1 0" [FIR_HLS.cpp:22]   --->   Operation 2102 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2103 [1/1] (0.00ns)   --->   "%p_shl1391 = sext i20 %tmp_5" [FIR_HLS.cpp:22]   --->   Operation 2103 'sext' 'p_shl1391' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2104 [1/1] (0.89ns)   --->   "%tmp36 = sub i21 0, i21 %p_shl1391" [FIR_HLS.cpp:22]   --->   Operation 2104 'sub' 'tmp36' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2105 [1/1] (0.00ns)   --->   "%tmp36_cast = sext i21 %tmp36" [FIR_HLS.cpp:22]   --->   Operation 2105 'sext' 'tmp36_cast' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2106 [1/1] (0.85ns)   --->   "%tmp39 = sub i17 %sext_ln22_33, i17 %sext_ln22_42" [FIR_HLS.cpp:22]   --->   Operation 2106 'sub' 'tmp39' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2107 [1/1] (0.00ns)   --->   "%tmp39_cast = sext i17 %tmp39" [FIR_HLS.cpp:22]   --->   Operation 2107 'sext' 'tmp39_cast' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2108 [1/1] (0.86ns)   --->   "%tmp19 = add i18 %tmp39_cast, i18 %sext_ln22_50" [FIR_HLS.cpp:22]   --->   Operation 2108 'add' 'tmp19' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2109 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i18 %tmp19" [FIR_HLS.cpp:22]   --->   Operation 2109 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2110 [1/1] (0.00ns)   --->   "%tmp37_cast = sext i17 %tmp37" [FIR_HLS.cpp:22]   --->   Operation 2110 'sext' 'tmp37_cast' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2111 [1/1] (0.86ns)   --->   "%tmp20 = add i18 %tmp37_cast, i18 %sext_ln22_152" [FIR_HLS.cpp:22]   --->   Operation 2111 'add' 'tmp20' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2112 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i18 %tmp20" [FIR_HLS.cpp:22]   --->   Operation 2112 'sext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp43 = add i19 %tmp20_cast, i19 %tmp19_cast" [FIR_HLS.cpp:22]   --->   Operation 2113 'add' 'tmp43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 2114 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp44 = sub i19 %tmp43, i19 %sext_ln22_339" [FIR_HLS.cpp:22]   --->   Operation 2114 'sub' 'tmp44' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 2115 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_83)   --->   "%tmp449 = mul i24 %tmp448_cast, i24 70" [FIR_HLS.cpp:22]   --->   Operation 2115 'mul' 'tmp449' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 2116 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_82 = add i25 %tmp224, i25 %tmp447_cast" [FIR_HLS.cpp:26]   --->   Operation 2116 'add' 'add_ln26_82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 2117 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_83 = add i24 %tmp36_cast, i24 %tmp449" [FIR_HLS.cpp:26]   --->   Operation 2117 'add' 'add_ln26_83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 164 <SV = 163> <Delay = 4.51>
ST_164 : Operation 2118 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_341 = load i16 49" [FIR_HLS.cpp:22]   --->   Operation 2118 'load' 'H_filter_FIR_load_341' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_164 : Operation 2119 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_344 = load i16 46" [FIR_HLS.cpp:22]   --->   Operation 2119 'load' 'H_filter_FIR_load_344' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_164 : Operation 2120 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_350 = load i16 40" [FIR_HLS.cpp:22]   --->   Operation 2120 'load' 'H_filter_FIR_load_350' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_164 : Operation 2121 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_351 = load i16 39" [FIR_HLS.cpp:22]   --->   Operation 2121 'load' 'H_filter_FIR_load_351' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_164 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln26_58 = sext i29 %add_ln26_72" [FIR_HLS.cpp:26]   --->   Operation 2122 'sext' 'sext_ln26_58' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2123 [1/1] (0.00ns)   --->   "%sext_ln26_63 = sext i28 %add_ln26_78" [FIR_HLS.cpp:26]   --->   Operation 2123 'sext' 'sext_ln26_63' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2124 [1/1] (0.00ns)   --->   "%sext_ln26_65 = sext i27 %add_ln26_81" [FIR_HLS.cpp:26]   --->   Operation 2124 'sext' 'sext_ln26_65' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln26_66 = sext i25 %add_ln26_82" [FIR_HLS.cpp:26]   --->   Operation 2125 'sext' 'sext_ln26_66' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2126 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_83 = add i24 %tmp36_cast, i24 %tmp449" [FIR_HLS.cpp:26]   --->   Operation 2126 'add' 'add_ln26_83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln26_67 = sext i24 %add_ln26_83" [FIR_HLS.cpp:26]   --->   Operation 2127 'sext' 'sext_ln26_67' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2128 [1/1] (0.94ns)   --->   "%add_ln26_84 = add i26 %sext_ln26_67, i26 %sext_ln26_66" [FIR_HLS.cpp:26]   --->   Operation 2128 'add' 'add_ln26_84' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2129 [1/1] (0.00ns)   --->   "%sext_ln26_68 = sext i26 %add_ln26_84" [FIR_HLS.cpp:26]   --->   Operation 2129 'sext' 'sext_ln26_68' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2130 [1/1] (0.96ns)   --->   "%add_ln26_85 = add i28 %sext_ln26_68, i28 %sext_ln26_65" [FIR_HLS.cpp:26]   --->   Operation 2130 'add' 'add_ln26_85' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln26_69 = sext i28 %add_ln26_85" [FIR_HLS.cpp:26]   --->   Operation 2131 'sext' 'sext_ln26_69' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2132 [1/1] (0.97ns)   --->   "%add_ln26_86 = add i29 %sext_ln26_69, i29 %sext_ln26_63" [FIR_HLS.cpp:26]   --->   Operation 2132 'add' 'add_ln26_86' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2133 [1/1] (0.00ns)   --->   "%sext_ln26_70 = sext i29 %add_ln26_86" [FIR_HLS.cpp:26]   --->   Operation 2133 'sext' 'sext_ln26_70' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2134 [1/1] (0.98ns)   --->   "%add_ln26_87 = add i30 %sext_ln26_70, i30 %sext_ln26_58" [FIR_HLS.cpp:26]   --->   Operation 2134 'add' 'add_ln26_87' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 4.40>
ST_165 : Operation 2135 [1/1] (0.00ns)   --->   "%sext_ln22_26 = sext i16 %H_filter_FIR_load_29" [FIR_HLS.cpp:22]   --->   Operation 2135 'sext' 'sext_ln22_26' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln22_82 = sext i16 %H_filter_FIR_load_86" [FIR_HLS.cpp:22]   --->   Operation 2136 'sext' 'sext_ln22_82' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2137 [1/1] (0.00ns)   --->   "%sext_ln22_283 = sext i16 %H_filter_FIR_load_288" [FIR_HLS.cpp:22]   --->   Operation 2137 'sext' 'sext_ln22_283' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2138 [1/1] (0.00ns)   --->   "%sext_ln22_299 = sext i16 %H_filter_FIR_load_305" [FIR_HLS.cpp:22]   --->   Operation 2138 'sext' 'sext_ln22_299' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln22_343 = sext i16 %H_filter_FIR_load_349" [FIR_HLS.cpp:22]   --->   Operation 2139 'sext' 'sext_ln22_343' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2140 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_350 = load i16 40" [FIR_HLS.cpp:22]   --->   Operation 2140 'load' 'H_filter_FIR_load_350' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_165 : Operation 2141 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_351 = load i16 39" [FIR_HLS.cpp:22]   --->   Operation 2141 'load' 'H_filter_FIR_load_351' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_165 : Operation 2142 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_352 = load i16 38" [FIR_HLS.cpp:22]   --->   Operation 2142 'load' 'H_filter_FIR_load_352' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_165 : Operation 2143 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_353 = load i16 37" [FIR_HLS.cpp:22]   --->   Operation 2143 'load' 'H_filter_FIR_load_353' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_165 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln22_348 = sext i16 %H_filter_FIR_load_355" [FIR_HLS.cpp:22]   --->   Operation 2144 'sext' 'sext_ln22_348' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln22_355 = sext i16 %H_filter_FIR_load_362" [FIR_HLS.cpp:22]   --->   Operation 2145 'sext' 'sext_ln22_355' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2146 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_90)   --->   "%tmp45 = add i19 %tmp44, i19 %sext_ln22_348" [FIR_HLS.cpp:22]   --->   Operation 2146 'add' 'tmp45' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 2147 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_90)   --->   "%tmp45_cast = sext i19 %tmp45" [FIR_HLS.cpp:22]   --->   Operation 2147 'sext' 'tmp45_cast' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2148 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_90)   --->   "%tmp46 = mul i25 %tmp45_cast, i25 54" [FIR_HLS.cpp:22]   --->   Operation 2148 'mul' 'tmp46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 2149 [1/1] (0.00ns)   --->   "%tmp189_cast = sext i17 %tmp189" [FIR_HLS.cpp:22]   --->   Operation 2149 'sext' 'tmp189_cast' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2150 [1/1] (0.85ns)   --->   "%tmp190 = add i17 %sext_ln22_283, i17 %sext_ln22_343" [FIR_HLS.cpp:22]   --->   Operation 2150 'add' 'tmp190' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2151 [1/1] (0.00ns)   --->   "%tmp190_cast = sext i17 %tmp190" [FIR_HLS.cpp:22]   --->   Operation 2151 'sext' 'tmp190_cast' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2152 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_89)   --->   "%tmp227 = add i18 %tmp190_cast, i18 %tmp189_cast" [FIR_HLS.cpp:22]   --->   Operation 2152 'add' 'tmp227' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 2153 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_89)   --->   "%tmp227_cast = sext i18 %tmp227" [FIR_HLS.cpp:22]   --->   Operation 2153 'sext' 'tmp227_cast' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2154 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_89)   --->   "%tmp228 = mul i25 %tmp227_cast, i25 33554394" [FIR_HLS.cpp:22]   --->   Operation 2154 'mul' 'tmp228' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 2155 [1/1] (0.85ns)   --->   "%tmp245 = sub i17 %sext_ln22_82, i17 %sext_ln22_26" [FIR_HLS.cpp:22]   --->   Operation 2155 'sub' 'tmp245' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2156 [1/1] (0.00ns)   --->   "%tmp245_cast = sext i17 %tmp245" [FIR_HLS.cpp:22]   --->   Operation 2156 'sext' 'tmp245_cast' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2157 [1/1] (0.86ns)   --->   "%tmp246 = add i18 %tmp245_cast, i18 %sext_ln22_299" [FIR_HLS.cpp:22]   --->   Operation 2157 'add' 'tmp246' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2158 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_91)   --->   "%tmp247 = sub i18 %tmp246, i18 %sext_ln22_355" [FIR_HLS.cpp:22]   --->   Operation 2158 'sub' 'tmp247' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 2159 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_91)   --->   "%tmp247_cast = sext i18 %tmp247" [FIR_HLS.cpp:22]   --->   Operation 2159 'sext' 'tmp247_cast' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2160 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_91)   --->   "%tmp248 = mul i25 %tmp247_cast, i25 50" [FIR_HLS.cpp:22]   --->   Operation 2160 'mul' 'tmp248' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 166 <SV = 165> <Delay = 1.23>
ST_166 : Operation 2161 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_352 = load i16 38" [FIR_HLS.cpp:22]   --->   Operation 2161 'load' 'H_filter_FIR_load_352' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_166 : Operation 2162 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_353 = load i16 37" [FIR_HLS.cpp:22]   --->   Operation 2162 'load' 'H_filter_FIR_load_353' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_166 : Operation 2163 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_359 = load i16 31" [FIR_HLS.cpp:22]   --->   Operation 2163 'load' 'H_filter_FIR_load_359' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_166 : Operation 2164 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_360 = load i16 30" [FIR_HLS.cpp:22]   --->   Operation 2164 'load' 'H_filter_FIR_load_360' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_166 : Operation 2165 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_361, i16 30" [FIR_HLS.cpp:22]   --->   Operation 2165 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_166 : Operation 2166 [1/1] (0.00ns)   --->   "%sext_ln22_354 = sext i16 %H_filter_FIR_load_361" [FIR_HLS.cpp:22]   --->   Operation 2166 'sext' 'sext_ln22_354' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2167 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_90)   --->   "%tmp46 = mul i25 %tmp45_cast, i25 54" [FIR_HLS.cpp:22]   --->   Operation 2167 'mul' 'tmp46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 2168 [1/1] (0.00ns)   --->   "%tmp121_cast = sext i18 %tmp121" [FIR_HLS.cpp:22]   --->   Operation 2168 'sext' 'tmp121_cast' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2169 [1/1] (0.87ns)   --->   "%tmp122 = sub i19 %tmp121_cast, i19 %sext_ln22_354" [FIR_HLS.cpp:22]   --->   Operation 2169 'sub' 'tmp122' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2170 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_89)   --->   "%tmp228 = mul i25 %tmp227_cast, i25 33554394" [FIR_HLS.cpp:22]   --->   Operation 2170 'mul' 'tmp228' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 2171 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_91)   --->   "%tmp248 = mul i25 %tmp247_cast, i25 50" [FIR_HLS.cpp:22]   --->   Operation 2171 'mul' 'tmp248' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 167 <SV = 166> <Delay = 5.18>
ST_167 : Operation 2172 [1/1] (0.00ns)   --->   "%sext_ln22_28 = sext i16 %H_filter_FIR_load_31" [FIR_HLS.cpp:22]   --->   Operation 2172 'sext' 'sext_ln22_28' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln22_29 = sext i16 %H_filter_FIR_load_32" [FIR_HLS.cpp:22]   --->   Operation 2173 'sext' 'sext_ln22_29' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln22_35 = sext i16 %H_filter_FIR_load_38" [FIR_HLS.cpp:22]   --->   Operation 2174 'sext' 'sext_ln22_35' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln22_36 = sext i16 %H_filter_FIR_load_40" [FIR_HLS.cpp:22]   --->   Operation 2175 'sext' 'sext_ln22_36' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2176 [1/1] (0.00ns)   --->   "%sext_ln22_43 = sext i16 %H_filter_FIR_load_47" [FIR_HLS.cpp:22]   --->   Operation 2176 'sext' 'sext_ln22_43' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln22_46 = sext i16 %H_filter_FIR_load_50" [FIR_HLS.cpp:22]   --->   Operation 2177 'sext' 'sext_ln22_46' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2178 [1/1] (0.00ns)   --->   "%sext_ln22_53 = sext i16 %H_filter_FIR_load_57" [FIR_HLS.cpp:22]   --->   Operation 2178 'sext' 'sext_ln22_53' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2179 [1/1] (0.00ns)   --->   "%sext_ln22_60 = sext i16 %H_filter_FIR_load_64" [FIR_HLS.cpp:22]   --->   Operation 2179 'sext' 'sext_ln22_60' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2180 [1/1] (0.00ns)   --->   "%sext_ln22_91 = sext i16 %H_filter_FIR_load_95" [FIR_HLS.cpp:22]   --->   Operation 2180 'sext' 'sext_ln22_91' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2181 [1/1] (0.00ns)   --->   "%sext_ln22_136 = sext i16 %H_filter_FIR_load_141" [FIR_HLS.cpp:22]   --->   Operation 2181 'sext' 'sext_ln22_136' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2182 [1/1] (0.00ns)   --->   "%sext_ln22_245 = sext i16 %H_filter_FIR_load_250" [FIR_HLS.cpp:22]   --->   Operation 2182 'sext' 'sext_ln22_245' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln22_290 = sext i16 %H_filter_FIR_load_296" [FIR_HLS.cpp:22]   --->   Operation 2183 'sext' 'sext_ln22_290' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln22_321 = sext i16 %H_filter_FIR_load_327" [FIR_HLS.cpp:22]   --->   Operation 2184 'sext' 'sext_ln22_321' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln22_328 = sext i16 %H_filter_FIR_load_334" [FIR_HLS.cpp:22]   --->   Operation 2185 'sext' 'sext_ln22_328' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln22_335 = sext i16 %H_filter_FIR_load_341" [FIR_HLS.cpp:22]   --->   Operation 2186 'sext' 'sext_ln22_335' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln22_338 = sext i16 %H_filter_FIR_load_344" [FIR_HLS.cpp:22]   --->   Operation 2187 'sext' 'sext_ln22_338' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2188 [1/1] (0.00ns)   --->   "%sext_ln22_345 = sext i16 %H_filter_FIR_load_351" [FIR_HLS.cpp:22]   --->   Operation 2188 'sext' 'sext_ln22_345' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln22_346 = sext i16 %H_filter_FIR_load_353" [FIR_HLS.cpp:22]   --->   Operation 2189 'sext' 'sext_ln22_346' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2190 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_359 = load i16 31" [FIR_HLS.cpp:22]   --->   Operation 2190 'load' 'H_filter_FIR_load_359' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_167 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln22_352 = sext i16 %H_filter_FIR_load_359" [FIR_HLS.cpp:22]   --->   Operation 2191 'sext' 'sext_ln22_352' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2192 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_360 = load i16 30" [FIR_HLS.cpp:22]   --->   Operation 2192 'load' 'H_filter_FIR_load_360' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_167 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln22_353 = sext i16 %H_filter_FIR_load_360" [FIR_HLS.cpp:22]   --->   Operation 2193 'sext' 'sext_ln22_353' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2194 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_364 = load i16 26" [FIR_HLS.cpp:22]   --->   Operation 2194 'load' 'H_filter_FIR_load_364' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_167 : Operation 2195 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_368 = load i16 22" [FIR_HLS.cpp:22]   --->   Operation 2195 'load' 'H_filter_FIR_load_368' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_167 : Operation 2196 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_369, i16 22" [FIR_HLS.cpp:22]   --->   Operation 2196 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_167 : Operation 2197 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_90)   --->   "%tmp46 = mul i25 %tmp45_cast, i25 54" [FIR_HLS.cpp:22]   --->   Operation 2197 'mul' 'tmp46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 2198 [1/1] (0.85ns)   --->   "%tmp55 = add i17 %sext_ln22_43, i17 %sext_ln22_28" [FIR_HLS.cpp:22]   --->   Operation 2198 'add' 'tmp55' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2199 [1/1] (0.00ns)   --->   "%tmp55_cast = sext i17 %tmp55" [FIR_HLS.cpp:22]   --->   Operation 2199 'sext' 'tmp55_cast' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2200 [1/1] (0.85ns)   --->   "%tmp56 = add i17 %sext_ln22_53, i17 %sext_ln22_136" [FIR_HLS.cpp:22]   --->   Operation 2200 'add' 'tmp56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2201 [1/1] (0.00ns)   --->   "%tmp56_cast = sext i17 %tmp56" [FIR_HLS.cpp:22]   --->   Operation 2201 'sext' 'tmp56_cast' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2202 [1/1] (0.86ns)   --->   "%tmp38 = add i18 %tmp56_cast, i18 %tmp55_cast" [FIR_HLS.cpp:22]   --->   Operation 2202 'add' 'tmp38' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp38_cast = sext i18 %tmp38" [FIR_HLS.cpp:22]   --->   Operation 2203 'sext' 'tmp38_cast' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2204 [1/1] (0.85ns)   --->   "%tmp58 = add i17 %sext_ln22_245, i17 %sext_ln22_328" [FIR_HLS.cpp:22]   --->   Operation 2204 'add' 'tmp58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2205 [1/1] (0.00ns)   --->   "%tmp58_cast = sext i17 %tmp58" [FIR_HLS.cpp:22]   --->   Operation 2205 'sext' 'tmp58_cast' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2206 [1/1] (0.85ns)   --->   "%tmp67 = add i17 %sext_ln22_338, i17 %sext_ln22_353" [FIR_HLS.cpp:22]   --->   Operation 2206 'add' 'tmp67' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2207 [1/1] (0.00ns)   --->   "%tmp67_cast = sext i17 %tmp67" [FIR_HLS.cpp:22]   --->   Operation 2207 'sext' 'tmp67_cast' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2208 [1/1] (0.86ns)   --->   "%tmp57 = add i18 %tmp67_cast, i18 %tmp58_cast" [FIR_HLS.cpp:22]   --->   Operation 2208 'add' 'tmp57' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2209 [1/1] (0.00ns)   --->   "%tmp57_cast = sext i18 %tmp57" [FIR_HLS.cpp:22]   --->   Operation 2209 'sext' 'tmp57_cast' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2210 [1/1] (0.87ns)   --->   "%tmp53 = add i19 %tmp57_cast, i19 %tmp38_cast" [FIR_HLS.cpp:22]   --->   Operation 2210 'add' 'tmp53' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2211 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i19.i5, i19 %tmp53, i5 0" [FIR_HLS.cpp:22]   --->   Operation 2211 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2212 [1/1] (0.00ns)   --->   "%p_shl1388 = sext i24 %tmp_6" [FIR_HLS.cpp:22]   --->   Operation 2212 'sext' 'p_shl1388' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg1389 = sub i25 0, i25 %p_shl1388" [FIR_HLS.cpp:22]   --->   Operation 2213 'sub' 'p_neg1389' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 2214 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i19.i1, i19 %tmp53, i1 0" [FIR_HLS.cpp:22]   --->   Operation 2214 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2215 [1/1] (0.00ns)   --->   "%p_shl1390 = sext i20 %tmp_7" [FIR_HLS.cpp:22]   --->   Operation 2215 'sext' 'p_shl1390' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2216 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%tmp54 = sub i25 %p_neg1389, i25 %p_shl1390" [FIR_HLS.cpp:22]   --->   Operation 2216 'sub' 'tmp54' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 2217 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_89)   --->   "%tmp228 = mul i25 %tmp227_cast, i25 33554394" [FIR_HLS.cpp:22]   --->   Operation 2217 'mul' 'tmp228' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 2218 [1/1] (0.85ns)   --->   "%tmp195 = add i17 %sext_ln22_60, i17 %sext_ln22_36" [FIR_HLS.cpp:22]   --->   Operation 2218 'add' 'tmp195' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2219 [1/1] (0.00ns)   --->   "%tmp195_cast = sext i17 %tmp195" [FIR_HLS.cpp:22]   --->   Operation 2219 'sext' 'tmp195_cast' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2220 [1/1] (0.85ns)   --->   "%tmp196 = add i17 %sext_ln22_321, i17 %sext_ln22_345" [FIR_HLS.cpp:22]   --->   Operation 2220 'add' 'tmp196' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp196_cast = sext i17 %tmp196" [FIR_HLS.cpp:22]   --->   Operation 2221 'sext' 'tmp196_cast' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2222 [1/1] (0.86ns)   --->   "%tmp231 = add i18 %tmp196_cast, i18 %tmp195_cast" [FIR_HLS.cpp:22]   --->   Operation 2222 'add' 'tmp231' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2223 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i18.i3, i18 %tmp231, i3 0" [FIR_HLS.cpp:22]   --->   Operation 2223 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2224 [1/1] (0.00ns)   --->   "%p_shl1363 = sext i21 %tmp_28" [FIR_HLS.cpp:22]   --->   Operation 2224 'sext' 'p_shl1363' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2225 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp231, i1 0" [FIR_HLS.cpp:22]   --->   Operation 2225 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2226 [1/1] (0.00ns)   --->   "%p_shl1364 = sext i19 %tmp_29" [FIR_HLS.cpp:22]   --->   Operation 2226 'sext' 'p_shl1364' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2227 [1/1] (0.90ns)   --->   "%tmp232 = add i23 %p_shl1363, i23 %p_shl1364" [FIR_HLS.cpp:22]   --->   Operation 2227 'add' 'tmp232' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2228 [1/1] (0.00ns)   --->   "%tmp232_cast = sext i23 %tmp232" [FIR_HLS.cpp:22]   --->   Operation 2228 'sext' 'tmp232_cast' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2229 [1/1] (0.85ns)   --->   "%tmp209 = add i17 %sext_ln22_46, i17 %sext_ln22_35" [FIR_HLS.cpp:22]   --->   Operation 2229 'add' 'tmp209' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2230 [1/1] (0.00ns)   --->   "%tmp209_cast = sext i17 %tmp209" [FIR_HLS.cpp:22]   --->   Operation 2230 'sext' 'tmp209_cast' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2231 [1/1] (0.85ns)   --->   "%tmp210 = add i17 %sext_ln22_335, i17 %sext_ln22_346" [FIR_HLS.cpp:22]   --->   Operation 2231 'add' 'tmp210' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2232 [1/1] (0.00ns)   --->   "%tmp210_cast = sext i17 %tmp210" [FIR_HLS.cpp:22]   --->   Operation 2232 'sext' 'tmp210_cast' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2233 [1/1] (0.86ns)   --->   "%tmp235 = add i18 %tmp210_cast, i18 %tmp209_cast" [FIR_HLS.cpp:22]   --->   Operation 2233 'add' 'tmp235' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2234 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i18.i6, i18 %tmp235, i6 0" [FIR_HLS.cpp:22]   --->   Operation 2234 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2235 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i18.i4, i18 %tmp235, i4 0" [FIR_HLS.cpp:22]   --->   Operation 2235 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2236 [1/1] (0.00ns)   --->   "%p_shl1362 = sext i22 %tmp_30" [FIR_HLS.cpp:22]   --->   Operation 2236 'sext' 'p_shl1362' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp236 = sub i24 %p_shl2, i24 %p_shl1362" [FIR_HLS.cpp:22]   --->   Operation 2237 'sub' 'tmp236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 2238 [1/1] (0.85ns)   --->   "%tmp239 = sub i17 %sext_ln22_91, i17 %sext_ln22_29" [FIR_HLS.cpp:22]   --->   Operation 2238 'sub' 'tmp239' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2239 [1/1] (0.00ns)   --->   "%tmp239_cast = sext i17 %tmp239" [FIR_HLS.cpp:22]   --->   Operation 2239 'sext' 'tmp239_cast' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp240 = add i18 %tmp239_cast, i18 %sext_ln22_290" [FIR_HLS.cpp:22]   --->   Operation 2240 'add' 'tmp240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 2241 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp241 = sub i18 %tmp240, i18 %sext_ln22_352" [FIR_HLS.cpp:22]   --->   Operation 2241 'sub' 'tmp241' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 2242 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i18.i4, i18 %tmp241, i4 0" [FIR_HLS.cpp:22]   --->   Operation 2242 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2243 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i22 %tmp_2" [FIR_HLS.cpp:22]   --->   Operation 2243 'sext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2244 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_91)   --->   "%tmp248 = mul i25 %tmp247_cast, i25 50" [FIR_HLS.cpp:22]   --->   Operation 2244 'mul' 'tmp248' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 2245 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln26_88 = add i24 %tmp232_cast, i24 %tmp236" [FIR_HLS.cpp:26]   --->   Operation 2245 'add' 'add_ln26_88' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 2246 [1/1] (0.00ns)   --->   "%sext_ln26_72 = sext i24 %add_ln26_88" [FIR_HLS.cpp:26]   --->   Operation 2246 'sext' 'sext_ln26_72' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2247 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_89 = add i25 %sext_ln26_72, i25 %tmp228" [FIR_HLS.cpp:26]   --->   Operation 2247 'add' 'add_ln26_89' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 2248 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_90 = add i25 %tmp46, i25 %tmp_2_cast" [FIR_HLS.cpp:26]   --->   Operation 2248 'add' 'add_ln26_90' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 2249 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_91 = add i25 %tmp54, i25 %tmp248" [FIR_HLS.cpp:26]   --->   Operation 2249 'add' 'add_ln26_91' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 168 <SV = 167> <Delay = 3.54>
ST_168 : Operation 2250 [1/1] (0.00ns)   --->   "%sext_ln22_21 = sext i16 %H_filter_FIR_load_22" [FIR_HLS.cpp:22]   --->   Operation 2250 'sext' 'sext_ln22_21' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2251 [1/1] (0.00ns)   --->   "%sext_ln22_349 = sext i16 %H_filter_FIR_load_356" [FIR_HLS.cpp:22]   --->   Operation 2251 'sext' 'sext_ln22_349' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2252 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_364 = load i16 26" [FIR_HLS.cpp:22]   --->   Operation 2252 'load' 'H_filter_FIR_load_364' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_168 : Operation 2253 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_368 = load i16 22" [FIR_HLS.cpp:22]   --->   Operation 2253 'load' 'H_filter_FIR_load_368' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_168 : Operation 2254 [1/1] (0.00ns)   --->   "%sext_ln22_360 = sext i16 %H_filter_FIR_load_369" [FIR_HLS.cpp:22]   --->   Operation 2254 'sext' 'sext_ln22_360' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln22_361 = sext i16 %H_filter_FIR_load_370" [FIR_HLS.cpp:22]   --->   Operation 2255 'sext' 'sext_ln22_361' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2256 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_372 = load i16 18" [FIR_HLS.cpp:22]   --->   Operation 2256 'load' 'H_filter_FIR_load_372' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_168 : Operation 2257 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_373 = load i16 17" [FIR_HLS.cpp:22]   --->   Operation 2257 'load' 'H_filter_FIR_load_373' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_168 : Operation 2258 [1/1] (0.00ns)   --->   "%tmp135_cast = sext i18 %tmp135" [FIR_HLS.cpp:22]   --->   Operation 2258 'sext' 'tmp135_cast' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2259 [1/1] (0.85ns)   --->   "%tmp107 = add i17 %sext_ln22_349, i17 %sext_ln22_361" [FIR_HLS.cpp:22]   --->   Operation 2259 'add' 'tmp107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2260 [1/1] (0.00ns)   --->   "%tmp107_cast = sext i17 %tmp107" [FIR_HLS.cpp:22]   --->   Operation 2260 'sext' 'tmp107_cast' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2261 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_98)   --->   "%tmp137 = add i19 %tmp107_cast, i19 %tmp135_cast" [FIR_HLS.cpp:22]   --->   Operation 2261 'add' 'tmp137' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 2262 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_98)   --->   "%tmp137_cast = sext i19 %tmp137" [FIR_HLS.cpp:22]   --->   Operation 2262 'sext' 'tmp137_cast' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2263 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_98)   --->   "%tmp138 = mul i25 %tmp137_cast, i25 44" [FIR_HLS.cpp:22]   --->   Operation 2263 'mul' 'tmp138' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 2264 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_97)   --->   "%tmp450 = add i17 %sext_ln22_360, i17 %sext_ln22_21" [FIR_HLS.cpp:22]   --->   Operation 2264 'add' 'tmp450' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 2265 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_97)   --->   "%tmp450_cast = sext i17 %tmp450" [FIR_HLS.cpp:22]   --->   Operation 2265 'sext' 'tmp450_cast' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2266 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_97)   --->   "%tmp451 = mul i24 %tmp450_cast, i24 42" [FIR_HLS.cpp:22]   --->   Operation 2266 'mul' 'tmp451' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 2267 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_89 = add i25 %sext_ln26_72, i25 %tmp228" [FIR_HLS.cpp:26]   --->   Operation 2267 'add' 'add_ln26_89' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 2268 [1/1] (0.00ns)   --->   "%sext_ln26_73 = sext i25 %add_ln26_89" [FIR_HLS.cpp:26]   --->   Operation 2268 'sext' 'sext_ln26_73' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2269 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_90 = add i25 %tmp46, i25 %tmp_2_cast" [FIR_HLS.cpp:26]   --->   Operation 2269 'add' 'add_ln26_90' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 2270 [1/1] (0.00ns)   --->   "%sext_ln26_74 = sext i25 %add_ln26_90" [FIR_HLS.cpp:26]   --->   Operation 2270 'sext' 'sext_ln26_74' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2271 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_91 = add i25 %tmp54, i25 %tmp248" [FIR_HLS.cpp:26]   --->   Operation 2271 'add' 'add_ln26_91' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 2272 [1/1] (0.00ns)   --->   "%sext_ln26_77 = sext i25 %add_ln26_91" [FIR_HLS.cpp:26]   --->   Operation 2272 'sext' 'sext_ln26_77' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2273 [1/1] (0.94ns)   --->   "%add_ln26_92 = add i26 %sext_ln26_77, i26 %sext_ln26_74" [FIR_HLS.cpp:26]   --->   Operation 2273 'add' 'add_ln26_92' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln26_78 = sext i26 %add_ln26_92" [FIR_HLS.cpp:26]   --->   Operation 2274 'sext' 'sext_ln26_78' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2275 [1/1] (0.95ns)   --->   "%add_ln26_93 = add i27 %sext_ln26_78, i27 %sext_ln26_73" [FIR_HLS.cpp:26]   --->   Operation 2275 'add' 'add_ln26_93' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 4.40>
ST_169 : Operation 2276 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i16 %H_filter_FIR_load_2" [FIR_HLS.cpp:22]   --->   Operation 2276 'sext' 'sext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln22_15 = sext i16 %H_filter_FIR_load_15" [FIR_HLS.cpp:22]   --->   Operation 2277 'sext' 'sext_ln22_15' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2278 [1/1] (0.00ns)   --->   "%sext_ln22_31 = sext i16 %H_filter_FIR_load_34" [FIR_HLS.cpp:22]   --->   Operation 2278 'sext' 'sext_ln22_31' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2279 [1/1] (0.00ns)   --->   "%sext_ln22_65 = sext i16 %H_filter_FIR_load_69" [FIR_HLS.cpp:22]   --->   Operation 2279 'sext' 'sext_ln22_65' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2280 [1/1] (0.00ns)   --->   "%sext_ln22_112 = sext i16 %H_filter_FIR_load_117" [FIR_HLS.cpp:22]   --->   Operation 2280 'sext' 'sext_ln22_112' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2281 [1/1] (0.00ns)   --->   "%sext_ln22_269 = sext i16 %H_filter_FIR_load_274" [FIR_HLS.cpp:22]   --->   Operation 2281 'sext' 'sext_ln22_269' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2282 [1/1] (0.00ns)   --->   "%sext_ln22_316 = sext i16 %H_filter_FIR_load_322" [FIR_HLS.cpp:22]   --->   Operation 2282 'sext' 'sext_ln22_316' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2283 [1/1] (0.00ns)   --->   "%sext_ln22_350 = sext i16 %H_filter_FIR_load_357" [FIR_HLS.cpp:22]   --->   Operation 2283 'sext' 'sext_ln22_350' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2284 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_372 = load i16 18" [FIR_HLS.cpp:22]   --->   Operation 2284 'load' 'H_filter_FIR_load_372' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_169 : Operation 2285 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_373 = load i16 17" [FIR_HLS.cpp:22]   --->   Operation 2285 'load' 'H_filter_FIR_load_373' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_169 : Operation 2286 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_375 = load i16 15" [FIR_HLS.cpp:22]   --->   Operation 2286 'load' 'H_filter_FIR_load_375' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_169 : Operation 2287 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_376, i16 15" [FIR_HLS.cpp:22]   --->   Operation 2287 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_169 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln22_366 = sext i16 %H_filter_FIR_load_376" [FIR_HLS.cpp:22]   --->   Operation 2288 'sext' 'sext_ln22_366' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2289 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_377 = load i16 13" [FIR_HLS.cpp:22]   --->   Operation 2289 'load' 'H_filter_FIR_load_377' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_169 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln22_379 = sext i16 %H_filter_FIR_load_389" [FIR_HLS.cpp:22]   --->   Operation 2290 'sext' 'sext_ln22_379' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2291 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_98)   --->   "%tmp138 = mul i25 %tmp137_cast, i25 44" [FIR_HLS.cpp:22]   --->   Operation 2291 'mul' 'tmp138' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 2292 [1/1] (0.85ns)   --->   "%tmp115 = add i17 %sext_ln22_2, i17 %sext_ln22_112" [FIR_HLS.cpp:22]   --->   Operation 2292 'add' 'tmp115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2293 [1/1] (0.00ns)   --->   "%tmp115_cast = sext i17 %tmp115" [FIR_HLS.cpp:22]   --->   Operation 2293 'sext' 'tmp115_cast' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2294 [1/1] (0.86ns)   --->   "%tmp108 = add i18 %tmp115_cast, i18 %sext_ln22_65" [FIR_HLS.cpp:22]   --->   Operation 2294 'add' 'tmp108' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2295 [1/1] (0.00ns)   --->   "%tmp108_cast = sext i18 %tmp108" [FIR_HLS.cpp:22]   --->   Operation 2295 'sext' 'tmp108_cast' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2296 [1/1] (0.85ns)   --->   "%tmp117 = add i17 %sext_ln22_316, i17 %sext_ln22_379" [FIR_HLS.cpp:22]   --->   Operation 2296 'add' 'tmp117' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2297 [1/1] (0.00ns)   --->   "%tmp117_cast = sext i17 %tmp117" [FIR_HLS.cpp:22]   --->   Operation 2297 'sext' 'tmp117_cast' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2298 [1/1] (0.86ns)   --->   "%tmp116 = add i18 %tmp117_cast, i18 %sext_ln22_269" [FIR_HLS.cpp:22]   --->   Operation 2298 'add' 'tmp116' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2299 [1/1] (0.00ns)   --->   "%tmp116_cast = sext i18 %tmp116" [FIR_HLS.cpp:22]   --->   Operation 2299 'sext' 'tmp116_cast' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2300 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_111)   --->   "%tmp153 = add i19 %tmp116_cast, i19 %tmp108_cast" [FIR_HLS.cpp:22]   --->   Operation 2300 'add' 'tmp153' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 2301 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_111)   --->   "%tmp153_cast = sext i19 %tmp153" [FIR_HLS.cpp:22]   --->   Operation 2301 'sext' 'tmp153_cast' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2302 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_111)   --->   "%tmp154 = mul i27 %tmp153_cast, i27 84" [FIR_HLS.cpp:22]   --->   Operation 2302 'mul' 'tmp154' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 2303 [1/1] (0.85ns)   --->   "%tmp265 = sub i17 %sext_ln22_31, i17 %sext_ln22_15" [FIR_HLS.cpp:22]   --->   Operation 2303 'sub' 'tmp265' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2304 [1/1] (0.00ns)   --->   "%tmp265_cast = sext i17 %tmp265" [FIR_HLS.cpp:22]   --->   Operation 2304 'sext' 'tmp265_cast' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2305 [1/1] (0.86ns)   --->   "%tmp266 = add i18 %tmp265_cast, i18 %sext_ln22_350" [FIR_HLS.cpp:22]   --->   Operation 2305 'add' 'tmp266' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2306 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_102)   --->   "%tmp267 = sub i18 %tmp266, i18 %sext_ln22_366" [FIR_HLS.cpp:22]   --->   Operation 2306 'sub' 'tmp267' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 2307 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_102)   --->   "%tmp267_cast = sext i18 %tmp267" [FIR_HLS.cpp:22]   --->   Operation 2307 'sext' 'tmp267_cast' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2308 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_102)   --->   "%tmp268 = mul i24 %tmp267_cast, i24 26" [FIR_HLS.cpp:22]   --->   Operation 2308 'mul' 'tmp268' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 2309 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_97)   --->   "%tmp451 = mul i24 %tmp450_cast, i24 42" [FIR_HLS.cpp:22]   --->   Operation 2309 'mul' 'tmp451' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 170 <SV = 169> <Delay = 4.40>
ST_170 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln22_12 = sext i16 %H_filter_FIR_load_12" [FIR_HLS.cpp:22]   --->   Operation 2310 'sext' 'sext_ln22_12' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2311 [1/1] (0.00ns)   --->   "%sext_ln22_16 = sext i16 %H_filter_FIR_load_16" [FIR_HLS.cpp:22]   --->   Operation 2311 'sext' 'sext_ln22_16' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2312 [1/1] (0.00ns)   --->   "%sext_ln22_17 = sext i16 %H_filter_FIR_load_18" [FIR_HLS.cpp:22]   --->   Operation 2312 'sext' 'sext_ln22_17' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln22_37 = sext i16 %H_filter_FIR_load_41" [FIR_HLS.cpp:22]   --->   Operation 2313 'sext' 'sext_ln22_37' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln22_45 = sext i16 %H_filter_FIR_load_49" [FIR_HLS.cpp:22]   --->   Operation 2314 'sext' 'sext_ln22_45' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2315 [1/1] (0.00ns)   --->   "%sext_ln22_336 = sext i16 %H_filter_FIR_load_342" [FIR_HLS.cpp:22]   --->   Operation 2315 'sext' 'sext_ln22_336' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln22_344 = sext i16 %H_filter_FIR_load_350" [FIR_HLS.cpp:22]   --->   Operation 2316 'sext' 'sext_ln22_344' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2317 [1/1] (0.00ns)   --->   "%sext_ln22_364 = sext i16 %H_filter_FIR_load_373" [FIR_HLS.cpp:22]   --->   Operation 2317 'sext' 'sext_ln22_364' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2318 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_375 = load i16 15" [FIR_HLS.cpp:22]   --->   Operation 2318 'load' 'H_filter_FIR_load_375' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_170 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln22_365 = sext i16 %H_filter_FIR_load_375" [FIR_HLS.cpp:22]   --->   Operation 2319 'sext' 'sext_ln22_365' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2320 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_377 = load i16 13" [FIR_HLS.cpp:22]   --->   Operation 2320 'load' 'H_filter_FIR_load_377' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_170 : Operation 2321 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_378 = load i16 12" [FIR_HLS.cpp:22]   --->   Operation 2321 'load' 'H_filter_FIR_load_378' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_170 : Operation 2322 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_379, i16 12" [FIR_HLS.cpp:22]   --->   Operation 2322 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_170 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln22_369 = sext i16 %H_filter_FIR_load_379" [FIR_HLS.cpp:22]   --->   Operation 2323 'sext' 'sext_ln22_369' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2324 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_388 = load i16 2" [FIR_HLS.cpp:22]   --->   Operation 2324 'load' 'H_filter_FIR_load_388' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_170 : Operation 2325 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_389, i16 2" [FIR_HLS.cpp:22]   --->   Operation 2325 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_170 : Operation 2326 [1/1] (0.00ns)   --->   "%H_filter_FIR_load_23_cast = sext i16 %H_filter_FIR_load_23" [FIR_HLS.cpp:22]   --->   Operation 2326 'sext' 'H_filter_FIR_load_23_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2327 [1/1] (0.00ns)   --->   "%H_filter_FIR_load_39_cast = sext i16 %H_filter_FIR_load_39" [FIR_HLS.cpp:22]   --->   Operation 2327 'sext' 'H_filter_FIR_load_39_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2328 [1/1] (0.00ns)   --->   "%H_filter_FIR_load_102_cast = sext i16 %H_filter_FIR_load_102" [FIR_HLS.cpp:22]   --->   Operation 2328 'sext' 'H_filter_FIR_load_102_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2329 [1/1] (0.00ns)   --->   "%H_filter_FIR_load_289_cast = sext i16 %H_filter_FIR_load_289" [FIR_HLS.cpp:22]   --->   Operation 2329 'sext' 'H_filter_FIR_load_289_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2330 [1/1] (0.00ns)   --->   "%H_filter_FIR_load_352_cast = sext i16 %H_filter_FIR_load_352" [FIR_HLS.cpp:22]   --->   Operation 2330 'sext' 'H_filter_FIR_load_352_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2331 [1/1] (0.00ns)   --->   "%H_filter_FIR_load_368_cast = sext i16 %H_filter_FIR_load_368" [FIR_HLS.cpp:22]   --->   Operation 2331 'sext' 'H_filter_FIR_load_368_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2332 [1/1] (0.85ns)   --->   "%tmp99 = add i17 %H_filter_FIR_load_23_cast, i17 %H_filter_FIR_load_102_cast" [FIR_HLS.cpp:22]   --->   Operation 2332 'add' 'tmp99' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2333 [1/1] (0.00ns)   --->   "%tmp99_cast = sext i17 %tmp99" [FIR_HLS.cpp:22]   --->   Operation 2333 'sext' 'tmp99_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2334 [1/1] (0.86ns)   --->   "%tmp98 = add i18 %tmp99_cast, i18 %H_filter_FIR_load_39_cast" [FIR_HLS.cpp:22]   --->   Operation 2334 'add' 'tmp98' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2335 [1/1] (0.00ns)   --->   "%tmp98_cast = sext i18 %tmp98" [FIR_HLS.cpp:22]   --->   Operation 2335 'sext' 'tmp98_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2336 [1/1] (0.85ns)   --->   "%tmp101 = add i17 %H_filter_FIR_load_352_cast, i17 %H_filter_FIR_load_368_cast" [FIR_HLS.cpp:22]   --->   Operation 2336 'add' 'tmp101' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2337 [1/1] (0.00ns)   --->   "%tmp101_cast = sext i17 %tmp101" [FIR_HLS.cpp:22]   --->   Operation 2337 'sext' 'tmp101_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2338 [1/1] (0.86ns)   --->   "%tmp100 = add i18 %tmp101_cast, i18 %H_filter_FIR_load_289_cast" [FIR_HLS.cpp:22]   --->   Operation 2338 'add' 'tmp100' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2339 [1/1] (0.00ns)   --->   "%tmp100_cast = sext i18 %tmp100" [FIR_HLS.cpp:22]   --->   Operation 2339 'sext' 'tmp100_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2340 [1/1] (0.87ns)   --->   "%tmp1293 = add i19 %tmp100_cast, i19 %tmp98_cast" [FIR_HLS.cpp:22]   --->   Operation 2340 'add' 'tmp1293' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2341 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i19.i5, i19 %tmp1293, i5 0" [FIR_HLS.cpp:22]   --->   Operation 2341 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2342 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i24 %tmp_1" [FIR_HLS.cpp:22]   --->   Operation 2342 'sext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2343 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_98)   --->   "%tmp138 = mul i25 %tmp137_cast, i25 44" [FIR_HLS.cpp:22]   --->   Operation 2343 'mul' 'tmp138' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2344 [1/1] (0.85ns)   --->   "%tmp143 = sub i17 %sext_ln22_17, i17 %sext_ln22_16" [FIR_HLS.cpp:22]   --->   Operation 2344 'sub' 'tmp143' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2345 [1/1] (0.00ns)   --->   "%tmp143_cast = sext i17 %tmp143" [FIR_HLS.cpp:22]   --->   Operation 2345 'sext' 'tmp143_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp144 = sub i18 %tmp143_cast, i18 %sext_ln22_37" [FIR_HLS.cpp:22]   --->   Operation 2346 'sub' 'tmp144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2347 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp145 = sub i18 %tmp144, i18 %sext_ln22_344" [FIR_HLS.cpp:22]   --->   Operation 2347 'sub' 'tmp145' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2348 [1/1] (0.00ns)   --->   "%tmp145_cast = sext i18 %tmp145" [FIR_HLS.cpp:22]   --->   Operation 2348 'sext' 'tmp145_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp146 = add i19 %tmp145_cast, i19 %sext_ln22_364" [FIR_HLS.cpp:22]   --->   Operation 2349 'add' 'tmp146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2350 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp147 = sub i19 %tmp146, i19 %sext_ln22_365" [FIR_HLS.cpp:22]   --->   Operation 2350 'sub' 'tmp147' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2351 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i19.i4, i19 %tmp147, i4 0" [FIR_HLS.cpp:22]   --->   Operation 2351 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2352 [1/1] (0.00ns)   --->   "%p_shl1377 = sext i23 %tmp_15" [FIR_HLS.cpp:22]   --->   Operation 2352 'sext' 'p_shl1377' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2353 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i19.i1, i19 %tmp147, i1 0" [FIR_HLS.cpp:22]   --->   Operation 2353 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2354 [1/1] (0.00ns)   --->   "%p_shl1378 = sext i20 %tmp_16" [FIR_HLS.cpp:22]   --->   Operation 2354 'sext' 'p_shl1378' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2355 [1/1] (0.92ns)   --->   "%tmp148 = sub i24 %p_shl1377, i24 %p_shl1378" [FIR_HLS.cpp:22]   --->   Operation 2355 'sub' 'tmp148' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2356 [1/1] (0.00ns)   --->   "%tmp148_cast = sext i24 %tmp148" [FIR_HLS.cpp:22]   --->   Operation 2356 'sext' 'tmp148_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2357 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_111)   --->   "%tmp154 = mul i27 %tmp153_cast, i27 84" [FIR_HLS.cpp:22]   --->   Operation 2357 'mul' 'tmp154' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2358 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_102)   --->   "%tmp268 = mul i24 %tmp267_cast, i24 26" [FIR_HLS.cpp:22]   --->   Operation 2358 'mul' 'tmp268' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2359 [1/1] (0.85ns)   --->   "%tmp277 = sub i17 %sext_ln22_45, i17 %sext_ln22_12" [FIR_HLS.cpp:22]   --->   Operation 2359 'sub' 'tmp277' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2360 [1/1] (0.00ns)   --->   "%tmp277_cast = sext i17 %tmp277" [FIR_HLS.cpp:22]   --->   Operation 2360 'sext' 'tmp277_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2361 [1/1] (0.86ns)   --->   "%tmp278 = add i18 %tmp277_cast, i18 %sext_ln22_336" [FIR_HLS.cpp:22]   --->   Operation 2361 'add' 'tmp278' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2362 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_103)   --->   "%tmp279 = sub i18 %tmp278, i18 %sext_ln22_369" [FIR_HLS.cpp:22]   --->   Operation 2362 'sub' 'tmp279' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2363 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_103)   --->   "%tmp279_cast = sext i18 %tmp279" [FIR_HLS.cpp:22]   --->   Operation 2363 'sext' 'tmp279_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2364 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_103)   --->   "%tmp280 = mul i24 %tmp279_cast, i24 22" [FIR_HLS.cpp:22]   --->   Operation 2364 'mul' 'tmp280' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2365 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_97)   --->   "%tmp451 = mul i24 %tmp450_cast, i24 42" [FIR_HLS.cpp:22]   --->   Operation 2365 'mul' 'tmp451' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2366 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_97)   --->   "%tmp451_cast785 = sext i24 %tmp451" [FIR_HLS.cpp:22]   --->   Operation 2366 'sext' 'tmp451_cast785' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2367 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_97 = add i25 %tmp_1_cast, i25 %tmp451_cast785" [FIR_HLS.cpp:26]   --->   Operation 2367 'add' 'add_ln26_97' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2368 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_98 = add i25 %tmp138, i25 %tmp148_cast" [FIR_HLS.cpp:26]   --->   Operation 2368 'add' 'add_ln26_98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 171 <SV = 170> <Delay = 4.69>
ST_171 : Operation 2369 [1/1] (0.00ns)   --->   "%sext_ln22_3 = sext i16 %H_filter_FIR_load_3" [FIR_HLS.cpp:22]   --->   Operation 2369 'sext' 'sext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2370 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_6 = load i16 384" [FIR_HLS.cpp:22]   --->   Operation 2370 'load' 'H_filter_FIR_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_171 : Operation 2371 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_7 = load i16 383" [FIR_HLS.cpp:22]   --->   Operation 2371 'load' 'H_filter_FIR_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_171 : Operation 2372 [1/1] (0.00ns)   --->   "%sext_ln22_14 = sext i16 %H_filter_FIR_load_14" [FIR_HLS.cpp:22]   --->   Operation 2372 'sext' 'sext_ln22_14' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2373 [1/1] (0.00ns)   --->   "%sext_ln22_51 = sext i16 %H_filter_FIR_load_55" [FIR_HLS.cpp:22]   --->   Operation 2373 'sext' 'sext_ln22_51' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2374 [1/1] (0.00ns)   --->   "%sext_ln22_55 = sext i16 %H_filter_FIR_load_59" [FIR_HLS.cpp:22]   --->   Operation 2374 'sext' 'sext_ln22_55' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2375 [1/1] (0.00ns)   --->   "%sext_ln22_57 = sext i16 %H_filter_FIR_load_61" [FIR_HLS.cpp:22]   --->   Operation 2375 'sext' 'sext_ln22_57' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln22_77 = sext i16 %H_filter_FIR_load_81" [FIR_HLS.cpp:22]   --->   Operation 2376 'sext' 'sext_ln22_77' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln22_304 = sext i16 %H_filter_FIR_load_310" [FIR_HLS.cpp:22]   --->   Operation 2377 'sext' 'sext_ln22_304' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln22_324 = sext i16 %H_filter_FIR_load_330" [FIR_HLS.cpp:22]   --->   Operation 2378 'sext' 'sext_ln22_324' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2379 [1/1] (0.00ns)   --->   "%sext_ln22_326 = sext i16 %H_filter_FIR_load_332" [FIR_HLS.cpp:22]   --->   Operation 2379 'sext' 'sext_ln22_326' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2380 [1/1] (0.00ns)   --->   "%sext_ln22_330 = sext i16 %H_filter_FIR_load_336" [FIR_HLS.cpp:22]   --->   Operation 2380 'sext' 'sext_ln22_330' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2381 [1/1] (0.00ns)   --->   "%sext_ln22_367 = sext i16 %H_filter_FIR_load_377" [FIR_HLS.cpp:22]   --->   Operation 2381 'sext' 'sext_ln22_367' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2382 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_378 = load i16 12" [FIR_HLS.cpp:22]   --->   Operation 2382 'load' 'H_filter_FIR_load_378' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_171 : Operation 2383 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_388 = load i16 2" [FIR_HLS.cpp:22]   --->   Operation 2383 'load' 'H_filter_FIR_load_388' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_171 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln22_378 = sext i16 %H_filter_FIR_load_388" [FIR_HLS.cpp:22]   --->   Operation 2384 'sext' 'sext_ln22_378' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2385 [1/1] (0.85ns)   --->   "%tmp83 = sub i17 %sext_ln22_3, i17 %sext_ln22_55" [FIR_HLS.cpp:22]   --->   Operation 2385 'sub' 'tmp83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2386 [1/1] (0.00ns)   --->   "%tmp83_cast = sext i17 %tmp83" [FIR_HLS.cpp:22]   --->   Operation 2386 'sext' 'tmp83_cast' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2387 [1/1] (0.86ns)   --->   "%tmp84 = sub i18 %tmp83_cast, i18 %sext_ln22_57" [FIR_HLS.cpp:22]   --->   Operation 2387 'sub' 'tmp84' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2388 [1/1] (0.00ns)   --->   "%tmp84_cast = sext i18 %tmp84" [FIR_HLS.cpp:22]   --->   Operation 2388 'sext' 'tmp84_cast' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2389 [1/1] (0.85ns)   --->   "%tmp70 = add i17 %sext_ln22_77, i17 %sext_ln22_304" [FIR_HLS.cpp:22]   --->   Operation 2389 'add' 'tmp70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2390 [1/1] (0.00ns)   --->   "%tmp70_cast = sext i17 %tmp70" [FIR_HLS.cpp:22]   --->   Operation 2390 'sext' 'tmp70_cast' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp86 = add i19 %tmp70_cast, i19 %tmp84_cast" [FIR_HLS.cpp:22]   --->   Operation 2391 'add' 'tmp86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2392 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp87 = sub i19 %tmp86, i19 %sext_ln22_324" [FIR_HLS.cpp:22]   --->   Operation 2392 'sub' 'tmp87' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp88 = sub i19 %tmp87, i19 %sext_ln22_326" [FIR_HLS.cpp:22]   --->   Operation 2393 'sub' 'tmp88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2394 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp89 = add i19 %tmp88, i19 %sext_ln22_378" [FIR_HLS.cpp:22]   --->   Operation 2394 'add' 'tmp89' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2395 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %tmp89, i6 0" [FIR_HLS.cpp:22]   --->   Operation 2395 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2396 [1/1] (0.00ns)   --->   "%p_shl1382 = sext i25 %tmp_12" [FIR_HLS.cpp:22]   --->   Operation 2396 'sext' 'p_shl1382' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2397 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i19.i4, i19 %tmp89, i4 0" [FIR_HLS.cpp:22]   --->   Operation 2397 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2398 [1/1] (0.00ns)   --->   "%p_shl1383 = sext i23 %tmp_13" [FIR_HLS.cpp:22]   --->   Operation 2398 'sext' 'p_shl1383' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2399 [1/1] (0.94ns)   --->   "%tmp90 = add i27 %p_shl1382, i27 %p_shl1383" [FIR_HLS.cpp:22]   --->   Operation 2399 'add' 'tmp90' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2400 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_111)   --->   "%tmp154 = mul i27 %tmp153_cast, i27 84" [FIR_HLS.cpp:22]   --->   Operation 2400 'mul' 'tmp154' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2401 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_102)   --->   "%tmp268 = mul i24 %tmp267_cast, i24 26" [FIR_HLS.cpp:22]   --->   Operation 2401 'mul' 'tmp268' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2402 [1/1] (0.85ns)   --->   "%tmp271 = sub i17 %sext_ln22_51, i17 %sext_ln22_14" [FIR_HLS.cpp:22]   --->   Operation 2402 'sub' 'tmp271' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2403 [1/1] (0.00ns)   --->   "%tmp271_cast = sext i17 %tmp271" [FIR_HLS.cpp:22]   --->   Operation 2403 'sext' 'tmp271_cast' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp272 = add i18 %tmp271_cast, i18 %sext_ln22_330" [FIR_HLS.cpp:22]   --->   Operation 2404 'add' 'tmp272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2405 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp273 = sub i18 %tmp272, i18 %sext_ln22_367" [FIR_HLS.cpp:22]   --->   Operation 2405 'sub' 'tmp273' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2406 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp273, i5 0" [FIR_HLS.cpp:22]   --->   Operation 2406 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2407 [1/1] (0.00ns)   --->   "%p_shl1352 = sext i23 %tmp_37" [FIR_HLS.cpp:22]   --->   Operation 2407 'sext' 'p_shl1352' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2408 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp273, i1 0" [FIR_HLS.cpp:22]   --->   Operation 2408 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2409 [1/1] (0.00ns)   --->   "%p_shl1353 = sext i19 %tmp_38" [FIR_HLS.cpp:22]   --->   Operation 2409 'sext' 'p_shl1353' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2410 [1/1] (0.92ns)   --->   "%tmp274 = sub i24 %p_shl1352, i24 %p_shl1353" [FIR_HLS.cpp:22]   --->   Operation 2410 'sub' 'tmp274' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2411 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_103)   --->   "%tmp280 = mul i24 %tmp279_cast, i24 22" [FIR_HLS.cpp:22]   --->   Operation 2411 'mul' 'tmp280' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2412 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_97 = add i25 %tmp_1_cast, i25 %tmp451_cast785" [FIR_HLS.cpp:26]   --->   Operation 2412 'add' 'add_ln26_97' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2413 [1/1] (0.00ns)   --->   "%sext_ln26_92 = sext i25 %add_ln26_97" [FIR_HLS.cpp:26]   --->   Operation 2413 'sext' 'sext_ln26_92' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2414 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_98 = add i25 %tmp138, i25 %tmp148_cast" [FIR_HLS.cpp:26]   --->   Operation 2414 'add' 'add_ln26_98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln26_93 = sext i25 %add_ln26_98" [FIR_HLS.cpp:26]   --->   Operation 2415 'sext' 'sext_ln26_93' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2416 [1/1] (0.94ns)   --->   "%add_ln26_99 = add i26 %sext_ln26_93, i26 %sext_ln26_92" [FIR_HLS.cpp:26]   --->   Operation 2416 'add' 'add_ln26_99' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2417 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_102 = add i24 %tmp268, i24 %tmp274" [FIR_HLS.cpp:26]   --->   Operation 2417 'add' 'add_ln26_102' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2418 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_111 = add i27 %tmp90, i27 %tmp154" [FIR_HLS.cpp:26]   --->   Operation 2418 'add' 'add_ln26_111' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 172 <SV = 171> <Delay = 4.68>
ST_172 : Operation 2419 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_6 = load i16 384" [FIR_HLS.cpp:22]   --->   Operation 2419 'load' 'H_filter_FIR_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_172 : Operation 2420 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_7 = load i16 383" [FIR_HLS.cpp:22]   --->   Operation 2420 'load' 'H_filter_FIR_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_172 : Operation 2421 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_8 = load i16 382" [FIR_HLS.cpp:22]   --->   Operation 2421 'load' 'H_filter_FIR_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_172 : Operation 2422 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_9 = load i16 381" [FIR_HLS.cpp:22]   --->   Operation 2422 'load' 'H_filter_FIR_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_172 : Operation 2423 [1/1] (0.00ns)   --->   "%sext_ln22_13 = sext i16 %H_filter_FIR_load_13" [FIR_HLS.cpp:22]   --->   Operation 2423 'sext' 'sext_ln22_13' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2424 [1/1] (0.00ns)   --->   "%sext_ln22_18 = sext i16 %H_filter_FIR_load_19" [FIR_HLS.cpp:22]   --->   Operation 2424 'sext' 'sext_ln22_18' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2425 [1/1] (0.00ns)   --->   "%sext_ln22_59 = sext i16 %H_filter_FIR_load_63" [FIR_HLS.cpp:22]   --->   Operation 2425 'sext' 'sext_ln22_59' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2426 [1/1] (0.00ns)   --->   "%sext_ln22_121 = sext i16 %H_filter_FIR_load_126" [FIR_HLS.cpp:22]   --->   Operation 2426 'sext' 'sext_ln22_121' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln22_260 = sext i16 %H_filter_FIR_load_265" [FIR_HLS.cpp:22]   --->   Operation 2427 'sext' 'sext_ln22_260' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2428 [1/1] (0.00ns)   --->   "%sext_ln22_322 = sext i16 %H_filter_FIR_load_328" [FIR_HLS.cpp:22]   --->   Operation 2428 'sext' 'sext_ln22_322' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2429 [1/1] (0.00ns)   --->   "%sext_ln22_363 = sext i16 %H_filter_FIR_load_372" [FIR_HLS.cpp:22]   --->   Operation 2429 'sext' 'sext_ln22_363' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln22_368 = sext i16 %H_filter_FIR_load_378" [FIR_HLS.cpp:22]   --->   Operation 2430 'sext' 'sext_ln22_368' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2431 [1/1] (0.85ns)   --->   "%tmp59 = sub i17 %sext_ln22_18, i17 %sext_ln22_13" [FIR_HLS.cpp:22]   --->   Operation 2431 'sub' 'tmp59' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2432 [1/1] (0.00ns)   --->   "%tmp59_cast = sext i17 %tmp59" [FIR_HLS.cpp:22]   --->   Operation 2432 'sext' 'tmp59_cast' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2433 [1/1] (0.86ns)   --->   "%tmp60 = sub i18 %tmp59_cast, i18 %sext_ln22_59" [FIR_HLS.cpp:22]   --->   Operation 2433 'sub' 'tmp60' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2434 [1/1] (0.00ns)   --->   "%tmp60_cast = sext i18 %tmp60" [FIR_HLS.cpp:22]   --->   Operation 2434 'sext' 'tmp60_cast' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2435 [1/1] (0.85ns)   --->   "%tmp68 = add i17 %sext_ln22_121, i17 %sext_ln22_260" [FIR_HLS.cpp:22]   --->   Operation 2435 'add' 'tmp68' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp68_cast = sext i17 %tmp68" [FIR_HLS.cpp:22]   --->   Operation 2436 'sext' 'tmp68_cast' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp62 = add i19 %tmp68_cast, i19 %tmp60_cast" [FIR_HLS.cpp:22]   --->   Operation 2437 'add' 'tmp62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 2438 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp63 = sub i19 %tmp62, i19 %sext_ln22_322" [FIR_HLS.cpp:22]   --->   Operation 2438 'sub' 'tmp63' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 2439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp64 = add i19 %tmp63, i19 %sext_ln22_363" [FIR_HLS.cpp:22]   --->   Operation 2439 'add' 'tmp64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 2440 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp65 = sub i19 %tmp64, i19 %sext_ln22_368" [FIR_HLS.cpp:22]   --->   Operation 2440 'sub' 'tmp65' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 2441 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i19.i5, i19 %tmp65, i5 0" [FIR_HLS.cpp:22]   --->   Operation 2441 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2442 [1/1] (0.00ns)   --->   "%p_shl1386 = sext i24 %tmp_8" [FIR_HLS.cpp:22]   --->   Operation 2442 'sext' 'p_shl1386' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2443 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %tmp65, i2 0" [FIR_HLS.cpp:22]   --->   Operation 2443 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2444 [1/1] (0.00ns)   --->   "%p_shl1387 = sext i21 %tmp_9" [FIR_HLS.cpp:22]   --->   Operation 2444 'sext' 'p_shl1387' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2445 [1/1] (0.93ns)   --->   "%tmp66 = sub i25 %p_shl1386, i25 %p_shl1387" [FIR_HLS.cpp:22]   --->   Operation 2445 'sub' 'tmp66' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2446 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_103)   --->   "%tmp280 = mul i24 %tmp279_cast, i24 22" [FIR_HLS.cpp:22]   --->   Operation 2446 'mul' 'tmp280' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 2447 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_103)   --->   "%tmp280_cast = sext i24 %tmp280" [FIR_HLS.cpp:22]   --->   Operation 2447 'sext' 'tmp280_cast' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2448 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_102 = add i24 %tmp268, i24 %tmp274" [FIR_HLS.cpp:26]   --->   Operation 2448 'add' 'add_ln26_102' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 2449 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_103 = add i25 %tmp66, i25 %tmp280_cast" [FIR_HLS.cpp:26]   --->   Operation 2449 'add' 'add_ln26_103' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 2450 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_111 = add i27 %tmp90, i27 %tmp154" [FIR_HLS.cpp:26]   --->   Operation 2450 'add' 'add_ln26_111' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 2451 [1/1] (0.00ns)   --->   "%sext_ln26_87 = sext i27 %add_ln26_111" [FIR_HLS.cpp:26]   --->   Operation 2451 'sext' 'sext_ln26_87' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2452 [1/1] (0.00ns)   --->   "%sext_ln26_88 = sext i27 %add_ln26_112" [FIR_HLS.cpp:26]   --->   Operation 2452 'sext' 'sext_ln26_88' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2453 [1/1] (0.96ns)   --->   "%add_ln26_113 = add i28 %sext_ln26_88, i28 %sext_ln26_87" [FIR_HLS.cpp:26]   --->   Operation 2453 'add' 'add_ln26_113' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 1.23>
ST_173 : Operation 2454 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_8 = load i16 382" [FIR_HLS.cpp:22]   --->   Operation 2454 'load' 'H_filter_FIR_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_173 : Operation 2455 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_9 = load i16 381" [FIR_HLS.cpp:22]   --->   Operation 2455 'load' 'H_filter_FIR_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_173 : Operation 2456 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_10 = load i16 380" [FIR_HLS.cpp:22]   --->   Operation 2456 'load' 'H_filter_FIR_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_173 : Operation 2457 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_11 = load i16 379" [FIR_HLS.cpp:22]   --->   Operation 2457 'load' 'H_filter_FIR_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_173 : Operation 2458 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_12, i16 379" [FIR_HLS.cpp:22]   --->   Operation 2458 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_173 : Operation 2459 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_103 = add i25 %tmp66, i25 %tmp280_cast" [FIR_HLS.cpp:26]   --->   Operation 2459 'add' 'add_ln26_103' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 174 <SV = 173> <Delay = 2.69>
ST_174 : Operation 2460 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_10 = load i16 380" [FIR_HLS.cpp:22]   --->   Operation 2460 'load' 'H_filter_FIR_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_174 : Operation 2461 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_11 = load i16 379" [FIR_HLS.cpp:22]   --->   Operation 2461 'load' 'H_filter_FIR_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_174 : Operation 2462 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_17 = load i16 373" [FIR_HLS.cpp:22]   --->   Operation 2462 'load' 'H_filter_FIR_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_174 : Operation 2463 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_18, i16 373" [FIR_HLS.cpp:22]   --->   Operation 2463 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_174 : Operation 2464 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_20 = load i16 370" [FIR_HLS.cpp:22]   --->   Operation 2464 'load' 'H_filter_FIR_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_174 : Operation 2465 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_21, i16 370" [FIR_HLS.cpp:22]   --->   Operation 2465 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_174 : Operation 2466 [1/1] (0.00ns)   --->   "%sext_ln22_356 = sext i16 %H_filter_FIR_load_363" [FIR_HLS.cpp:22]   --->   Operation 2466 'sext' 'sext_ln22_356' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2467 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_94)   --->   "%tmp123 = sub i19 %tmp122, i19 %sext_ln22_356" [FIR_HLS.cpp:22]   --->   Operation 2467 'sub' 'tmp123' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 2468 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_94)   --->   "%tmp123_cast = sext i19 %tmp123" [FIR_HLS.cpp:22]   --->   Operation 2468 'sext' 'tmp123_cast' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2469 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_94)   --->   "%tmp124 = mul i25 %tmp123_cast, i25 46" [FIR_HLS.cpp:22]   --->   Operation 2469 'mul' 'tmp124' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 175 <SV = 174> <Delay = 1.23>
ST_175 : Operation 2470 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_17 = load i16 373" [FIR_HLS.cpp:22]   --->   Operation 2470 'load' 'H_filter_FIR_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_175 : Operation 2471 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_20 = load i16 370" [FIR_HLS.cpp:22]   --->   Operation 2471 'load' 'H_filter_FIR_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_175 : Operation 2472 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_24 = load i16 366" [FIR_HLS.cpp:22]   --->   Operation 2472 'load' 'H_filter_FIR_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_175 : Operation 2473 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_25 = load i16 365" [FIR_HLS.cpp:22]   --->   Operation 2473 'load' 'H_filter_FIR_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_175 : Operation 2474 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_94)   --->   "%tmp124 = mul i25 %tmp123_cast, i25 46" [FIR_HLS.cpp:22]   --->   Operation 2474 'mul' 'tmp124' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 176 <SV = 175> <Delay = 3.11>
ST_176 : Operation 2475 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_24 = load i16 366" [FIR_HLS.cpp:22]   --->   Operation 2475 'load' 'H_filter_FIR_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_176 : Operation 2476 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_25 = load i16 365" [FIR_HLS.cpp:22]   --->   Operation 2476 'load' 'H_filter_FIR_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_176 : Operation 2477 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_26 = load i16 364" [FIR_HLS.cpp:22]   --->   Operation 2477 'load' 'H_filter_FIR_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_176 : Operation 2478 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_27, i16 364" [FIR_HLS.cpp:22]   --->   Operation 2478 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_176 : Operation 2479 [1/1] (0.00ns)   --->   "%sext_ln22_24 = sext i16 %H_filter_FIR_load_27" [FIR_HLS.cpp:22]   --->   Operation 2479 'sext' 'sext_ln22_24' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2480 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_33 = load i16 357" [FIR_HLS.cpp:22]   --->   Operation 2480 'load' 'H_filter_FIR_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_176 : Operation 2481 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_34, i16 357" [FIR_HLS.cpp:22]   --->   Operation 2481 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_176 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln22_76 = sext i16 %H_filter_FIR_load_80" [FIR_HLS.cpp:22]   --->   Operation 2482 'sext' 'sext_ln22_76' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2483 [1/1] (0.00ns)   --->   "%sext_ln22_305 = sext i16 %H_filter_FIR_load_311" [FIR_HLS.cpp:22]   --->   Operation 2483 'sext' 'sext_ln22_305' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2484 [1/1] (0.00ns)   --->   "%sext_ln22_357 = sext i16 %H_filter_FIR_load_364" [FIR_HLS.cpp:22]   --->   Operation 2484 'sext' 'sext_ln22_357' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2485 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_94)   --->   "%tmp124 = mul i25 %tmp123_cast, i25 46" [FIR_HLS.cpp:22]   --->   Operation 2485 'mul' 'tmp124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 2486 [1/1] (0.85ns)   --->   "%tmp251 = sub i17 %sext_ln22_76, i17 %sext_ln22_24" [FIR_HLS.cpp:22]   --->   Operation 2486 'sub' 'tmp251' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2487 [1/1] (0.00ns)   --->   "%tmp251_cast = sext i17 %tmp251" [FIR_HLS.cpp:22]   --->   Operation 2487 'sext' 'tmp251_cast' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp252 = add i18 %tmp251_cast, i18 %sext_ln22_305" [FIR_HLS.cpp:22]   --->   Operation 2488 'add' 'tmp252' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 2489 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp253 = sub i18 %tmp252, i18 %sext_ln22_357" [FIR_HLS.cpp:22]   --->   Operation 2489 'sub' 'tmp253' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 2490 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp253, i5 0" [FIR_HLS.cpp:22]   --->   Operation 2490 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2491 [1/1] (0.00ns)   --->   "%p_shl1359 = sext i23 %tmp_31" [FIR_HLS.cpp:22]   --->   Operation 2491 'sext' 'p_shl1359' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2492 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %tmp253, i2 0" [FIR_HLS.cpp:22]   --->   Operation 2492 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2493 [1/1] (0.00ns)   --->   "%p_shl1360 = sext i20 %tmp_32" [FIR_HLS.cpp:22]   --->   Operation 2493 'sext' 'p_shl1360' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2494 [1/1] (0.92ns)   --->   "%tmp254 = add i25 %p_shl1359, i25 %p_shl1360" [FIR_HLS.cpp:22]   --->   Operation 2494 'add' 'tmp254' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2495 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_94 = add i25 %tmp124, i25 %tmp254" [FIR_HLS.cpp:26]   --->   Operation 2495 'add' 'add_ln26_94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 177 <SV = 176> <Delay = 1.23>
ST_177 : Operation 2496 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_26 = load i16 364" [FIR_HLS.cpp:22]   --->   Operation 2496 'load' 'H_filter_FIR_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_177 : Operation 2497 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_33 = load i16 357" [FIR_HLS.cpp:22]   --->   Operation 2497 'load' 'H_filter_FIR_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_177 : Operation 2498 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_37 = load i16 353" [FIR_HLS.cpp:22]   --->   Operation 2498 'load' 'H_filter_FIR_load_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_177 : Operation 2499 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_38, i16 353" [FIR_HLS.cpp:22]   --->   Operation 2499 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_177 : Operation 2500 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_43 = load i16 347" [FIR_HLS.cpp:22]   --->   Operation 2500 'load' 'H_filter_FIR_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_177 : Operation 2501 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_94 = add i25 %tmp124, i25 %tmp254" [FIR_HLS.cpp:26]   --->   Operation 2501 'add' 'add_ln26_94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 178 <SV = 177> <Delay = 1.23>
ST_178 : Operation 2502 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_37 = load i16 353" [FIR_HLS.cpp:22]   --->   Operation 2502 'load' 'H_filter_FIR_load_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_178 : Operation 2503 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_43 = load i16 347" [FIR_HLS.cpp:22]   --->   Operation 2503 'load' 'H_filter_FIR_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_178 : Operation 2504 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_44 = load i16 346" [FIR_HLS.cpp:22]   --->   Operation 2504 'load' 'H_filter_FIR_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_178 : Operation 2505 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_45 = load i16 345" [FIR_HLS.cpp:22]   --->   Operation 2505 'load' 'H_filter_FIR_load_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_178 : Operation 2506 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_46, i16 345" [FIR_HLS.cpp:22]   --->   Operation 2506 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 179 <SV = 178> <Delay = 1.23>
ST_179 : Operation 2507 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_44 = load i16 346" [FIR_HLS.cpp:22]   --->   Operation 2507 'load' 'H_filter_FIR_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_179 : Operation 2508 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_45 = load i16 345" [FIR_HLS.cpp:22]   --->   Operation 2508 'load' 'H_filter_FIR_load_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_179 : Operation 2509 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_48 = load i16 342" [FIR_HLS.cpp:22]   --->   Operation 2509 'load' 'H_filter_FIR_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_179 : Operation 2510 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_49, i16 342" [FIR_HLS.cpp:22]   --->   Operation 2510 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_179 : Operation 2511 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_51 = load i16 339" [FIR_HLS.cpp:22]   --->   Operation 2511 'load' 'H_filter_FIR_load_51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_179 : Operation 2512 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_52, i16 339" [FIR_HLS.cpp:22]   --->   Operation 2512 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 180 <SV = 179> <Delay = 1.23>
ST_180 : Operation 2513 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_48 = load i16 342" [FIR_HLS.cpp:22]   --->   Operation 2513 'load' 'H_filter_FIR_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_180 : Operation 2514 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_51 = load i16 339" [FIR_HLS.cpp:22]   --->   Operation 2514 'load' 'H_filter_FIR_load_51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_180 : Operation 2515 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_70 = load i16 320" [FIR_HLS.cpp:22]   --->   Operation 2515 'load' 'H_filter_FIR_load_70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_180 : Operation 2516 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_71 = load i16 319" [FIR_HLS.cpp:22]   --->   Operation 2516 'load' 'H_filter_FIR_load_71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 181 <SV = 180> <Delay = 1.23>
ST_181 : Operation 2517 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_70 = load i16 320" [FIR_HLS.cpp:22]   --->   Operation 2517 'load' 'H_filter_FIR_load_70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_181 : Operation 2518 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_71 = load i16 319" [FIR_HLS.cpp:22]   --->   Operation 2518 'load' 'H_filter_FIR_load_71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_181 : Operation 2519 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_72 = load i16 318" [FIR_HLS.cpp:22]   --->   Operation 2519 'load' 'H_filter_FIR_load_72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_181 : Operation 2520 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_73, i16 318" [FIR_HLS.cpp:22]   --->   Operation 2520 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_181 : Operation 2521 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_78 = load i16 312" [FIR_HLS.cpp:22]   --->   Operation 2521 'load' 'H_filter_FIR_load_78' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_181 : Operation 2522 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_79, i16 312" [FIR_HLS.cpp:22]   --->   Operation 2522 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 182 <SV = 181> <Delay = 2.69>
ST_182 : Operation 2523 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_72 = load i16 318" [FIR_HLS.cpp:22]   --->   Operation 2523 'load' 'H_filter_FIR_load_72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_182 : Operation 2524 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_78 = load i16 312" [FIR_HLS.cpp:22]   --->   Operation 2524 'load' 'H_filter_FIR_load_78' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_182 : Operation 2525 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_88 = load i16 302" [FIR_HLS.cpp:22]   --->   Operation 2525 'load' 'H_filter_FIR_load_88' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_182 : Operation 2526 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_89, i16 302" [FIR_HLS.cpp:22]   --->   Operation 2526 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_182 : Operation 2527 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_110 = load i16 280" [FIR_HLS.cpp:22]   --->   Operation 2527 'load' 'H_filter_FIR_load_110' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_182 : Operation 2528 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_111, i16 280" [FIR_HLS.cpp:22]   --->   Operation 2528 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_182 : Operation 2529 [1/1] (0.00ns)   --->   "%sext_ln22_158 = sext i16 %H_filter_FIR_load_163" [FIR_HLS.cpp:22]   --->   Operation 2529 'sext' 'sext_ln22_158' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2530 [1/1] (0.00ns)   --->   "%sext_ln22_174 = sext i16 %H_filter_FIR_load_179" [FIR_HLS.cpp:22]   --->   Operation 2530 'sext' 'sext_ln22_174' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2531 [1/1] (0.00ns)   --->   "%sext_ln22_207 = sext i16 %H_filter_FIR_load_212" [FIR_HLS.cpp:22]   --->   Operation 2531 'sext' 'sext_ln22_207' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln22_223 = sext i16 %H_filter_FIR_load_228" [FIR_HLS.cpp:22]   --->   Operation 2532 'sext' 'sext_ln22_223' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2533 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_14)   --->   "%tmp338 = add i17 %sext_ln22_207, i17 %sext_ln22_174" [FIR_HLS.cpp:22]   --->   Operation 2533 'add' 'tmp338' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 2534 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_14)   --->   "%tmp338_cast = sext i17 %tmp338" [FIR_HLS.cpp:22]   --->   Operation 2534 'sext' 'tmp338_cast' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2535 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_14)   --->   "%tmp339 = mul i27 %tmp338_cast, i27 492" [FIR_HLS.cpp:22]   --->   Operation 2535 'mul' 'tmp339' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 2536 [1/1] (1.69ns) (grouped into DSP with root node add_ln26_29)   --->   "%tmp368 = add i17 %sext_ln22_223, i17 %sext_ln22_158" [FIR_HLS.cpp:22]   --->   Operation 2536 'add' 'tmp368' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 2537 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_29)   --->   "%tmp368_cast = sext i17 %tmp368" [FIR_HLS.cpp:22]   --->   Operation 2537 'sext' 'tmp368_cast' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2538 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_29)   --->   "%tmp369 = mul i27 %tmp368_cast, i27 352" [FIR_HLS.cpp:22]   --->   Operation 2538 'mul' 'tmp369' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 183 <SV = 182> <Delay = 1.23>
ST_183 : Operation 2539 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_88 = load i16 302" [FIR_HLS.cpp:22]   --->   Operation 2539 'load' 'H_filter_FIR_load_88' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_183 : Operation 2540 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_110 = load i16 280" [FIR_HLS.cpp:22]   --->   Operation 2540 'load' 'H_filter_FIR_load_110' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_183 : Operation 2541 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_164 = load i16 226" [FIR_HLS.cpp:22]   --->   Operation 2541 'load' 'H_filter_FIR_load_164' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_183 : Operation 2542 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_165, i16 226" [FIR_HLS.cpp:22]   --->   Operation 2542 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_183 : Operation 2543 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_180 = load i16 210" [FIR_HLS.cpp:22]   --->   Operation 2543 'load' 'H_filter_FIR_load_180' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_183 : Operation 2544 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_181, i16 210" [FIR_HLS.cpp:22]   --->   Operation 2544 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_183 : Operation 2545 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_14)   --->   "%tmp339 = mul i27 %tmp338_cast, i27 492" [FIR_HLS.cpp:22]   --->   Operation 2545 'mul' 'tmp339' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 2546 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_29)   --->   "%tmp369 = mul i27 %tmp368_cast, i27 352" [FIR_HLS.cpp:22]   --->   Operation 2546 'mul' 'tmp369' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 184 <SV = 183> <Delay = 2.45>
ST_184 : Operation 2547 [1/1] (0.00ns)   --->   "%sext_ln22_157 = sext i16 %H_filter_FIR_load_162" [FIR_HLS.cpp:22]   --->   Operation 2547 'sext' 'sext_ln22_157' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2548 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_164 = load i16 226" [FIR_HLS.cpp:22]   --->   Operation 2548 'load' 'H_filter_FIR_load_164' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_184 : Operation 2549 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_180 = load i16 210" [FIR_HLS.cpp:22]   --->   Operation 2549 'load' 'H_filter_FIR_load_180' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_184 : Operation 2550 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_211 = load i16 179" [FIR_HLS.cpp:22]   --->   Operation 2550 'load' 'H_filter_FIR_load_211' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_184 : Operation 2551 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_212, i16 179" [FIR_HLS.cpp:22]   --->   Operation 2551 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_184 : Operation 2552 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_227 = load i16 163" [FIR_HLS.cpp:22]   --->   Operation 2552 'load' 'H_filter_FIR_load_227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_184 : Operation 2553 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_228, i16 163" [FIR_HLS.cpp:22]   --->   Operation 2553 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_184 : Operation 2554 [1/1] (0.00ns)   --->   "%sext_ln22_224 = sext i16 %H_filter_FIR_load_229" [FIR_HLS.cpp:22]   --->   Operation 2554 'sext' 'sext_ln22_224' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2555 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_14)   --->   "%tmp339 = mul i27 %tmp338_cast, i27 492" [FIR_HLS.cpp:22]   --->   Operation 2555 'mul' 'tmp339' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 2556 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_14)   --->   "%tmp339_cast = sext i27 %tmp339" [FIR_HLS.cpp:22]   --->   Operation 2556 'sext' 'tmp339_cast' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2557 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_29)   --->   "%tmp369 = mul i27 %tmp368_cast, i27 352" [FIR_HLS.cpp:22]   --->   Operation 2557 'mul' 'tmp369' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 2558 [1/1] (0.85ns)   --->   "%tmp370 = add i17 %sext_ln22_224, i17 %sext_ln22_157" [FIR_HLS.cpp:22]   --->   Operation 2558 'add' 'tmp370' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2559 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i17.i9, i17 %tmp370, i9 0" [FIR_HLS.cpp:22]   --->   Operation 2559 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2560 [1/1] (0.00ns)   --->   "%p_shl1333 = sext i26 %tmp_53" [FIR_HLS.cpp:22]   --->   Operation 2560 'sext' 'p_shl1333' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2561 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp370, i1 0" [FIR_HLS.cpp:22]   --->   Operation 2561 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2562 [1/1] (0.00ns)   --->   "%p_shl1334 = sext i18 %tmp_54" [FIR_HLS.cpp:22]   --->   Operation 2562 'sext' 'p_shl1334' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2563 [1/1] (0.95ns)   --->   "%tmp371 = sub i27 %p_shl1333, i27 %p_shl1334" [FIR_HLS.cpp:22]   --->   Operation 2563 'sub' 'tmp371' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2564 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_14 = add i28 %tmp339_cast, i28 %tmp341" [FIR_HLS.cpp:26]   --->   Operation 2564 'add' 'add_ln26_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 2565 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_29 = add i27 %tmp369, i27 %tmp371" [FIR_HLS.cpp:26]   --->   Operation 2565 'add' 'add_ln26_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 185 <SV = 184> <Delay = 6.94>
ST_185 : Operation 2566 [1/1] (0.00ns)   --->   "%sext_ln22_159 = sext i16 %H_filter_FIR_load_164" [FIR_HLS.cpp:22]   --->   Operation 2566 'sext' 'sext_ln22_159' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2567 [1/1] (0.00ns)   --->   "%sext_ln22_175 = sext i16 %H_filter_FIR_load_180" [FIR_HLS.cpp:22]   --->   Operation 2567 'sext' 'sext_ln22_175' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2568 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_211 = load i16 179" [FIR_HLS.cpp:22]   --->   Operation 2568 'load' 'H_filter_FIR_load_211' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_185 : Operation 2569 [1/1] (0.00ns)   --->   "%sext_ln22_206 = sext i16 %H_filter_FIR_load_211" [FIR_HLS.cpp:22]   --->   Operation 2569 'sext' 'sext_ln22_206' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2570 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_227 = load i16 163" [FIR_HLS.cpp:22]   --->   Operation 2570 'load' 'H_filter_FIR_load_227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_185 : Operation 2571 [1/1] (0.00ns)   --->   "%sext_ln22_222 = sext i16 %H_filter_FIR_load_227" [FIR_HLS.cpp:22]   --->   Operation 2571 'sext' 'sext_ln22_222' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2572 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_281 = load i16 109" [FIR_HLS.cpp:22]   --->   Operation 2572 'load' 'H_filter_FIR_load_281' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_185 : Operation 2573 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_282, i16 109" [FIR_HLS.cpp:22]   --->   Operation 2573 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_185 : Operation 2574 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_303 = load i16 87" [FIR_HLS.cpp:22]   --->   Operation 2574 'load' 'H_filter_FIR_load_303' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_185 : Operation 2575 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_304, i16 87" [FIR_HLS.cpp:22]   --->   Operation 2575 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_185 : Operation 2576 [1/1] (0.85ns)   --->   "%tmp336 = add i17 %sext_ln22_206, i17 %sext_ln22_175" [FIR_HLS.cpp:22]   --->   Operation 2576 'add' 'tmp336' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2577 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp336, i2 0" [FIR_HLS.cpp:22]   --->   Operation 2577 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2578 [1/1] (0.00ns)   --->   "%p_shl1342 = sext i19 %tmp_46" [FIR_HLS.cpp:22]   --->   Operation 2578 'sext' 'p_shl1342' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2579 [1/1] (0.88ns)   --->   "%tmp337 = sub i20 0, i20 %p_shl1342" [FIR_HLS.cpp:22]   --->   Operation 2579 'sub' 'tmp337' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2580 [1/1] (0.00ns)   --->   "%tmp337_cast = sext i20 %tmp337" [FIR_HLS.cpp:22]   --->   Operation 2580 'sext' 'tmp337_cast' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2581 [1/1] (0.85ns)   --->   "%tmp366 = add i17 %sext_ln22_222, i17 %sext_ln22_159" [FIR_HLS.cpp:22]   --->   Operation 2581 'add' 'tmp366' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2582 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i17.i7, i17 %tmp366, i7 0" [FIR_HLS.cpp:22]   --->   Operation 2582 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2583 [1/1] (0.00ns)   --->   "%p_shl1335 = sext i24 %tmp_51" [FIR_HLS.cpp:22]   --->   Operation 2583 'sext' 'p_shl1335' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2584 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp366, i1 0" [FIR_HLS.cpp:22]   --->   Operation 2584 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2585 [1/1] (0.00ns)   --->   "%p_shl1336 = sext i18 %tmp_52" [FIR_HLS.cpp:22]   --->   Operation 2585 'sext' 'p_shl1336' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2586 [1/1] (0.93ns)   --->   "%tmp367 = sub i25 %p_shl1335, i25 %p_shl1336" [FIR_HLS.cpp:22]   --->   Operation 2586 'sub' 'tmp367' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2587 [1/1] (0.00ns)   --->   "%tmp367_cast = sext i25 %tmp367" [FIR_HLS.cpp:22]   --->   Operation 2587 'sext' 'tmp367_cast' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2588 [1/1] (0.00ns)   --->   "%sext_ln26_10 = sext i31 %add_ln26_12" [FIR_HLS.cpp:26]   --->   Operation 2588 'sext' 'sext_ln26_10' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_13 = add i32 %sext_ln26_10, i32 %add_ln26_5" [FIR_HLS.cpp:26]   --->   Operation 2589 'add' 'add_ln26_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 2590 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_14 = add i28 %tmp339_cast, i28 %tmp341" [FIR_HLS.cpp:26]   --->   Operation 2590 'add' 'add_ln26_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 2591 [1/1] (0.97ns)   --->   "%add_ln26_15 = add i28 %add_ln26_14, i28 %tmp337_cast" [FIR_HLS.cpp:26]   --->   Operation 2591 'add' 'add_ln26_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln26_11 = sext i28 %add_ln26_15" [FIR_HLS.cpp:26]   --->   Operation 2592 'sext' 'sext_ln26_11' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2593 [1/1] (0.00ns)   --->   "%sext_ln26_13 = sext i29 %add_ln26_18" [FIR_HLS.cpp:26]   --->   Operation 2593 'sext' 'sext_ln26_13' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2594 [1/1] (0.98ns)   --->   "%add_ln26_19 = add i30 %sext_ln26_13, i30 %sext_ln26_11" [FIR_HLS.cpp:26]   --->   Operation 2594 'add' 'add_ln26_19' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln26_14 = sext i30 %add_ln26_19" [FIR_HLS.cpp:26]   --->   Operation 2595 'sext' 'sext_ln26_14' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2596 [1/1] (0.00ns)   --->   "%sext_ln26_19 = sext i29 %add_ln26_26" [FIR_HLS.cpp:26]   --->   Operation 2596 'sext' 'sext_ln26_19' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2597 [1/1] (0.99ns)   --->   "%add_ln26_27 = add i31 %sext_ln26_19, i31 %sext_ln26_14" [FIR_HLS.cpp:26]   --->   Operation 2597 'add' 'add_ln26_27' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2598 [1/1] (0.00ns)   --->   "%sext_ln26_20 = sext i31 %add_ln26_27" [FIR_HLS.cpp:26]   --->   Operation 2598 'sext' 'sext_ln26_20' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2599 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln26_28 = add i32 %sext_ln26_20, i32 %add_ln26_13" [FIR_HLS.cpp:26]   --->   Operation 2599 'add' 'add_ln26_28' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 2600 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_29 = add i27 %tmp369, i27 %tmp371" [FIR_HLS.cpp:26]   --->   Operation 2600 'add' 'add_ln26_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 2601 [1/1] (0.96ns)   --->   "%add_ln26_30 = add i27 %add_ln26_29, i27 %tmp367_cast" [FIR_HLS.cpp:26]   --->   Operation 2601 'add' 'add_ln26_30' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln26_21 = sext i27 %add_ln26_30" [FIR_HLS.cpp:26]   --->   Operation 2602 'sext' 'sext_ln26_21' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln26_23 = sext i28 %add_ln26_33" [FIR_HLS.cpp:26]   --->   Operation 2603 'sext' 'sext_ln26_23' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2604 [1/1] (0.97ns)   --->   "%add_ln26_34 = add i29 %sext_ln26_23, i29 %sext_ln26_21" [FIR_HLS.cpp:26]   --->   Operation 2604 'add' 'add_ln26_34' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2605 [1/1] (0.00ns)   --->   "%sext_ln26_24 = sext i29 %add_ln26_34" [FIR_HLS.cpp:26]   --->   Operation 2605 'sext' 'sext_ln26_24' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2606 [1/1] (0.00ns)   --->   "%sext_ln26_31 = sext i29 %add_ln26_41" [FIR_HLS.cpp:26]   --->   Operation 2606 'sext' 'sext_ln26_31' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2607 [1/1] (0.98ns)   --->   "%add_ln26_42 = add i30 %sext_ln26_31, i30 %sext_ln26_24" [FIR_HLS.cpp:26]   --->   Operation 2607 'add' 'add_ln26_42' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln26_32 = sext i30 %add_ln26_42" [FIR_HLS.cpp:26]   --->   Operation 2608 'sext' 'sext_ln26_32' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2609 [1/1] (0.00ns)   --->   "%sext_ln26_45 = sext i30 %add_ln26_56" [FIR_HLS.cpp:26]   --->   Operation 2609 'sext' 'sext_ln26_45' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2610 [1/1] (0.99ns)   --->   "%add_ln26_57 = add i31 %sext_ln26_45, i31 %sext_ln26_32" [FIR_HLS.cpp:26]   --->   Operation 2610 'add' 'add_ln26_57' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 1.23>
ST_186 : Operation 2611 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_281 = load i16 109" [FIR_HLS.cpp:22]   --->   Operation 2611 'load' 'H_filter_FIR_load_281' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_186 : Operation 2612 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_303 = load i16 87" [FIR_HLS.cpp:22]   --->   Operation 2612 'load' 'H_filter_FIR_load_303' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_186 : Operation 2613 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_313 = load i16 77" [FIR_HLS.cpp:22]   --->   Operation 2613 'load' 'H_filter_FIR_load_313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_186 : Operation 2614 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_314, i16 77" [FIR_HLS.cpp:22]   --->   Operation 2614 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_186 : Operation 2615 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_319 = load i16 71" [FIR_HLS.cpp:22]   --->   Operation 2615 'load' 'H_filter_FIR_load_319' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 187 <SV = 186> <Delay = 1.23>
ST_187 : Operation 2616 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_313 = load i16 77" [FIR_HLS.cpp:22]   --->   Operation 2616 'load' 'H_filter_FIR_load_313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_187 : Operation 2617 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_319 = load i16 71" [FIR_HLS.cpp:22]   --->   Operation 2617 'load' 'H_filter_FIR_load_319' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_187 : Operation 2618 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_320 = load i16 70" [FIR_HLS.cpp:22]   --->   Operation 2618 'load' 'H_filter_FIR_load_320' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_187 : Operation 2619 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_321 = load i16 69" [FIR_HLS.cpp:22]   --->   Operation 2619 'load' 'H_filter_FIR_load_321' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_187 : Operation 2620 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_322, i16 69" [FIR_HLS.cpp:22]   --->   Operation 2620 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 188 <SV = 187> <Delay = 1.23>
ST_188 : Operation 2621 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_320 = load i16 70" [FIR_HLS.cpp:22]   --->   Operation 2621 'load' 'H_filter_FIR_load_320' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_188 : Operation 2622 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_321 = load i16 69" [FIR_HLS.cpp:22]   --->   Operation 2622 'load' 'H_filter_FIR_load_321' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_188 : Operation 2623 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_340 = load i16 50" [FIR_HLS.cpp:22]   --->   Operation 2623 'load' 'H_filter_FIR_load_340' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_188 : Operation 2624 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_341, i16 50" [FIR_HLS.cpp:22]   --->   Operation 2624 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_188 : Operation 2625 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_343 = load i16 47" [FIR_HLS.cpp:22]   --->   Operation 2625 'load' 'H_filter_FIR_load_343' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_188 : Operation 2626 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_344, i16 47" [FIR_HLS.cpp:22]   --->   Operation 2626 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 189 <SV = 188> <Delay = 1.23>
ST_189 : Operation 2627 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_340 = load i16 50" [FIR_HLS.cpp:22]   --->   Operation 2627 'load' 'H_filter_FIR_load_340' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_189 : Operation 2628 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_343 = load i16 47" [FIR_HLS.cpp:22]   --->   Operation 2628 'load' 'H_filter_FIR_load_343' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_189 : Operation 2629 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_346 = load i16 44" [FIR_HLS.cpp:22]   --->   Operation 2629 'load' 'H_filter_FIR_load_346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_189 : Operation 2630 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_347 = load i16 43" [FIR_HLS.cpp:22]   --->   Operation 2630 'load' 'H_filter_FIR_load_347' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 190 <SV = 189> <Delay = 1.23>
ST_190 : Operation 2631 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_346 = load i16 44" [FIR_HLS.cpp:22]   --->   Operation 2631 'load' 'H_filter_FIR_load_346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_190 : Operation 2632 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_347 = load i16 43" [FIR_HLS.cpp:22]   --->   Operation 2632 'load' 'H_filter_FIR_load_347' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_190 : Operation 2633 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_348 = load i16 42" [FIR_HLS.cpp:22]   --->   Operation 2633 'load' 'H_filter_FIR_load_348' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_190 : Operation 2634 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_349, i16 42" [FIR_HLS.cpp:22]   --->   Operation 2634 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_190 : Operation 2635 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_354 = load i16 36" [FIR_HLS.cpp:22]   --->   Operation 2635 'load' 'H_filter_FIR_load_354' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_190 : Operation 2636 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_355, i16 36" [FIR_HLS.cpp:22]   --->   Operation 2636 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 191 <SV = 190> <Delay = 1.23>
ST_191 : Operation 2637 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_348 = load i16 42" [FIR_HLS.cpp:22]   --->   Operation 2637 'load' 'H_filter_FIR_load_348' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_191 : Operation 2638 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_354 = load i16 36" [FIR_HLS.cpp:22]   --->   Operation 2638 'load' 'H_filter_FIR_load_354' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_191 : Operation 2639 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_358 = load i16 32" [FIR_HLS.cpp:22]   --->   Operation 2639 'load' 'H_filter_FIR_load_358' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_191 : Operation 2640 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_359, i16 32" [FIR_HLS.cpp:22]   --->   Operation 2640 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_191 : Operation 2641 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_365 = load i16 25" [FIR_HLS.cpp:22]   --->   Operation 2641 'load' 'H_filter_FIR_load_365' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 192 <SV = 191> <Delay = 1.23>
ST_192 : Operation 2642 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_358 = load i16 32" [FIR_HLS.cpp:22]   --->   Operation 2642 'load' 'H_filter_FIR_load_358' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_192 : Operation 2643 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_365 = load i16 25" [FIR_HLS.cpp:22]   --->   Operation 2643 'load' 'H_filter_FIR_load_365' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_192 : Operation 2644 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_366 = load i16 24" [FIR_HLS.cpp:22]   --->   Operation 2644 'load' 'H_filter_FIR_load_366' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_192 : Operation 2645 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_367 = load i16 23" [FIR_HLS.cpp:22]   --->   Operation 2645 'load' 'H_filter_FIR_load_367' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_192 : Operation 2646 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_368, i16 23" [FIR_HLS.cpp:22]   --->   Operation 2646 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 193 <SV = 192> <Delay = 6.52>
ST_193 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln22_22 = sext i16 %H_filter_FIR_load_24" [FIR_HLS.cpp:22]   --->   Operation 2647 'sext' 'sext_ln22_22' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2648 [1/1] (0.00ns)   --->   "%sext_ln22_23 = sext i16 %H_filter_FIR_load_26" [FIR_HLS.cpp:22]   --->   Operation 2648 'sext' 'sext_ln22_23' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2649 [1/1] (0.00ns)   --->   "%sext_ln22_67 = sext i16 %H_filter_FIR_load_71" [FIR_HLS.cpp:22]   --->   Operation 2649 'sext' 'sext_ln22_67' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln22_105 = sext i16 %H_filter_FIR_load_110" [FIR_HLS.cpp:22]   --->   Operation 2650 'sext' 'sext_ln22_105' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln22_276 = sext i16 %H_filter_FIR_load_281" [FIR_HLS.cpp:22]   --->   Operation 2651 'sext' 'sext_ln22_276' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln22_314 = sext i16 %H_filter_FIR_load_320" [FIR_HLS.cpp:22]   --->   Operation 2652 'sext' 'sext_ln22_314' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln22_358 = sext i16 %H_filter_FIR_load_365" [FIR_HLS.cpp:22]   --->   Operation 2653 'sext' 'sext_ln22_358' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2654 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_366 = load i16 24" [FIR_HLS.cpp:22]   --->   Operation 2654 'load' 'H_filter_FIR_load_366' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_193 : Operation 2655 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_367 = load i16 23" [FIR_HLS.cpp:22]   --->   Operation 2655 'load' 'H_filter_FIR_load_367' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_193 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln22_359 = sext i16 %H_filter_FIR_load_367" [FIR_HLS.cpp:22]   --->   Operation 2656 'sext' 'sext_ln22_359' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2657 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_371 = load i16 19" [FIR_HLS.cpp:22]   --->   Operation 2657 'load' 'H_filter_FIR_load_371' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_193 : Operation 2658 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_372, i16 19" [FIR_HLS.cpp:22]   --->   Operation 2658 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_193 : Operation 2659 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_374 = load i16 16" [FIR_HLS.cpp:22]   --->   Operation 2659 'load' 'H_filter_FIR_load_374' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_193 : Operation 2660 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_375, i16 16" [FIR_HLS.cpp:22]   --->   Operation 2660 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_193 : Operation 2661 [1/1] (0.85ns)   --->   "%tmp215 = add i17 %sext_ln22_105, i17 %sext_ln22_23" [FIR_HLS.cpp:22]   --->   Operation 2661 'add' 'tmp215' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2662 [1/1] (0.00ns)   --->   "%tmp215_cast = sext i17 %tmp215" [FIR_HLS.cpp:22]   --->   Operation 2662 'sext' 'tmp215_cast' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2663 [1/1] (0.85ns)   --->   "%tmp216 = add i17 %sext_ln22_276, i17 %sext_ln22_358" [FIR_HLS.cpp:22]   --->   Operation 2663 'add' 'tmp216' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2664 [1/1] (0.00ns)   --->   "%tmp216_cast = sext i17 %tmp216" [FIR_HLS.cpp:22]   --->   Operation 2664 'sext' 'tmp216_cast' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2665 [1/1] (0.86ns)   --->   "%tmp257 = add i18 %tmp216_cast, i18 %tmp215_cast" [FIR_HLS.cpp:22]   --->   Operation 2665 'add' 'tmp257' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2666 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i18.i4, i18 %tmp257, i4 0" [FIR_HLS.cpp:22]   --->   Operation 2666 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2667 [1/1] (0.00ns)   --->   "%p_shl1356 = sext i22 %tmp_33" [FIR_HLS.cpp:22]   --->   Operation 2667 'sext' 'p_shl1356' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg1357 = sub i24 0, i24 %p_shl1356" [FIR_HLS.cpp:22]   --->   Operation 2668 'sub' 'p_neg1357' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 2669 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %tmp257, i2 0" [FIR_HLS.cpp:22]   --->   Operation 2669 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2670 [1/1] (0.00ns)   --->   "%p_shl1358 = sext i20 %tmp_34" [FIR_HLS.cpp:22]   --->   Operation 2670 'sext' 'p_shl1358' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2671 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%tmp258 = sub i24 %p_neg1357, i24 %p_shl1358" [FIR_HLS.cpp:22]   --->   Operation 2671 'sub' 'tmp258' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 2672 [1/1] (0.85ns)   --->   "%tmp237 = add i17 %sext_ln22_67, i17 %sext_ln22_22" [FIR_HLS.cpp:22]   --->   Operation 2672 'add' 'tmp237' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2673 [1/1] (0.00ns)   --->   "%tmp237_cast = sext i17 %tmp237" [FIR_HLS.cpp:22]   --->   Operation 2673 'sext' 'tmp237_cast' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2674 [1/1] (0.85ns)   --->   "%tmp238 = add i17 %sext_ln22_314, i17 %sext_ln22_359" [FIR_HLS.cpp:22]   --->   Operation 2674 'add' 'tmp238' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2675 [1/1] (0.00ns)   --->   "%tmp238_cast = sext i17 %tmp238" [FIR_HLS.cpp:22]   --->   Operation 2675 'sext' 'tmp238_cast' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2676 [1/1] (0.86ns)   --->   "%tmp261 = add i18 %tmp238_cast, i18 %tmp237_cast" [FIR_HLS.cpp:22]   --->   Operation 2676 'add' 'tmp261' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2677 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i18.i4, i18 %tmp261, i4 0" [FIR_HLS.cpp:22]   --->   Operation 2677 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2678 [1/1] (0.00ns)   --->   "%p_shl1354 = sext i22 %tmp_35" [FIR_HLS.cpp:22]   --->   Operation 2678 'sext' 'p_shl1354' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2679 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp261, i1 0" [FIR_HLS.cpp:22]   --->   Operation 2679 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2680 [1/1] (0.00ns)   --->   "%p_shl1355 = sext i19 %tmp_36" [FIR_HLS.cpp:22]   --->   Operation 2680 'sext' 'p_shl1355' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp262 = add i24 %p_shl1354, i24 %p_shl1355" [FIR_HLS.cpp:22]   --->   Operation 2681 'add' 'tmp262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln26_90 = sext i27 %add_ln26_93" [FIR_HLS.cpp:26]   --->   Operation 2682 'sext' 'sext_ln26_90' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2683 [1/1] (0.00ns)   --->   "%sext_ln26_75 = sext i25 %add_ln26_94" [FIR_HLS.cpp:26]   --->   Operation 2683 'sext' 'sext_ln26_75' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2684 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln26_95 = add i24 %tmp258, i24 %tmp262" [FIR_HLS.cpp:26]   --->   Operation 2684 'add' 'add_ln26_95' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln26_76 = sext i24 %add_ln26_95" [FIR_HLS.cpp:26]   --->   Operation 2685 'sext' 'sext_ln26_76' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2686 [1/1] (0.94ns)   --->   "%add_ln26_96 = add i26 %sext_ln26_76, i26 %sext_ln26_75" [FIR_HLS.cpp:26]   --->   Operation 2686 'add' 'add_ln26_96' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln26_91 = sext i26 %add_ln26_96" [FIR_HLS.cpp:26]   --->   Operation 2687 'sext' 'sext_ln26_91' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2688 [1/1] (0.00ns)   --->   "%sext_ln26_94 = sext i26 %add_ln26_99" [FIR_HLS.cpp:26]   --->   Operation 2688 'sext' 'sext_ln26_94' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2689 [1/1] (0.95ns)   --->   "%add_ln26_100 = add i27 %sext_ln26_94, i27 %sext_ln26_91" [FIR_HLS.cpp:26]   --->   Operation 2689 'add' 'add_ln26_100' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln26_95 = sext i27 %add_ln26_100" [FIR_HLS.cpp:26]   --->   Operation 2690 'sext' 'sext_ln26_95' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2691 [1/1] (0.96ns)   --->   "%add_ln26_101 = add i28 %sext_ln26_95, i28 %sext_ln26_90" [FIR_HLS.cpp:26]   --->   Operation 2691 'add' 'add_ln26_101' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 1.23>
ST_194 : Operation 2692 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_371 = load i16 19" [FIR_HLS.cpp:22]   --->   Operation 2692 'load' 'H_filter_FIR_load_371' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_194 : Operation 2693 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_374 = load i16 16" [FIR_HLS.cpp:22]   --->   Operation 2693 'load' 'H_filter_FIR_load_374' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_194 : Operation 2694 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_380 = load i16 10" [FIR_HLS.cpp:22]   --->   Operation 2694 'load' 'H_filter_FIR_load_380' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_194 : Operation 2695 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_381 = load i16 9" [FIR_HLS.cpp:22]   --->   Operation 2695 'load' 'H_filter_FIR_load_381' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 195 <SV = 194> <Delay = 1.23>
ST_195 : Operation 2696 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_380 = load i16 10" [FIR_HLS.cpp:22]   --->   Operation 2696 'load' 'H_filter_FIR_load_380' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_195 : Operation 2697 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_381 = load i16 9" [FIR_HLS.cpp:22]   --->   Operation 2697 'load' 'H_filter_FIR_load_381' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_195 : Operation 2698 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_382 = load i16 8" [FIR_HLS.cpp:22]   --->   Operation 2698 'load' 'H_filter_FIR_load_382' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_195 : Operation 2699 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_383 = load i16 7" [FIR_HLS.cpp:22]   --->   Operation 2699 'load' 'H_filter_FIR_load_383' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 196 <SV = 195> <Delay = 5.31>
ST_196 : Operation 2700 [1/1] (0.00ns)   --->   "%sext_ln22_6 = sext i16 %H_filter_FIR_load_6" [FIR_HLS.cpp:22]   --->   Operation 2700 'sext' 'sext_ln22_6' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2701 [1/1] (0.00ns)   --->   "%sext_ln22_7 = sext i16 %H_filter_FIR_load_7" [FIR_HLS.cpp:22]   --->   Operation 2701 'sext' 'sext_ln22_7' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln22_8 = sext i16 %H_filter_FIR_load_8" [FIR_HLS.cpp:22]   --->   Operation 2702 'sext' 'sext_ln22_8' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln22_9 = sext i16 %H_filter_FIR_load_9" [FIR_HLS.cpp:22]   --->   Operation 2703 'sext' 'sext_ln22_9' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2704 [1/1] (0.00ns)   --->   "%sext_ln22_10 = sext i16 %H_filter_FIR_load_10" [FIR_HLS.cpp:22]   --->   Operation 2704 'sext' 'sext_ln22_10' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2705 [1/1] (0.00ns)   --->   "%sext_ln22_11 = sext i16 %H_filter_FIR_load_11" [FIR_HLS.cpp:22]   --->   Operation 2705 'sext' 'sext_ln22_11' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln22_19 = sext i16 %H_filter_FIR_load_20" [FIR_HLS.cpp:22]   --->   Operation 2706 'sext' 'sext_ln22_19' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2707 [1/1] (0.00ns)   --->   "%sext_ln22_30 = sext i16 %H_filter_FIR_load_33" [FIR_HLS.cpp:22]   --->   Operation 2707 'sext' 'sext_ln22_30' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2708 [1/1] (0.00ns)   --->   "%sext_ln22_34 = sext i16 %H_filter_FIR_load_37" [FIR_HLS.cpp:22]   --->   Operation 2708 'sext' 'sext_ln22_34' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2709 [1/1] (0.00ns)   --->   "%sext_ln22_39 = sext i16 %H_filter_FIR_load_43" [FIR_HLS.cpp:22]   --->   Operation 2709 'sext' 'sext_ln22_39' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2710 [1/1] (0.00ns)   --->   "%sext_ln22_40 = sext i16 %H_filter_FIR_load_44" [FIR_HLS.cpp:22]   --->   Operation 2710 'sext' 'sext_ln22_40' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2711 [1/1] (0.00ns)   --->   "%sext_ln22_44 = sext i16 %H_filter_FIR_load_48" [FIR_HLS.cpp:22]   --->   Operation 2711 'sext' 'sext_ln22_44' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2712 [1/1] (0.00ns)   --->   "%sext_ln22_66 = sext i16 %H_filter_FIR_load_70" [FIR_HLS.cpp:22]   --->   Operation 2712 'sext' 'sext_ln22_66' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln22_68 = sext i16 %H_filter_FIR_load_72" [FIR_HLS.cpp:22]   --->   Operation 2713 'sext' 'sext_ln22_68' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln22_74 = sext i16 %H_filter_FIR_load_78" [FIR_HLS.cpp:22]   --->   Operation 2714 'sext' 'sext_ln22_74' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2715 [1/1] (0.00ns)   --->   "%sext_ln22_84 = sext i16 %H_filter_FIR_load_88" [FIR_HLS.cpp:22]   --->   Operation 2715 'sext' 'sext_ln22_84' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln22_313 = sext i16 %H_filter_FIR_load_319" [FIR_HLS.cpp:22]   --->   Operation 2716 'sext' 'sext_ln22_313' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln22_337 = sext i16 %H_filter_FIR_load_343" [FIR_HLS.cpp:22]   --->   Operation 2717 'sext' 'sext_ln22_337' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln22_351 = sext i16 %H_filter_FIR_load_358" [FIR_HLS.cpp:22]   --->   Operation 2718 'sext' 'sext_ln22_351' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2719 [1/1] (0.00ns)   --->   "%sext_ln22_362 = sext i16 %H_filter_FIR_load_371" [FIR_HLS.cpp:22]   --->   Operation 2719 'sext' 'sext_ln22_362' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2720 [1/1] (0.00ns)   --->   "%sext_ln22_370 = sext i16 %H_filter_FIR_load_380" [FIR_HLS.cpp:22]   --->   Operation 2720 'sext' 'sext_ln22_370' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2721 [1/1] (0.00ns)   --->   "%sext_ln22_371 = sext i16 %H_filter_FIR_load_381" [FIR_HLS.cpp:22]   --->   Operation 2721 'sext' 'sext_ln22_371' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2722 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_382 = load i16 8" [FIR_HLS.cpp:22]   --->   Operation 2722 'load' 'H_filter_FIR_load_382' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_196 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln22_372 = sext i16 %H_filter_FIR_load_382" [FIR_HLS.cpp:22]   --->   Operation 2723 'sext' 'sext_ln22_372' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2724 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_383 = load i16 7" [FIR_HLS.cpp:22]   --->   Operation 2724 'load' 'H_filter_FIR_load_383' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_196 : Operation 2725 [1/1] (0.00ns)   --->   "%sext_ln22_373 = sext i16 %H_filter_FIR_load_383" [FIR_HLS.cpp:22]   --->   Operation 2725 'sext' 'sext_ln22_373' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2726 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_384 = load i16 6" [FIR_HLS.cpp:22]   --->   Operation 2726 'load' 'H_filter_FIR_load_384' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_196 : Operation 2727 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_385 = load i16 5" [FIR_HLS.cpp:22]   --->   Operation 2727 'load' 'H_filter_FIR_load_385' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_196 : Operation 2728 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_386, i16 5" [FIR_HLS.cpp:22]   --->   Operation 2728 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_196 : Operation 2729 [1/1] (0.85ns)   --->   "%tmp = add i17 %sext_ln22_34, i17 %sext_ln22_7" [FIR_HLS.cpp:22]   --->   Operation 2729 'add' 'tmp' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2730 [1/1] (0.00ns)   --->   "%tmp_cast = sext i17 %tmp" [FIR_HLS.cpp:22]   --->   Operation 2730 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = sub i18 %tmp_cast, i18 %sext_ln22_39" [FIR_HLS.cpp:22]   --->   Operation 2731 'sub' 'tmp6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 2732 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp7 = add i18 %tmp6, i18 %sext_ln22_66" [FIR_HLS.cpp:22]   --->   Operation 2732 'add' 'tmp7' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 2733 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i18 %tmp7" [FIR_HLS.cpp:22]   --->   Operation 2733 'sext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = sub i19 %tmp7_cast, i19 %sext_ln22_74" [FIR_HLS.cpp:22]   --->   Operation 2734 'sub' 'tmp8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 2735 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp9 = sub i19 %tmp8, i19 %sext_ln22_84" [FIR_HLS.cpp:22]   --->   Operation 2735 'sub' 'tmp9' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 2736 [1/1] (0.85ns)   --->   "%tmp71 = sub i17 %sext_ln22_6, i17 %sext_ln22_40" [FIR_HLS.cpp:22]   --->   Operation 2736 'sub' 'tmp71' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2737 [1/1] (0.85ns)   --->   "%tmp243 = add i17 %sext_ln22_44, i17 %sext_ln22_11" [FIR_HLS.cpp:22]   --->   Operation 2737 'add' 'tmp243' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2738 [1/1] (0.00ns)   --->   "%tmp243_cast = sext i17 %tmp243" [FIR_HLS.cpp:22]   --->   Operation 2738 'sext' 'tmp243_cast' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2739 [1/1] (0.85ns)   --->   "%tmp244 = add i17 %sext_ln22_337, i17 %sext_ln22_370" [FIR_HLS.cpp:22]   --->   Operation 2739 'add' 'tmp244' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2740 [1/1] (0.00ns)   --->   "%tmp244_cast = sext i17 %tmp244" [FIR_HLS.cpp:22]   --->   Operation 2740 'sext' 'tmp244_cast' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2741 [1/1] (0.86ns)   --->   "%tmp283 = add i18 %tmp244_cast, i18 %tmp243_cast" [FIR_HLS.cpp:22]   --->   Operation 2741 'add' 'tmp283' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2742 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i18.i3, i18 %tmp283, i3 0" [FIR_HLS.cpp:22]   --->   Operation 2742 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2743 [1/1] (0.00ns)   --->   "%p_shl1350 = sext i21 %tmp_39" [FIR_HLS.cpp:22]   --->   Operation 2743 'sext' 'p_shl1350' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2744 [1/1] (0.85ns)   --->   "%tmp249 = add i17 %sext_ln22_30, i17 %sext_ln22_10" [FIR_HLS.cpp:22]   --->   Operation 2744 'add' 'tmp249' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2745 [1/1] (0.00ns)   --->   "%tmp249_cast = sext i17 %tmp249" [FIR_HLS.cpp:22]   --->   Operation 2745 'sext' 'tmp249_cast' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2746 [1/1] (0.85ns)   --->   "%tmp250 = add i17 %sext_ln22_351, i17 %sext_ln22_371" [FIR_HLS.cpp:22]   --->   Operation 2746 'add' 'tmp250' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2747 [1/1] (0.00ns)   --->   "%tmp250_cast = sext i17 %tmp250" [FIR_HLS.cpp:22]   --->   Operation 2747 'sext' 'tmp250_cast' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2748 [1/1] (0.86ns)   --->   "%tmp287 = add i18 %tmp250_cast, i18 %tmp249_cast" [FIR_HLS.cpp:22]   --->   Operation 2748 'add' 'tmp287' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2749 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i18.i3, i18 %tmp287, i3 0" [FIR_HLS.cpp:22]   --->   Operation 2749 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2750 [1/1] (0.00ns)   --->   "%p_shl1348 = sext i21 %tmp_40" [FIR_HLS.cpp:22]   --->   Operation 2750 'sext' 'p_shl1348' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2751 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp287, i1 0" [FIR_HLS.cpp:22]   --->   Operation 2751 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2752 [1/1] (0.00ns)   --->   "%p_shl1349 = sext i19 %tmp_41" [FIR_HLS.cpp:22]   --->   Operation 2752 'sext' 'p_shl1349' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp288 = sub i22 %p_shl1348, i22 %p_shl1349" [FIR_HLS.cpp:22]   --->   Operation 2753 'sub' 'tmp288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 2754 [1/1] (0.85ns)   --->   "%tmp291 = sub i17 %sext_ln22_9, i17 %sext_ln22_68" [FIR_HLS.cpp:22]   --->   Operation 2754 'sub' 'tmp291' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2755 [1/1] (0.00ns)   --->   "%tmp291_cast = sext i17 %tmp291" [FIR_HLS.cpp:22]   --->   Operation 2755 'sext' 'tmp291_cast' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2756 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp292 = sub i18 %tmp291_cast, i18 %sext_ln22_313" [FIR_HLS.cpp:22]   --->   Operation 2756 'sub' 'tmp292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 2757 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp293 = add i18 %tmp292, i18 %sext_ln22_372" [FIR_HLS.cpp:22]   --->   Operation 2757 'add' 'tmp293' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 2758 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp293, i5 0" [FIR_HLS.cpp:22]   --->   Operation 2758 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2759 [1/1] (0.00ns)   --->   "%p_shl1346 = sext i23 %tmp_42" [FIR_HLS.cpp:22]   --->   Operation 2759 'sext' 'p_shl1346' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2760 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i18.i3, i18 %tmp293, i3 0" [FIR_HLS.cpp:22]   --->   Operation 2760 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2761 [1/1] (0.00ns)   --->   "%p_shl1347 = sext i21 %tmp_43" [FIR_HLS.cpp:22]   --->   Operation 2761 'sext' 'p_shl1347' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2762 [1/1] (0.92ns)   --->   "%tmp294 = sub i24 %p_shl1346, i24 %p_shl1347" [FIR_HLS.cpp:22]   --->   Operation 2762 'sub' 'tmp294' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2763 [1/1] (0.85ns)   --->   "%tmp263 = add i17 %sext_ln22_19, i17 %sext_ln22_8" [FIR_HLS.cpp:22]   --->   Operation 2763 'add' 'tmp263' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2764 [1/1] (0.00ns)   --->   "%tmp263_cast = sext i17 %tmp263" [FIR_HLS.cpp:22]   --->   Operation 2764 'sext' 'tmp263_cast' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2765 [1/1] (0.85ns)   --->   "%tmp264 = add i17 %sext_ln22_362, i17 %sext_ln22_373" [FIR_HLS.cpp:22]   --->   Operation 2765 'add' 'tmp264' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2766 [1/1] (0.00ns)   --->   "%tmp264_cast = sext i17 %tmp264" [FIR_HLS.cpp:22]   --->   Operation 2766 'sext' 'tmp264_cast' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2767 [1/1] (0.86ns)   --->   "%tmp297 = add i18 %tmp264_cast, i18 %tmp263_cast" [FIR_HLS.cpp:22]   --->   Operation 2767 'add' 'tmp297' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2768 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp297, i5 0" [FIR_HLS.cpp:22]   --->   Operation 2768 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2769 [1/1] (0.00ns)   --->   "%p_shl1344 = sext i23 %tmp_44" [FIR_HLS.cpp:22]   --->   Operation 2769 'sext' 'p_shl1344' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2770 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i18.i3, i18 %tmp297, i3 0" [FIR_HLS.cpp:22]   --->   Operation 2770 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2771 [1/1] (0.00ns)   --->   "%p_shl1345 = sext i21 %tmp_45" [FIR_HLS.cpp:22]   --->   Operation 2771 'sext' 'p_shl1345' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp298 = add i24 %p_shl1344, i24 %p_shl1345" [FIR_HLS.cpp:22]   --->   Operation 2772 'add' 'tmp298' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 2773 [1/1] (0.00ns)   --->   "%sext_ln26_79 = sext i24 %add_ln26_102" [FIR_HLS.cpp:26]   --->   Operation 2773 'sext' 'sext_ln26_79' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2774 [1/1] (0.00ns)   --->   "%sext_ln26_80 = sext i25 %add_ln26_103" [FIR_HLS.cpp:26]   --->   Operation 2774 'sext' 'sext_ln26_80' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_104 = add i26 %sext_ln26_80, i26 %sext_ln26_79" [FIR_HLS.cpp:26]   --->   Operation 2775 'add' 'add_ln26_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 2776 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln26 = sub i22 %tmp288, i22 %p_shl1350" [FIR_HLS.cpp:26]   --->   Operation 2776 'sub' 'sub_ln26' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 2777 [1/1] (0.00ns)   --->   "%sext_ln26_81 = sext i22 %sub_ln26" [FIR_HLS.cpp:26]   --->   Operation 2777 'sext' 'sext_ln26_81' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2778 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln26_105 = add i24 %tmp294, i24 %tmp298" [FIR_HLS.cpp:26]   --->   Operation 2778 'add' 'add_ln26_105' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 2779 [1/1] (0.00ns)   --->   "%sext_ln26_82 = sext i24 %add_ln26_105" [FIR_HLS.cpp:26]   --->   Operation 2779 'sext' 'sext_ln26_82' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2780 [1/1] (0.93ns)   --->   "%add_ln26_106 = add i25 %sext_ln26_82, i25 %sext_ln26_81" [FIR_HLS.cpp:26]   --->   Operation 2780 'add' 'add_ln26_106' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2781 [1/1] (0.00ns)   --->   "%sext_ln26_83 = sext i25 %add_ln26_106" [FIR_HLS.cpp:26]   --->   Operation 2781 'sext' 'sext_ln26_83' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2782 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln26_107 = add i26 %sext_ln26_83, i26 %add_ln26_104" [FIR_HLS.cpp:26]   --->   Operation 2782 'add' 'add_ln26_107' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 197 <SV = 196> <Delay = 7.15>
ST_197 : Operation 2783 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load, i16 391" [FIR_HLS.cpp:22]   --->   Operation 2783 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_197 : Operation 2784 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_1, i16 390" [FIR_HLS.cpp:22]   --->   Operation 2784 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_197 : Operation 2785 [1/1] (0.00ns)   --->   "%sext_ln22_41 = sext i16 %H_filter_FIR_load_45" [FIR_HLS.cpp:22]   --->   Operation 2785 'sext' 'sext_ln22_41' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln22_47 = sext i16 %H_filter_FIR_load_51" [FIR_HLS.cpp:22]   --->   Operation 2786 'sext' 'sext_ln22_47' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2787 [1/1] (0.00ns)   --->   "%sext_ln22_297 = sext i16 %H_filter_FIR_load_303" [FIR_HLS.cpp:22]   --->   Operation 2787 'sext' 'sext_ln22_297' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln22_307 = sext i16 %H_filter_FIR_load_313" [FIR_HLS.cpp:22]   --->   Operation 2788 'sext' 'sext_ln22_307' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2789 [1/1] (0.00ns)   --->   "%sext_ln22_315 = sext i16 %H_filter_FIR_load_321" [FIR_HLS.cpp:22]   --->   Operation 2789 'sext' 'sext_ln22_315' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln22_334 = sext i16 %H_filter_FIR_load_340" [FIR_HLS.cpp:22]   --->   Operation 2790 'sext' 'sext_ln22_334' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln22_340 = sext i16 %H_filter_FIR_load_346" [FIR_HLS.cpp:22]   --->   Operation 2791 'sext' 'sext_ln22_340' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2792 [1/1] (0.00ns)   --->   "%sext_ln22_341 = sext i16 %H_filter_FIR_load_347" [FIR_HLS.cpp:22]   --->   Operation 2792 'sext' 'sext_ln22_341' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln22_342 = sext i16 %H_filter_FIR_load_348" [FIR_HLS.cpp:22]   --->   Operation 2793 'sext' 'sext_ln22_342' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln22_347 = sext i16 %H_filter_FIR_load_354" [FIR_HLS.cpp:22]   --->   Operation 2794 'sext' 'sext_ln22_347' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2795 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_384 = load i16 6" [FIR_HLS.cpp:22]   --->   Operation 2795 'load' 'H_filter_FIR_load_384' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_197 : Operation 2796 [1/1] (0.00ns)   --->   "%sext_ln22_374 = sext i16 %H_filter_FIR_load_384" [FIR_HLS.cpp:22]   --->   Operation 2796 'sext' 'sext_ln22_374' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2797 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_385 = load i16 5" [FIR_HLS.cpp:22]   --->   Operation 2797 'load' 'H_filter_FIR_load_385' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_197 : Operation 2798 [1/1] (0.00ns)   --->   "%sext_ln22_375 = sext i16 %H_filter_FIR_load_385" [FIR_HLS.cpp:22]   --->   Operation 2798 'sext' 'sext_ln22_375' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = sub i19 %tmp9, i19 %sext_ln22_297" [FIR_HLS.cpp:22]   --->   Operation 2799 'sub' 'tmp10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 2800 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp11 = sub i19 %tmp10, i19 %sext_ln22_307" [FIR_HLS.cpp:22]   --->   Operation 2800 'sub' 'tmp11' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 2801 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i19 %tmp11" [FIR_HLS.cpp:22]   --->   Operation 2801 'sext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2802 [1/1] (0.88ns)   --->   "%tmp12 = add i20 %tmp11_cast, i20 %sext_ln22_315" [FIR_HLS.cpp:22]   --->   Operation 2802 'add' 'tmp12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = sub i20 %tmp12, i20 %sext_ln22_342" [FIR_HLS.cpp:22]   --->   Operation 2803 'sub' 'tmp13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 2804 [1/1] (0.85ns)   --->   "%tmp1 = add i17 %sext_ln22_347, i17 %sext_ln22_374" [FIR_HLS.cpp:22]   --->   Operation 2804 'add' 'tmp1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2805 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i17 %tmp1" [FIR_HLS.cpp:22]   --->   Operation 2805 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2806 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp15 = add i20 %tmp1_cast, i20 %tmp13" [FIR_HLS.cpp:22]   --->   Operation 2806 'add' 'tmp15' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 2807 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i20.i6, i20 %tmp15, i6 0" [FIR_HLS.cpp:22]   --->   Operation 2807 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2808 [1/1] (0.00ns)   --->   "%p_shl1393 = sext i26 %tmp_3" [FIR_HLS.cpp:22]   --->   Operation 2808 'sext' 'p_shl1393' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2809 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i20.i3, i20 %tmp15, i3 0" [FIR_HLS.cpp:22]   --->   Operation 2809 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2810 [1/1] (0.00ns)   --->   "%p_shl1394 = sext i23 %tmp_4" [FIR_HLS.cpp:22]   --->   Operation 2810 'sext' 'p_shl1394' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2811 [1/1] (0.95ns)   --->   "%tmp16 = sub i27 %p_shl1393, i27 %p_shl1394" [FIR_HLS.cpp:22]   --->   Operation 2811 'sub' 'tmp16' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2812 [1/1] (0.00ns)   --->   "%tmp71_cast = sext i17 %tmp71" [FIR_HLS.cpp:22]   --->   Operation 2812 'sext' 'tmp71_cast' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2813 [1/1] (0.86ns)   --->   "%tmp72 = sub i18 %tmp71_cast, i18 %sext_ln22_41" [FIR_HLS.cpp:22]   --->   Operation 2813 'sub' 'tmp72' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2814 [1/1] (0.00ns)   --->   "%tmp72_cast = sext i18 %tmp72" [FIR_HLS.cpp:22]   --->   Operation 2814 'sext' 'tmp72_cast' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2815 [1/1] (0.85ns)   --->   "%tmp69 = add i17 %sext_ln22_47, i17 %sext_ln22_334" [FIR_HLS.cpp:22]   --->   Operation 2815 'add' 'tmp69' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2816 [1/1] (0.00ns)   --->   "%tmp69_cast = sext i17 %tmp69" [FIR_HLS.cpp:22]   --->   Operation 2816 'sext' 'tmp69_cast' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp74 = add i19 %tmp69_cast, i19 %tmp72_cast" [FIR_HLS.cpp:22]   --->   Operation 2817 'add' 'tmp74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 2818 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp75 = sub i19 %tmp74, i19 %sext_ln22_340" [FIR_HLS.cpp:22]   --->   Operation 2818 'sub' 'tmp75' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 2819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp76 = sub i19 %tmp75, i19 %sext_ln22_341" [FIR_HLS.cpp:22]   --->   Operation 2819 'sub' 'tmp76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 2820 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp77 = add i19 %tmp76, i19 %sext_ln22_375" [FIR_HLS.cpp:22]   --->   Operation 2820 'add' 'tmp77' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 2821 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %tmp77, i6 0" [FIR_HLS.cpp:22]   --->   Operation 2821 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2822 [1/1] (0.00ns)   --->   "%p_shl1384 = sext i25 %tmp_10" [FIR_HLS.cpp:22]   --->   Operation 2822 'sext' 'p_shl1384' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2823 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i19.i1, i19 %tmp77, i1 0" [FIR_HLS.cpp:22]   --->   Operation 2823 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2824 [1/1] (0.00ns)   --->   "%p_shl1385 = sext i20 %tmp_11" [FIR_HLS.cpp:22]   --->   Operation 2824 'sext' 'p_shl1385' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2825 [1/1] (0.94ns)   --->   "%tmp78 = add i27 %p_shl1384, i27 %p_shl1385" [FIR_HLS.cpp:22]   --->   Operation 2825 'add' 'tmp78' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2826 [1/1] (0.00ns)   --->   "%sext_ln26_71 = sext i30 %add_ln26_87" [FIR_HLS.cpp:26]   --->   Operation 2826 'sext' 'sext_ln26_71' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2827 [1/1] (0.00ns)   --->   "%sext_ln26_96 = sext i28 %add_ln26_101" [FIR_HLS.cpp:26]   --->   Operation 2827 'sext' 'sext_ln26_96' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2828 [1/1] (0.00ns)   --->   "%sext_ln26_84 = sext i26 %add_ln26_107" [FIR_HLS.cpp:26]   --->   Operation 2828 'sext' 'sext_ln26_84' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_108 = add i27 %tmp16, i27 %tmp78" [FIR_HLS.cpp:26]   --->   Operation 2829 'add' 'add_ln26_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 2830 [1/1] (0.00ns)   --->   "%sext_ln26_85 = sext i25 %add_ln26_109" [FIR_HLS.cpp:26]   --->   Operation 2830 'sext' 'sext_ln26_85' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2831 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln26_110 = add i27 %sext_ln26_85, i27 %add_ln26_108" [FIR_HLS.cpp:26]   --->   Operation 2831 'add' 'add_ln26_110' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 2832 [1/1] (0.00ns)   --->   "%sext_ln26_86 = sext i27 %add_ln26_110" [FIR_HLS.cpp:26]   --->   Operation 2832 'sext' 'sext_ln26_86' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2833 [1/1] (0.00ns)   --->   "%sext_ln26_89 = sext i28 %add_ln26_113" [FIR_HLS.cpp:26]   --->   Operation 2833 'sext' 'sext_ln26_89' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2834 [1/1] (0.97ns)   --->   "%add_ln26_114 = add i29 %sext_ln26_89, i29 %sext_ln26_86" [FIR_HLS.cpp:26]   --->   Operation 2834 'add' 'add_ln26_114' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_115 = add i29 %add_ln26_114, i29 %sext_ln26_84" [FIR_HLS.cpp:26]   --->   Operation 2835 'add' 'add_ln26_115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 2836 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln26_116 = add i29 %add_ln26_115, i29 %sext_ln26_96" [FIR_HLS.cpp:26]   --->   Operation 2836 'add' 'add_ln26_116' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 2837 [1/1] (0.00ns)   --->   "%sext_ln26_97 = sext i29 %add_ln26_116" [FIR_HLS.cpp:26]   --->   Operation 2837 'sext' 'sext_ln26_97' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2838 [1/1] (0.99ns)   --->   "%add_ln26_117 = add i31 %sext_ln26_97, i31 %sext_ln26_71" [FIR_HLS.cpp:26]   --->   Operation 2838 'add' 'add_ln26_117' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 1.23>
ST_198 : Operation 2839 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_2, i16 389" [FIR_HLS.cpp:22]   --->   Operation 2839 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_198 : Operation 2840 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_3, i16 388" [FIR_HLS.cpp:22]   --->   Operation 2840 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_198 : Operation 2841 [1/1] (0.00ns)   --->   "%sext_ln26_46 = sext i31 %add_ln26_57" [FIR_HLS.cpp:26]   --->   Operation 2841 'sext' 'sext_ln26_46' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_58 = add i32 %sext_ln26_46, i32 %add_ln26_28" [FIR_HLS.cpp:26]   --->   Operation 2842 'add' 'add_ln26_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 2843 [1/1] (0.00ns)   --->   "%sext_ln26_98 = sext i31 %add_ln26_117" [FIR_HLS.cpp:26]   --->   Operation 2843 'sext' 'sext_ln26_98' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2844 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%FIR_accu32 = add i32 %sext_ln26_98, i32 %add_ln26_58" [FIR_HLS.cpp:26]   --->   Operation 2844 'add' 'FIR_accu32' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 2845 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %FIR_accu32, i32 16, i32 31" [FIR_HLS.cpp:28]   --->   Operation 2845 'partselect' 'y' <Predicate = true> <Delay = 0.00>

State 199 <SV = 198> <Delay = 1.23>
ST_199 : Operation 2846 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_6, i16 385" [FIR_HLS.cpp:22]   --->   Operation 2846 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_199 : Operation 2847 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_7, i16 384" [FIR_HLS.cpp:22]   --->   Operation 2847 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 200 <SV = 199> <Delay = 1.23>
ST_200 : Operation 2848 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_8, i16 383" [FIR_HLS.cpp:22]   --->   Operation 2848 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_200 : Operation 2849 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_9, i16 382" [FIR_HLS.cpp:22]   --->   Operation 2849 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 201 <SV = 200> <Delay = 1.23>
ST_201 : Operation 2850 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_10, i16 381" [FIR_HLS.cpp:22]   --->   Operation 2850 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_201 : Operation 2851 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_11, i16 380" [FIR_HLS.cpp:22]   --->   Operation 2851 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 202 <SV = 201> <Delay = 1.23>
ST_202 : Operation 2852 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_13, i16 378" [FIR_HLS.cpp:22]   --->   Operation 2852 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_202 : Operation 2853 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_14, i16 377" [FIR_HLS.cpp:22]   --->   Operation 2853 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 203 <SV = 202> <Delay = 1.23>
ST_203 : Operation 2854 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_16, i16 375" [FIR_HLS.cpp:22]   --->   Operation 2854 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_203 : Operation 2855 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_17, i16 374" [FIR_HLS.cpp:22]   --->   Operation 2855 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 204 <SV = 203> <Delay = 1.23>
ST_204 : Operation 2856 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_19, i16 372" [FIR_HLS.cpp:22]   --->   Operation 2856 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_204 : Operation 2857 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_20, i16 371" [FIR_HLS.cpp:22]   --->   Operation 2857 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 205 <SV = 204> <Delay = 1.23>
ST_205 : Operation 2858 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_22, i16 369" [FIR_HLS.cpp:22]   --->   Operation 2858 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_205 : Operation 2859 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_23, i16 368" [FIR_HLS.cpp:22]   --->   Operation 2859 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 206 <SV = 205> <Delay = 1.23>
ST_206 : Operation 2860 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_24, i16 367" [FIR_HLS.cpp:22]   --->   Operation 2860 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_206 : Operation 2861 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_25, i16 366" [FIR_HLS.cpp:22]   --->   Operation 2861 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 207 <SV = 206> <Delay = 1.23>
ST_207 : Operation 2862 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_26, i16 365" [FIR_HLS.cpp:22]   --->   Operation 2862 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_207 : Operation 2863 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_29, i16 362" [FIR_HLS.cpp:22]   --->   Operation 2863 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 208 <SV = 207> <Delay = 1.23>
ST_208 : Operation 2864 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_30, i16 361" [FIR_HLS.cpp:22]   --->   Operation 2864 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_208 : Operation 2865 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_31, i16 360" [FIR_HLS.cpp:22]   --->   Operation 2865 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 209 <SV = 208> <Delay = 1.23>
ST_209 : Operation 2866 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_32, i16 359" [FIR_HLS.cpp:22]   --->   Operation 2866 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_209 : Operation 2867 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_33, i16 358" [FIR_HLS.cpp:22]   --->   Operation 2867 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 210 <SV = 209> <Delay = 1.23>
ST_210 : Operation 2868 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_35, i16 356" [FIR_HLS.cpp:22]   --->   Operation 2868 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_210 : Operation 2869 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_36, i16 355" [FIR_HLS.cpp:22]   --->   Operation 2869 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 211 <SV = 210> <Delay = 1.23>
ST_211 : Operation 2870 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_37, i16 354" [FIR_HLS.cpp:22]   --->   Operation 2870 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_211 : Operation 2871 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_39, i16 352" [FIR_HLS.cpp:22]   --->   Operation 2871 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 212 <SV = 211> <Delay = 1.23>
ST_212 : Operation 2872 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_40, i16 351" [FIR_HLS.cpp:22]   --->   Operation 2872 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_212 : Operation 2873 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_41, i16 350" [FIR_HLS.cpp:22]   --->   Operation 2873 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 213 <SV = 212> <Delay = 1.23>
ST_213 : Operation 2874 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_43, i16 348" [FIR_HLS.cpp:22]   --->   Operation 2874 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_213 : Operation 2875 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_44, i16 347" [FIR_HLS.cpp:22]   --->   Operation 2875 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 214 <SV = 213> <Delay = 1.23>
ST_214 : Operation 2876 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_45, i16 346" [FIR_HLS.cpp:22]   --->   Operation 2876 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_214 : Operation 2877 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_47, i16 344" [FIR_HLS.cpp:22]   --->   Operation 2877 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 215 <SV = 214> <Delay = 1.23>
ST_215 : Operation 2878 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_48, i16 343" [FIR_HLS.cpp:22]   --->   Operation 2878 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_215 : Operation 2879 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_50, i16 341" [FIR_HLS.cpp:22]   --->   Operation 2879 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 216 <SV = 215> <Delay = 1.23>
ST_216 : Operation 2880 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_51, i16 340" [FIR_HLS.cpp:22]   --->   Operation 2880 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_216 : Operation 2881 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_53, i16 338" [FIR_HLS.cpp:22]   --->   Operation 2881 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 217 <SV = 216> <Delay = 1.23>
ST_217 : Operation 2882 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_54, i16 337" [FIR_HLS.cpp:22]   --->   Operation 2882 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_217 : Operation 2883 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_55, i16 336" [FIR_HLS.cpp:22]   --->   Operation 2883 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 218 <SV = 217> <Delay = 1.23>
ST_218 : Operation 2884 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_56, i16 335" [FIR_HLS.cpp:22]   --->   Operation 2884 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_218 : Operation 2885 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_57, i16 334" [FIR_HLS.cpp:22]   --->   Operation 2885 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 219 <SV = 218> <Delay = 1.23>
ST_219 : Operation 2886 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_58, i16 333" [FIR_HLS.cpp:22]   --->   Operation 2886 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_219 : Operation 2887 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_59, i16 332" [FIR_HLS.cpp:22]   --->   Operation 2887 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 220 <SV = 219> <Delay = 1.23>
ST_220 : Operation 2888 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_61, i16 330" [FIR_HLS.cpp:22]   --->   Operation 2888 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_220 : Operation 2889 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_62, i16 329" [FIR_HLS.cpp:22]   --->   Operation 2889 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 221 <SV = 220> <Delay = 1.23>
ST_221 : Operation 2890 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_63, i16 328" [FIR_HLS.cpp:22]   --->   Operation 2890 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_221 : Operation 2891 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_64, i16 327" [FIR_HLS.cpp:22]   --->   Operation 2891 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 222 <SV = 221> <Delay = 1.23>
ST_222 : Operation 2892 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_66, i16 325" [FIR_HLS.cpp:22]   --->   Operation 2892 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_222 : Operation 2893 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_67, i16 324" [FIR_HLS.cpp:22]   --->   Operation 2893 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 223 <SV = 222> <Delay = 1.23>
ST_223 : Operation 2894 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_68, i16 323" [FIR_HLS.cpp:22]   --->   Operation 2894 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_223 : Operation 2895 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_70, i16 321" [FIR_HLS.cpp:22]   --->   Operation 2895 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 224 <SV = 223> <Delay = 1.23>
ST_224 : Operation 2896 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_71, i16 320" [FIR_HLS.cpp:22]   --->   Operation 2896 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_224 : Operation 2897 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_72, i16 319" [FIR_HLS.cpp:22]   --->   Operation 2897 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 225 <SV = 224> <Delay = 1.23>
ST_225 : Operation 2898 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_75, i16 316" [FIR_HLS.cpp:22]   --->   Operation 2898 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_225 : Operation 2899 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_76, i16 315" [FIR_HLS.cpp:22]   --->   Operation 2899 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 226 <SV = 225> <Delay = 1.23>
ST_226 : Operation 2900 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_77, i16 314" [FIR_HLS.cpp:22]   --->   Operation 2900 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_226 : Operation 2901 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_78, i16 313" [FIR_HLS.cpp:22]   --->   Operation 2901 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 227 <SV = 226> <Delay = 1.23>
ST_227 : Operation 2902 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_80, i16 311" [FIR_HLS.cpp:22]   --->   Operation 2902 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_227 : Operation 2903 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_81, i16 310" [FIR_HLS.cpp:22]   --->   Operation 2903 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 228 <SV = 227> <Delay = 1.23>
ST_228 : Operation 2904 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_83, i16 308" [FIR_HLS.cpp:22]   --->   Operation 2904 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_228 : Operation 2905 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_85, i16 306" [FIR_HLS.cpp:22]   --->   Operation 2905 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 229 <SV = 228> <Delay = 1.23>
ST_229 : Operation 2906 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_86, i16 305" [FIR_HLS.cpp:22]   --->   Operation 2906 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_229 : Operation 2907 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_87, i16 304" [FIR_HLS.cpp:22]   --->   Operation 2907 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 230 <SV = 229> <Delay = 1.23>
ST_230 : Operation 2908 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_88, i16 303" [FIR_HLS.cpp:22]   --->   Operation 2908 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_230 : Operation 2909 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_90, i16 301" [FIR_HLS.cpp:22]   --->   Operation 2909 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 231 <SV = 230> <Delay = 1.23>
ST_231 : Operation 2910 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_91, i16 300" [FIR_HLS.cpp:22]   --->   Operation 2910 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_231 : Operation 2911 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_92, i16 299" [FIR_HLS.cpp:22]   --->   Operation 2911 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 232 <SV = 231> <Delay = 1.23>
ST_232 : Operation 2912 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_93, i16 298" [FIR_HLS.cpp:22]   --->   Operation 2912 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_232 : Operation 2913 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_95, i16 296" [FIR_HLS.cpp:22]   --->   Operation 2913 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 233 <SV = 232> <Delay = 1.23>
ST_233 : Operation 2914 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_97, i16 294" [FIR_HLS.cpp:22]   --->   Operation 2914 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_233 : Operation 2915 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_99, i16 292" [FIR_HLS.cpp:22]   --->   Operation 2915 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 234 <SV = 233> <Delay = 1.23>
ST_234 : Operation 2916 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_101, i16 290" [FIR_HLS.cpp:22]   --->   Operation 2916 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_234 : Operation 2917 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_102, i16 289" [FIR_HLS.cpp:22]   --->   Operation 2917 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 235 <SV = 234> <Delay = 1.23>
ST_235 : Operation 2918 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_104, i16 287" [FIR_HLS.cpp:22]   --->   Operation 2918 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_235 : Operation 2919 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_105, i16 286" [FIR_HLS.cpp:22]   --->   Operation 2919 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 236 <SV = 235> <Delay = 1.23>
ST_236 : Operation 2920 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_107, i16 284" [FIR_HLS.cpp:22]   --->   Operation 2920 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_236 : Operation 2921 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_109, i16 282" [FIR_HLS.cpp:22]   --->   Operation 2921 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 237 <SV = 236> <Delay = 1.23>
ST_237 : Operation 2922 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_110, i16 281" [FIR_HLS.cpp:22]   --->   Operation 2922 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_237 : Operation 2923 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_112, i16 279" [FIR_HLS.cpp:22]   --->   Operation 2923 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 238 <SV = 237> <Delay = 1.23>
ST_238 : Operation 2924 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_116, i16 275" [FIR_HLS.cpp:22]   --->   Operation 2924 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_238 : Operation 2925 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_117, i16 274" [FIR_HLS.cpp:22]   --->   Operation 2925 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 239 <SV = 238> <Delay = 1.23>
ST_239 : Operation 2926 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_118, i16 273" [FIR_HLS.cpp:22]   --->   Operation 2926 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_239 : Operation 2927 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_120, i16 271" [FIR_HLS.cpp:22]   --->   Operation 2927 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 240 <SV = 239> <Delay = 1.23>
ST_240 : Operation 2928 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_121, i16 270" [FIR_HLS.cpp:22]   --->   Operation 2928 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_240 : Operation 2929 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_124, i16 267" [FIR_HLS.cpp:22]   --->   Operation 2929 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 241 <SV = 240> <Delay = 1.23>
ST_241 : Operation 2930 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_125, i16 266" [FIR_HLS.cpp:22]   --->   Operation 2930 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_241 : Operation 2931 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_126, i16 265" [FIR_HLS.cpp:22]   --->   Operation 2931 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 242 <SV = 241> <Delay = 1.23>
ST_242 : Operation 2932 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_127, i16 264" [FIR_HLS.cpp:22]   --->   Operation 2932 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_242 : Operation 2933 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_129, i16 262" [FIR_HLS.cpp:22]   --->   Operation 2933 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 243 <SV = 242> <Delay = 1.23>
ST_243 : Operation 2934 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_131, i16 260" [FIR_HLS.cpp:22]   --->   Operation 2934 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_243 : Operation 2935 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_133, i16 258" [FIR_HLS.cpp:22]   --->   Operation 2935 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 244 <SV = 243> <Delay = 1.23>
ST_244 : Operation 2936 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_134, i16 257" [FIR_HLS.cpp:22]   --->   Operation 2936 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_244 : Operation 2937 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_137, i16 254" [FIR_HLS.cpp:22]   --->   Operation 2937 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 245 <SV = 244> <Delay = 1.23>
ST_245 : Operation 2938 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_138, i16 253" [FIR_HLS.cpp:22]   --->   Operation 2938 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_245 : Operation 2939 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_139, i16 252" [FIR_HLS.cpp:22]   --->   Operation 2939 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 246 <SV = 245> <Delay = 1.23>
ST_246 : Operation 2940 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_141, i16 250" [FIR_HLS.cpp:22]   --->   Operation 2940 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_246 : Operation 2941 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_143, i16 248" [FIR_HLS.cpp:22]   --->   Operation 2941 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 247 <SV = 246> <Delay = 1.23>
ST_247 : Operation 2942 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_146, i16 245" [FIR_HLS.cpp:22]   --->   Operation 2942 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_247 : Operation 2943 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_147, i16 244" [FIR_HLS.cpp:22]   --->   Operation 2943 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 248 <SV = 247> <Delay = 1.23>
ST_248 : Operation 2944 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_148, i16 243" [FIR_HLS.cpp:22]   --->   Operation 2944 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_248 : Operation 2945 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_149, i16 242" [FIR_HLS.cpp:22]   --->   Operation 2945 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 249 <SV = 248> <Delay = 1.23>
ST_249 : Operation 2946 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_151, i16 240" [FIR_HLS.cpp:22]   --->   Operation 2946 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_249 : Operation 2947 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_153, i16 238" [FIR_HLS.cpp:22]   --->   Operation 2947 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 250 <SV = 249> <Delay = 1.23>
ST_250 : Operation 2948 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_155, i16 236" [FIR_HLS.cpp:22]   --->   Operation 2948 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_250 : Operation 2949 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_157, i16 234" [FIR_HLS.cpp:22]   --->   Operation 2949 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 251 <SV = 250> <Delay = 1.23>
ST_251 : Operation 2950 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_158, i16 233" [FIR_HLS.cpp:22]   --->   Operation 2950 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_251 : Operation 2951 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_160, i16 231" [FIR_HLS.cpp:22]   --->   Operation 2951 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 252 <SV = 251> <Delay = 1.23>
ST_252 : Operation 2952 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_161, i16 230" [FIR_HLS.cpp:22]   --->   Operation 2952 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_252 : Operation 2953 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_162, i16 229" [FIR_HLS.cpp:22]   --->   Operation 2953 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 253 <SV = 252> <Delay = 1.23>
ST_253 : Operation 2954 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_164, i16 227" [FIR_HLS.cpp:22]   --->   Operation 2954 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_253 : Operation 2955 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_167, i16 224" [FIR_HLS.cpp:22]   --->   Operation 2955 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 254 <SV = 253> <Delay = 1.23>
ST_254 : Operation 2956 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_169, i16 222" [FIR_HLS.cpp:22]   --->   Operation 2956 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_254 : Operation 2957 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_171, i16 220" [FIR_HLS.cpp:22]   --->   Operation 2957 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 255 <SV = 254> <Delay = 1.23>
ST_255 : Operation 2958 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_172, i16 219" [FIR_HLS.cpp:22]   --->   Operation 2958 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_255 : Operation 2959 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_174, i16 217" [FIR_HLS.cpp:22]   --->   Operation 2959 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 256 <SV = 255> <Delay = 1.23>
ST_256 : Operation 2960 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_176, i16 215" [FIR_HLS.cpp:22]   --->   Operation 2960 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_256 : Operation 2961 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_179, i16 212" [FIR_HLS.cpp:22]   --->   Operation 2961 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 257 <SV = 256> <Delay = 1.23>
ST_257 : Operation 2962 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_180, i16 211" [FIR_HLS.cpp:22]   --->   Operation 2962 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_257 : Operation 2963 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_183, i16 208" [FIR_HLS.cpp:22]   --->   Operation 2963 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 258 <SV = 257> <Delay = 1.23>
ST_258 : Operation 2964 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_185, i16 206" [FIR_HLS.cpp:22]   --->   Operation 2964 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_258 : Operation 2965 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_187, i16 204" [FIR_HLS.cpp:22]   --->   Operation 2965 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 259 <SV = 258> <Delay = 1.23>
ST_259 : Operation 2966 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_189, i16 202" [FIR_HLS.cpp:22]   --->   Operation 2966 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_259 : Operation 2967 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_191, i16 200" [FIR_HLS.cpp:22]   --->   Operation 2967 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 260 <SV = 259> <Delay = 1.23>
ST_260 : Operation 2968 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_193, i16 198" [FIR_HLS.cpp:22]   --->   Operation 2968 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_260 : Operation 2969 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_194, i16 197" [FIR_HLS.cpp:22]   --->   Operation 2969 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 261 <SV = 260> <Delay = 1.23>
ST_261 : Operation 2970 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_196, i16 195" [FIR_HLS.cpp:22]   --->   Operation 2970 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_261 : Operation 2971 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_197, i16 194" [FIR_HLS.cpp:22]   --->   Operation 2971 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 262 <SV = 261> <Delay = 1.23>
ST_262 : Operation 2972 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_199, i16 192" [FIR_HLS.cpp:22]   --->   Operation 2972 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_262 : Operation 2973 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_200, i16 191" [FIR_HLS.cpp:22]   --->   Operation 2973 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 263 <SV = 262> <Delay = 1.23>
ST_263 : Operation 2974 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_202, i16 189" [FIR_HLS.cpp:22]   --->   Operation 2974 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_263 : Operation 2975 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_204, i16 187" [FIR_HLS.cpp:22]   --->   Operation 2975 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 264 <SV = 263> <Delay = 1.23>
ST_264 : Operation 2976 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_206, i16 185" [FIR_HLS.cpp:22]   --->   Operation 2976 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_264 : Operation 2977 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_208, i16 183" [FIR_HLS.cpp:22]   --->   Operation 2977 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 265 <SV = 264> <Delay = 1.23>
ST_265 : Operation 2978 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_210, i16 181" [FIR_HLS.cpp:22]   --->   Operation 2978 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_265 : Operation 2979 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_211, i16 180" [FIR_HLS.cpp:22]   --->   Operation 2979 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 266 <SV = 265> <Delay = 1.23>
ST_266 : Operation 2980 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_214, i16 177" [FIR_HLS.cpp:22]   --->   Operation 2980 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_266 : Operation 2981 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_215, i16 176" [FIR_HLS.cpp:22]   --->   Operation 2981 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 267 <SV = 266> <Delay = 1.23>
ST_267 : Operation 2982 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_217, i16 174" [FIR_HLS.cpp:22]   --->   Operation 2982 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_267 : Operation 2983 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_219, i16 172" [FIR_HLS.cpp:22]   --->   Operation 2983 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 268 <SV = 267> <Delay = 1.23>
ST_268 : Operation 2984 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_220, i16 171" [FIR_HLS.cpp:22]   --->   Operation 2984 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_268 : Operation 2985 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_222, i16 169" [FIR_HLS.cpp:22]   --->   Operation 2985 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 269 <SV = 268> <Delay = 1.23>
ST_269 : Operation 2986 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_224, i16 167" [FIR_HLS.cpp:22]   --->   Operation 2986 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_269 : Operation 2987 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_225, i16 166" [FIR_HLS.cpp:22]   --->   Operation 2987 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 270 <SV = 269> <Delay = 1.23>
ST_270 : Operation 2988 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_226, i16 165" [FIR_HLS.cpp:22]   --->   Operation 2988 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_270 : Operation 2989 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_227, i16 164" [FIR_HLS.cpp:22]   --->   Operation 2989 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 271 <SV = 270> <Delay = 1.23>
ST_271 : Operation 2990 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_229, i16 162" [FIR_HLS.cpp:22]   --->   Operation 2990 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_271 : Operation 2991 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_230, i16 161" [FIR_HLS.cpp:22]   --->   Operation 2991 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 272 <SV = 271> <Delay = 1.23>
ST_272 : Operation 2992 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_232, i16 159" [FIR_HLS.cpp:22]   --->   Operation 2992 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_272 : Operation 2993 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_233, i16 158" [FIR_HLS.cpp:22]   --->   Operation 2993 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 273 <SV = 272> <Delay = 1.23>
ST_273 : Operation 2994 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_236, i16 155" [FIR_HLS.cpp:22]   --->   Operation 2994 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_273 : Operation 2995 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_238, i16 153" [FIR_HLS.cpp:22]   --->   Operation 2995 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 274 <SV = 273> <Delay = 1.23>
ST_274 : Operation 2996 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_240, i16 151" [FIR_HLS.cpp:22]   --->   Operation 2996 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_274 : Operation 2997 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_241, i16 150" [FIR_HLS.cpp:22]   --->   Operation 2997 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 275 <SV = 274> <Delay = 1.23>
ST_275 : Operation 2998 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_242, i16 149" [FIR_HLS.cpp:22]   --->   Operation 2998 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_275 : Operation 2999 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_243, i16 148" [FIR_HLS.cpp:22]   --->   Operation 2999 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 276 <SV = 275> <Delay = 1.23>
ST_276 : Operation 3000 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_244, i16 147" [FIR_HLS.cpp:22]   --->   Operation 3000 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_276 : Operation 3001 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_247, i16 144" [FIR_HLS.cpp:22]   --->   Operation 3001 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 277 <SV = 276> <Delay = 1.23>
ST_277 : Operation 3002 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_248, i16 143" [FIR_HLS.cpp:22]   --->   Operation 3002 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_277 : Operation 3003 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_250, i16 141" [FIR_HLS.cpp:22]   --->   Operation 3003 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 278 <SV = 277> <Delay = 1.23>
ST_278 : Operation 3004 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_252, i16 139" [FIR_HLS.cpp:22]   --->   Operation 3004 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_278 : Operation 3005 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_254, i16 137" [FIR_HLS.cpp:22]   --->   Operation 3005 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 279 <SV = 278> <Delay = 1.23>
ST_279 : Operation 3006 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_256, i16 135" [FIR_HLS.cpp:22]   --->   Operation 3006 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_279 : Operation 3007 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_257, i16 134" [FIR_HLS.cpp:22]   --->   Operation 3007 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 280 <SV = 279> <Delay = 1.23>
ST_280 : Operation 3008 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_258, i16 133" [FIR_HLS.cpp:22]   --->   Operation 3008 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_280 : Operation 3009 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_260, i16 131" [FIR_HLS.cpp:22]   --->   Operation 3009 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 281 <SV = 280> <Delay = 1.23>
ST_281 : Operation 3010 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_262, i16 129" [FIR_HLS.cpp:22]   --->   Operation 3010 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_281 : Operation 3011 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_264, i16 127" [FIR_HLS.cpp:22]   --->   Operation 3011 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 282 <SV = 281> <Delay = 1.23>
ST_282 : Operation 3012 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_265, i16 126" [FIR_HLS.cpp:22]   --->   Operation 3012 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_282 : Operation 3013 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_267, i16 124" [FIR_HLS.cpp:22]   --->   Operation 3013 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 283 <SV = 282> <Delay = 1.23>
ST_283 : Operation 3014 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_269, i16 122" [FIR_HLS.cpp:22]   --->   Operation 3014 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_283 : Operation 3015 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_270, i16 121" [FIR_HLS.cpp:22]   --->   Operation 3015 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 284 <SV = 283> <Delay = 1.23>
ST_284 : Operation 3016 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_272, i16 119" [FIR_HLS.cpp:22]   --->   Operation 3016 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_284 : Operation 3017 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_273, i16 118" [FIR_HLS.cpp:22]   --->   Operation 3017 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 285 <SV = 284> <Delay = 1.23>
ST_285 : Operation 3018 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_275, i16 116" [FIR_HLS.cpp:22]   --->   Operation 3018 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_285 : Operation 3019 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_277, i16 114" [FIR_HLS.cpp:22]   --->   Operation 3019 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 286 <SV = 285> <Delay = 1.23>
ST_286 : Operation 3020 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_278, i16 113" [FIR_HLS.cpp:22]   --->   Operation 3020 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_286 : Operation 3021 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_279, i16 112" [FIR_HLS.cpp:22]   --->   Operation 3021 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 287 <SV = 286> <Delay = 1.23>
ST_287 : Operation 3022 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_280, i16 111" [FIR_HLS.cpp:22]   --->   Operation 3022 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_287 : Operation 3023 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_281, i16 110" [FIR_HLS.cpp:22]   --->   Operation 3023 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 288 <SV = 287> <Delay = 1.23>
ST_288 : Operation 3024 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_284, i16 107" [FIR_HLS.cpp:22]   --->   Operation 3024 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_288 : Operation 3025 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_286, i16 105" [FIR_HLS.cpp:22]   --->   Operation 3025 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 289 <SV = 288> <Delay = 1.23>
ST_289 : Operation 3026 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_287, i16 104" [FIR_HLS.cpp:22]   --->   Operation 3026 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_289 : Operation 3027 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_288, i16 103" [FIR_HLS.cpp:22]   --->   Operation 3027 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 290 <SV = 289> <Delay = 1.23>
ST_290 : Operation 3028 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_289, i16 102" [FIR_HLS.cpp:22]   --->   Operation 3028 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_290 : Operation 3029 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_291, i16 100" [FIR_HLS.cpp:22]   --->   Operation 3029 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 291 <SV = 290> <Delay = 1.23>
ST_291 : Operation 3030 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_292, i16 99" [FIR_HLS.cpp:22]   --->   Operation 3030 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_291 : Operation 3031 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_294, i16 97" [FIR_HLS.cpp:22]   --->   Operation 3031 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 292 <SV = 291> <Delay = 1.23>
ST_292 : Operation 3032 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_296, i16 95" [FIR_HLS.cpp:22]   --->   Operation 3032 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_292 : Operation 3033 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_298, i16 93" [FIR_HLS.cpp:22]   --->   Operation 3033 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 293 <SV = 292> <Delay = 1.23>
ST_293 : Operation 3034 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_299, i16 92" [FIR_HLS.cpp:22]   --->   Operation 3034 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_293 : Operation 3035 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_300, i16 91" [FIR_HLS.cpp:22]   --->   Operation 3035 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 294 <SV = 293> <Delay = 1.23>
ST_294 : Operation 3036 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_302, i16 89" [FIR_HLS.cpp:22]   --->   Operation 3036 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_294 : Operation 3037 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_303, i16 88" [FIR_HLS.cpp:22]   --->   Operation 3037 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 295 <SV = 294> <Delay = 1.23>
ST_295 : Operation 3038 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_306, i16 85" [FIR_HLS.cpp:22]   --->   Operation 3038 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_295 : Operation 3039 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_308, i16 83" [FIR_HLS.cpp:22]   --->   Operation 3039 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 296 <SV = 295> <Delay = 1.23>
ST_296 : Operation 3040 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_310, i16 81" [FIR_HLS.cpp:22]   --->   Operation 3040 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_296 : Operation 3041 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_311, i16 80" [FIR_HLS.cpp:22]   --->   Operation 3041 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 297 <SV = 296> <Delay = 1.23>
ST_297 : Operation 3042 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_312, i16 79" [FIR_HLS.cpp:22]   --->   Operation 3042 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_297 : Operation 3043 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_313, i16 78" [FIR_HLS.cpp:22]   --->   Operation 3043 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 298 <SV = 297> <Delay = 1.23>
ST_298 : Operation 3044 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_315, i16 76" [FIR_HLS.cpp:22]   --->   Operation 3044 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_298 : Operation 3045 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_316, i16 75" [FIR_HLS.cpp:22]   --->   Operation 3045 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 299 <SV = 298> <Delay = 1.23>
ST_299 : Operation 3046 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_317, i16 74" [FIR_HLS.cpp:22]   --->   Operation 3046 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_299 : Operation 3047 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_318, i16 73" [FIR_HLS.cpp:22]   --->   Operation 3047 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 300 <SV = 299> <Delay = 1.23>
ST_300 : Operation 3048 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_319, i16 72" [FIR_HLS.cpp:22]   --->   Operation 3048 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_300 : Operation 3049 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_320, i16 71" [FIR_HLS.cpp:22]   --->   Operation 3049 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 301 <SV = 300> <Delay = 1.23>
ST_301 : Operation 3050 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_321, i16 70" [FIR_HLS.cpp:22]   --->   Operation 3050 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_301 : Operation 3051 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_323, i16 68" [FIR_HLS.cpp:22]   --->   Operation 3051 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 302 <SV = 301> <Delay = 1.23>
ST_302 : Operation 3052 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_325, i16 66" [FIR_HLS.cpp:22]   --->   Operation 3052 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_302 : Operation 3053 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_326, i16 65" [FIR_HLS.cpp:22]   --->   Operation 3053 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 303 <SV = 302> <Delay = 1.23>
ST_303 : Operation 3054 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_327, i16 64" [FIR_HLS.cpp:22]   --->   Operation 3054 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_303 : Operation 3055 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_328, i16 63" [FIR_HLS.cpp:22]   --->   Operation 3055 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 304 <SV = 303> <Delay = 1.23>
ST_304 : Operation 3056 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_329, i16 62" [FIR_HLS.cpp:22]   --->   Operation 3056 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_304 : Operation 3057 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_330, i16 61" [FIR_HLS.cpp:22]   --->   Operation 3057 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 305 <SV = 304> <Delay = 1.23>
ST_305 : Operation 3058 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_332, i16 59" [FIR_HLS.cpp:22]   --->   Operation 3058 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_305 : Operation 3059 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_333, i16 58" [FIR_HLS.cpp:22]   --->   Operation 3059 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 306 <SV = 305> <Delay = 1.23>
ST_306 : Operation 3060 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_334, i16 57" [FIR_HLS.cpp:22]   --->   Operation 3060 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_306 : Operation 3061 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_335, i16 56" [FIR_HLS.cpp:22]   --->   Operation 3061 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 307 <SV = 306> <Delay = 1.23>
ST_307 : Operation 3062 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_336, i16 55" [FIR_HLS.cpp:22]   --->   Operation 3062 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_307 : Operation 3063 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_338, i16 53" [FIR_HLS.cpp:22]   --->   Operation 3063 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 308 <SV = 307> <Delay = 1.23>
ST_308 : Operation 3064 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_340, i16 51" [FIR_HLS.cpp:22]   --->   Operation 3064 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_308 : Operation 3065 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_343, i16 48" [FIR_HLS.cpp:22]   --->   Operation 3065 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 309 <SV = 308> <Delay = 1.23>
ST_309 : Operation 3066 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_346, i16 45" [FIR_HLS.cpp:22]   --->   Operation 3066 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_309 : Operation 3067 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_347, i16 44" [FIR_HLS.cpp:22]   --->   Operation 3067 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 310 <SV = 309> <Delay = 1.23>
ST_310 : Operation 3068 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_348, i16 43" [FIR_HLS.cpp:22]   --->   Operation 3068 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_310 : Operation 3069 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_350, i16 41" [FIR_HLS.cpp:22]   --->   Operation 3069 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 311 <SV = 310> <Delay = 1.23>
ST_311 : Operation 3070 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_351, i16 40" [FIR_HLS.cpp:22]   --->   Operation 3070 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_311 : Operation 3071 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_352, i16 39" [FIR_HLS.cpp:22]   --->   Operation 3071 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 312 <SV = 311> <Delay = 1.23>
ST_312 : Operation 3072 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_353, i16 38" [FIR_HLS.cpp:22]   --->   Operation 3072 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_312 : Operation 3073 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_354, i16 37" [FIR_HLS.cpp:22]   --->   Operation 3073 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 313 <SV = 312> <Delay = 1.23>
ST_313 : Operation 3074 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_356, i16 35" [FIR_HLS.cpp:22]   --->   Operation 3074 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_313 : Operation 3075 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_357, i16 34" [FIR_HLS.cpp:22]   --->   Operation 3075 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 314 <SV = 313> <Delay = 1.23>
ST_314 : Operation 3076 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_358, i16 33" [FIR_HLS.cpp:22]   --->   Operation 3076 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_314 : Operation 3077 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_360, i16 31" [FIR_HLS.cpp:22]   --->   Operation 3077 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 315 <SV = 314> <Delay = 1.23>
ST_315 : Operation 3078 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_362, i16 29" [FIR_HLS.cpp:22]   --->   Operation 3078 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_315 : Operation 3079 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_363, i16 28" [FIR_HLS.cpp:22]   --->   Operation 3079 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 316 <SV = 315> <Delay = 1.23>
ST_316 : Operation 3080 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_364, i16 27" [FIR_HLS.cpp:22]   --->   Operation 3080 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_316 : Operation 3081 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_365, i16 26" [FIR_HLS.cpp:22]   --->   Operation 3081 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 317 <SV = 316> <Delay = 1.23>
ST_317 : Operation 3082 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_366, i16 25" [FIR_HLS.cpp:22]   --->   Operation 3082 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_317 : Operation 3083 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_367, i16 24" [FIR_HLS.cpp:22]   --->   Operation 3083 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 318 <SV = 317> <Delay = 1.23>
ST_318 : Operation 3084 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_370, i16 21" [FIR_HLS.cpp:22]   --->   Operation 3084 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_318 : Operation 3085 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_371, i16 20" [FIR_HLS.cpp:22]   --->   Operation 3085 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 319 <SV = 318> <Delay = 1.23>
ST_319 : Operation 3086 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_373, i16 18" [FIR_HLS.cpp:22]   --->   Operation 3086 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_319 : Operation 3087 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_374, i16 17" [FIR_HLS.cpp:22]   --->   Operation 3087 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 320 <SV = 319> <Delay = 1.23>
ST_320 : Operation 3088 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_377, i16 14" [FIR_HLS.cpp:22]   --->   Operation 3088 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_320 : Operation 3089 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_378, i16 13" [FIR_HLS.cpp:22]   --->   Operation 3089 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 321 <SV = 320> <Delay = 1.23>
ST_321 : Operation 3090 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_380, i16 11" [FIR_HLS.cpp:22]   --->   Operation 3090 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_321 : Operation 3091 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_381, i16 10" [FIR_HLS.cpp:22]   --->   Operation 3091 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 322 <SV = 321> <Delay = 1.23>
ST_322 : Operation 3092 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_382, i16 9" [FIR_HLS.cpp:22]   --->   Operation 3092 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_322 : Operation 3093 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_383, i16 8" [FIR_HLS.cpp:22]   --->   Operation 3093 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 323 <SV = 322> <Delay = 1.23>
ST_323 : Operation 3094 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_384, i16 7" [FIR_HLS.cpp:22]   --->   Operation 3094 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_323 : Operation 3095 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_385, i16 6" [FIR_HLS.cpp:22]   --->   Operation 3095 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 324 <SV = 323> <Delay = 1.23>
ST_324 : Operation 3096 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_387, i16 4" [FIR_HLS.cpp:22]   --->   Operation 3096 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_324 : Operation 3097 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_388, i16 3" [FIR_HLS.cpp:22]   --->   Operation 3097 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 325 <SV = 324> <Delay = 1.23>
ST_325 : Operation 3098 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:15]   --->   Operation 3098 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3099 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln22 = store i16 %H_filter_FIR_load_390, i16 1" [FIR_HLS.cpp:22]   --->   Operation 3099 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_325 : Operation 3100 [1/1] (0.00ns)   --->   "%ret_ln30 = ret i16 %y" [FIR_HLS.cpp:30]   --->   Operation 3100 'ret' 'ret_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_115', FIR_HLS.cpp:22) on array 'H_filter_FIR' [344]  (1.237 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_196', FIR_HLS.cpp:22) on array 'H_filter_FIR' [587]  (1.237 ns)

 <State 4>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_5', FIR_HLS.cpp:22) on array 'H_filter_FIR' [19]  (1.237 ns)

 <State 5>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_84', FIR_HLS.cpp:22) on array 'H_filter_FIR' [252]  (1.237 ns)

 <State 6>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_108', FIR_HLS.cpp:22) on array 'H_filter_FIR' [323]  (1.237 ns)

 <State 7>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_123', FIR_HLS.cpp:22) on array 'H_filter_FIR' [368]  (1.237 ns)

 <State 8>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_140', FIR_HLS.cpp:22) on array 'H_filter_FIR' [419]  (1.237 ns)

 <State 9>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_152', FIR_HLS.cpp:22) on array 'H_filter_FIR' [455]  (1.237 ns)

 <State 10>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_156', FIR_HLS.cpp:22) on array 'H_filter_FIR' [467]  (1.237 ns)

 <State 11>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_170', FIR_HLS.cpp:22) on array 'H_filter_FIR' [509]  (1.237 ns)

 <State 12>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_175', FIR_HLS.cpp:22) on array 'H_filter_FIR' [524]  (1.237 ns)

 <State 13>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_182', FIR_HLS.cpp:22) on array 'H_filter_FIR' [545]  (1.237 ns)

 <State 14>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_186', FIR_HLS.cpp:22) on array 'H_filter_FIR' [557]  (1.237 ns)

 <State 15>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_190', FIR_HLS.cpp:22) on array 'H_filter_FIR' [569]  (1.237 ns)

 <State 16>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_193', FIR_HLS.cpp:22) on array 'H_filter_FIR' [578]  (1.237 ns)

 <State 17>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_199', FIR_HLS.cpp:22) on array 'H_filter_FIR' [596]  (1.237 ns)

 <State 18>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_203', FIR_HLS.cpp:22) on array 'H_filter_FIR' [608]  (1.237 ns)

 <State 19>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_207', FIR_HLS.cpp:22) on array 'H_filter_FIR' [620]  (1.237 ns)

 <State 20>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_213', FIR_HLS.cpp:22) on array 'H_filter_FIR' [638]  (1.237 ns)

 <State 21>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_218', FIR_HLS.cpp:22) on array 'H_filter_FIR' [653]  (1.237 ns)

 <State 22>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_223', FIR_HLS.cpp:22) on array 'H_filter_FIR' [668]  (1.237 ns)

 <State 23>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_237', FIR_HLS.cpp:22) on array 'H_filter_FIR' [710]  (1.237 ns)

 <State 24>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_246', FIR_HLS.cpp:22) on array 'H_filter_FIR' [737]  (1.237 ns)

 <State 25>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_255', FIR_HLS.cpp:22) on array 'H_filter_FIR' [764]  (1.237 ns)

 <State 26>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_277', FIR_HLS.cpp:22) on array 'H_filter_FIR' [830]  (1.237 ns)

 <State 27>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_285', FIR_HLS.cpp:22) on array 'H_filter_FIR' [854]  (1.237 ns)

 <State 28>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_339', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1015]  (1.237 ns)

 <State 29>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load', FIR_HLS.cpp:22) on array 'H_filter_FIR' [4]  (1.237 ns)

 <State 30>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_2', FIR_HLS.cpp:22) on array 'H_filter_FIR' [10]  (1.237 ns)

 <State 31>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_12', FIR_HLS.cpp:22) on array 'H_filter_FIR' [40]  (1.237 ns)

 <State 32>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_21', FIR_HLS.cpp:22) on array 'H_filter_FIR' [66]  (1.237 ns)

 <State 33>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_28', FIR_HLS.cpp:22) on array 'H_filter_FIR' [85]  (1.237 ns)

 <State 34>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_30', FIR_HLS.cpp:22) on array 'H_filter_FIR' [91]  (1.237 ns)

 <State 35>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_35', FIR_HLS.cpp:22) on array 'H_filter_FIR' [106]  (1.237 ns)

 <State 36>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_42', FIR_HLS.cpp:22) on array 'H_filter_FIR' [126]  (1.237 ns)

 <State 37>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_49', FIR_HLS.cpp:22) on array 'H_filter_FIR' [147]  (1.237 ns)

 <State 38>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_54', FIR_HLS.cpp:22) on array 'H_filter_FIR' [162]  (1.237 ns)

 <State 39>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_65', FIR_HLS.cpp:22) on array 'H_filter_FIR' [195]  (1.237 ns)

 <State 40>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_67', FIR_HLS.cpp:22) on array 'H_filter_FIR' [201]  (1.237 ns)

 <State 41>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_74', FIR_HLS.cpp:22) on array 'H_filter_FIR' [222]  (1.237 ns)

 <State 42>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_76', FIR_HLS.cpp:22) on array 'H_filter_FIR' [228]  (1.237 ns)

 <State 43>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_82', FIR_HLS.cpp:22) on array 'H_filter_FIR' [246]  (1.237 ns)

 <State 44>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_86', FIR_HLS.cpp:22) on array 'H_filter_FIR' [258]  (1.237 ns)

 <State 45>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_90', FIR_HLS.cpp:22) on array 'H_filter_FIR' [270]  (1.237 ns)

 <State 46>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_96', FIR_HLS.cpp:22) on array 'H_filter_FIR' [288]  (1.237 ns)

 <State 47>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_100', FIR_HLS.cpp:22) on array 'H_filter_FIR' [300]  (1.237 ns)

 <State 48>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1858] ('tmp420', FIR_HLS.cpp:22) [1856]  (2.396 ns)
	'mul' operation 26 bit of DSP[1858] ('tmp421', FIR_HLS.cpp:22) [1858]  (0.996 ns)

 <State 49>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[2032] ('tmp422', FIR_HLS.cpp:22) [1859]  (1.696 ns)
	'mul' operation 26 bit of DSP[2032] ('tmp423', FIR_HLS.cpp:22) [1861]  (0.996 ns)

 <State 50>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_109', FIR_HLS.cpp:22) on array 'H_filter_FIR' [326]  (1.237 ns)

 <State 51>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_116', FIR_HLS.cpp:22) on array 'H_filter_FIR' [347]  (1.237 ns)

 <State 52>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_119', FIR_HLS.cpp:22) on array 'H_filter_FIR' [356]  (1.237 ns)

 <State 53>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_122', FIR_HLS.cpp:22) on array 'H_filter_FIR' [365]  (1.237 ns)

 <State 54>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_125', FIR_HLS.cpp:22) on array 'H_filter_FIR' [374]  (1.237 ns)

 <State 55>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_130', FIR_HLS.cpp:22) on array 'H_filter_FIR' [389]  (1.237 ns)

 <State 56>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_135', FIR_HLS.cpp:22) on array 'H_filter_FIR' [404]  (1.237 ns)

 <State 57>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_144', FIR_HLS.cpp:22) on array 'H_filter_FIR' [431]  (1.237 ns)

 <State 58>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_150', FIR_HLS.cpp:22) on array 'H_filter_FIR' [449]  (1.237 ns)

 <State 59>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_153', FIR_HLS.cpp:22) on array 'H_filter_FIR' [458]  (1.237 ns)

 <State 60>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_159', FIR_HLS.cpp:22) on array 'H_filter_FIR' [476]  (1.237 ns)

 <State 61>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_163', FIR_HLS.cpp:22) on array 'H_filter_FIR' [488]  (1.237 ns)

 <State 62>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_167', FIR_HLS.cpp:22) on array 'H_filter_FIR' [500]  (1.237 ns)

 <State 63>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_171', FIR_HLS.cpp:22) on array 'H_filter_FIR' [512]  (1.237 ns)

 <State 64>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_174', FIR_HLS.cpp:22) on array 'H_filter_FIR' [521]  (1.237 ns)

 <State 65>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_179', FIR_HLS.cpp:22) on array 'H_filter_FIR' [536]  (1.237 ns)

 <State 66>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_183', FIR_HLS.cpp:22) on array 'H_filter_FIR' [548]  (1.237 ns)

 <State 67>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1647] ('tmp306', FIR_HLS.cpp:22) [1645]  (2.396 ns)
	'mul' operation 31 bit of DSP[1647] ('tmp307', FIR_HLS.cpp:22) [1647]  (0.996 ns)

 <State 68>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1663] ('tmp316', FIR_HLS.cpp:22) [1661]  (2.396 ns)
	'mul' operation 30 bit of DSP[1663] ('tmp317', FIR_HLS.cpp:22) [1663]  (0.996 ns)

 <State 69>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1657] ('tmp312', FIR_HLS.cpp:22) [1655]  (2.396 ns)
	'mul' operation 31 bit of DSP[1657] ('tmp313', FIR_HLS.cpp:22) [1657]  (0.996 ns)

 <State 70>: 3.929ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_202', FIR_HLS.cpp:22) on array 'H_filter_FIR' [605]  (1.237 ns)
	'add' operation 17 bit of DSP[1931] ('tmp318', FIR_HLS.cpp:22) [1664]  (1.696 ns)
	'mul' operation 29 bit of DSP[1931] ('tmp319', FIR_HLS.cpp:22) [1666]  (0.996 ns)

 <State 71>: 3.929ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_206', FIR_HLS.cpp:22) on array 'H_filter_FIR' [617]  (1.237 ns)
	'add' operation 17 bit of DSP[1938] ('tmp326', FIR_HLS.cpp:22) [1677]  (1.696 ns)
	'mul' operation 29 bit of DSP[1938] ('tmp327', FIR_HLS.cpp:22) [1679]  (0.996 ns)

 <State 72>: 3.929ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_210', FIR_HLS.cpp:22) on array 'H_filter_FIR' [629]  (1.237 ns)
	'add' operation 17 bit of DSP[1944] ('tmp334', FIR_HLS.cpp:22) [1689]  (1.696 ns)
	'mul' operation 28 bit of DSP[1944] ('tmp335', FIR_HLS.cpp:22) [1691]  (0.996 ns)

 <State 73>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1727] ('tmp354', FIR_HLS.cpp:22) [1725]  (2.396 ns)
	'mul' operation 28 bit of DSP[1727] ('tmp355', FIR_HLS.cpp:22) [1727]  (0.996 ns)

 <State 74>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1733] ('tmp358', FIR_HLS.cpp:22) [1731]  (2.396 ns)
	'mul' operation 28 bit of DSP[1733] ('tmp359', FIR_HLS.cpp:22) [1733]  (0.996 ns)

 <State 75>: 3.929ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_222', FIR_HLS.cpp:22) on array 'H_filter_FIR' [665]  (1.237 ns)
	'add' operation 17 bit of DSP[1963] ('tmp356', FIR_HLS.cpp:22) [1728]  (1.696 ns)
	'mul' operation 28 bit of DSP[1963] ('tmp357', FIR_HLS.cpp:22) [1730]  (0.996 ns)

 <State 76>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_225', FIR_HLS.cpp:22) on array 'H_filter_FIR' [674]  (1.237 ns)

 <State 77>: 4.245ns
The critical path consists of the following:
	'add' operation 17 bit ('tmp128', FIR_HLS.cpp:22) [1423]  (0.853 ns)
	'add' operation 18 bit of DSP[1429] ('tmp179', FIR_HLS.cpp:22) [1427]  (2.396 ns)
	'mul' operation 27 bit of DSP[1429] ('tmp180', FIR_HLS.cpp:22) [1429]  (0.996 ns)

 <State 78>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1784] ('tmp380', FIR_HLS.cpp:22) [1782]  (2.396 ns)
	'mul' operation 27 bit of DSP[1784] ('tmp381', FIR_HLS.cpp:22) [1784]  (0.996 ns)

 <State 79>: 3.929ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_240', FIR_HLS.cpp:22) on array 'H_filter_FIR' [719]  (1.237 ns)
	'add' operation 17 bit of DSP[1988] ('tmp386', FIR_HLS.cpp:22) [1791]  (1.696 ns)
	'mul' operation 27 bit of DSP[1988] ('tmp387', FIR_HLS.cpp:22) [1793]  (0.996 ns)

 <State 80>: 3.929ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_247', FIR_HLS.cpp:22) on array 'H_filter_FIR' [740]  (1.237 ns)
	'add' operation 17 bit of DSP[1994] ('tmp394', FIR_HLS.cpp:22) [1806]  (1.696 ns)
	'mul' operation 27 bit of DSP[1994] ('tmp395', FIR_HLS.cpp:22) [1808]  (0.996 ns)

 <State 81>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_249', FIR_HLS.cpp:22) on array 'H_filter_FIR' [746]  (1.237 ns)

 <State 82>: 1.610ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[1986] ('add_ln26_35', FIR_HLS.cpp:26) [1986]  (0.645 ns)
	'add' operation 28 bit ('add_ln26_37', FIR_HLS.cpp:26) [1990]  (0.965 ns)

 <State 83>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1841] ('tmp412', FIR_HLS.cpp:22) [1839]  (2.396 ns)
	'mul' operation 26 bit of DSP[1841] ('tmp413', FIR_HLS.cpp:22) [1841]  (0.996 ns)

 <State 84>: 3.929ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_269', FIR_HLS.cpp:22) on array 'H_filter_FIR' [806]  (1.237 ns)
	'add' operation 17 bit of DSP[2019] ('tmp414', FIR_HLS.cpp:22) [1842]  (1.696 ns)
	'mul' operation 26 bit of DSP[2019] ('tmp415', FIR_HLS.cpp:22) [1844]  (0.996 ns)

 <State 85>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_271', FIR_HLS.cpp:22) on array 'H_filter_FIR' [812]  (1.237 ns)

 <State 86>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_274', FIR_HLS.cpp:22) on array 'H_filter_FIR' [821]  (1.237 ns)

 <State 87>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1874] ('tmp428', FIR_HLS.cpp:22) [1872]  (2.396 ns)
	'mul' operation 26 bit of DSP[1874] ('tmp429', FIR_HLS.cpp:22) [1874]  (0.996 ns)

 <State 88>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_284', FIR_HLS.cpp:22) on array 'H_filter_FIR' [851]  (1.237 ns)

 <State 89>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_287', FIR_HLS.cpp:22) on array 'H_filter_FIR' [860]  (1.237 ns)

 <State 90>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_290', FIR_HLS.cpp:22) on array 'H_filter_FIR' [868]  (1.237 ns)

 <State 91>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_293', FIR_HLS.cpp:22) on array 'H_filter_FIR' [877]  (1.237 ns)

 <State 92>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_297', FIR_HLS.cpp:22) on array 'H_filter_FIR' [889]  (1.237 ns)

 <State 93>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_302', FIR_HLS.cpp:22) on array 'H_filter_FIR' [904]  (1.237 ns)

 <State 94>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_306', FIR_HLS.cpp:22) on array 'H_filter_FIR' [916]  (1.237 ns)

 <State 95>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_314', FIR_HLS.cpp:22) on array 'H_filter_FIR' [940]  (1.237 ns)

 <State 96>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_316', FIR_HLS.cpp:22) on array 'H_filter_FIR' [946]  (1.237 ns)

 <State 97>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_322', FIR_HLS.cpp:22) on array 'H_filter_FIR' [964]  (1.237 ns)

 <State 98>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_325', FIR_HLS.cpp:22) on array 'H_filter_FIR' [973]  (1.237 ns)

 <State 99>: 4.245ns
The critical path consists of the following:
	'add' operation 17 bit ('tmp269', FIR_HLS.cpp:22) [1632]  (0.853 ns)
	'add' operation 18 bit of DSP[1638] ('tmp301', FIR_HLS.cpp:22) [1636]  (2.396 ns)
	'mul' operation 25 bit of DSP[1638] ('tmp302', FIR_HLS.cpp:22) [1638]  (0.996 ns)

 <State 100>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_338', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1012]  (1.237 ns)

 <State 101>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_345', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1033]  (1.237 ns)

 <State 102>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_355', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1062]  (1.237 ns)

 <State 103>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_357', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1068]  (1.237 ns)

 <State 104>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_362', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1083]  (1.237 ns)

 <State 105>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_369', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1102]  (1.237 ns)

 <State 106>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_376', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1122]  (1.237 ns)

 <State 107>: 3.929ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_387', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1155]  (1.237 ns)
	'add' operation 17 bit of DSP[2128] ('tmp452', FIR_HLS.cpp:22) [1924]  (1.696 ns)
	'mul' operation 25 bit of DSP[2128] ('tmp453', FIR_HLS.cpp:22) [1926]  (0.996 ns)

 <State 108>: 2.090ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_391', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1167]  (1.237 ns)
	'add' operation 17 bit ('tmp275', FIR_HLS.cpp:15) [1639]  (0.853 ns)

 <State 109>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_83', FIR_HLS.cpp:22) on array 'H_filter_FIR' [249]  (1.237 ns)

 <State 110>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_137', FIR_HLS.cpp:22) on array 'H_filter_FIR' [410]  (1.237 ns)

 <State 111>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1819] ('tmp400', FIR_HLS.cpp:22) [1817]  (2.396 ns)
	'mul' operation 26 bit of DSP[1819] ('tmp401', FIR_HLS.cpp:22) [1819]  (0.996 ns)

 <State 112>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[2005] ('tmp402', FIR_HLS.cpp:22) [1820]  (1.696 ns)
	'mul' operation 26 bit of DSP[2005] ('tmp403', FIR_HLS.cpp:22) [1822]  (0.996 ns)

 <State 113>: 4.543ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_294', FIR_HLS.cpp:22) on array 'H_filter_FIR' [880]  (1.237 ns)
	'add' operation 17 bit ('tmp142', FIR_HLS.cpp:22) [1464]  (0.853 ns)
	'add' operation 18 bit ('tmp203', FIR_HLS.cpp:22) [1466]  (0.863 ns)
	'sub' operation 26 bit ('tmp204', FIR_HLS.cpp:22) [1471]  (0.945 ns)
	'add' operation 26 bit of DSP[2058] ('add_ln26_73', FIR_HLS.cpp:26) [2058]  (0.645 ns)

 <State 114>: 1.290ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[2058] ('add_ln26_73', FIR_HLS.cpp:26) [2058]  (0.645 ns)
	'add' operation 26 bit of DSP[2059] ('add_ln26_74', FIR_HLS.cpp:26) [2059]  (0.645 ns)

 <State 115>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_14', FIR_HLS.cpp:22) on array 'H_filter_FIR' [46]  (1.237 ns)

 <State 116>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_18', FIR_HLS.cpp:22) on array 'H_filter_FIR' [57]  (1.237 ns)

 <State 117>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_23', FIR_HLS.cpp:22) on array 'H_filter_FIR' [72]  (1.237 ns)

 <State 118>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_31', FIR_HLS.cpp:22) on array 'H_filter_FIR' [94]  (1.237 ns)

 <State 119>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_38', FIR_HLS.cpp:22) on array 'H_filter_FIR' [115]  (1.237 ns)

 <State 120>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_40', FIR_HLS.cpp:22) on array 'H_filter_FIR' [120]  (1.237 ns)

 <State 121>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_47', FIR_HLS.cpp:22) on array 'H_filter_FIR' [141]  (1.237 ns)

 <State 122>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_55', FIR_HLS.cpp:22) on array 'H_filter_FIR' [165]  (1.237 ns)

 <State 123>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_57', FIR_HLS.cpp:22) on array 'H_filter_FIR' [171]  (1.237 ns)

 <State 124>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_59', FIR_HLS.cpp:22) on array 'H_filter_FIR' [177]  (1.237 ns)

 <State 125>: 1.546ns
The critical path consists of the following:
	'add' operation 17 bit ('sum1', FIR_HLS.cpp:22) [1330]  (0.853 ns)
	'sub' operation 18 bit ('tmp120', FIR_HLS.cpp:22) [1332]  (0.000 ns)
	'add' operation 18 bit ('tmp121', FIR_HLS.cpp:22) [1333]  (0.693 ns)

 <State 126>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_64', FIR_HLS.cpp:22) on array 'H_filter_FIR' [192]  (1.237 ns)

 <State 127>: 1.546ns
The critical path consists of the following:
	'add' operation 17 bit ('sum', FIR_HLS.cpp:22) [1310]  (0.853 ns)
	'sub' operation 18 bit ('tmp102', FIR_HLS.cpp:22) [1312]  (0.000 ns)
	'add' operation 18 bit ('tmp103', FIR_HLS.cpp:22) [1313]  (0.693 ns)

 <State 128>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_80', FIR_HLS.cpp:22) on array 'H_filter_FIR' [240]  (1.237 ns)

 <State 129>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_87', FIR_HLS.cpp:22) on array 'H_filter_FIR' [261]  (1.237 ns)

 <State 130>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_92', FIR_HLS.cpp:22) on array 'H_filter_FIR' [276]  (1.237 ns)

 <State 131>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_95', FIR_HLS.cpp:22) on array 'H_filter_FIR' [285]  (1.237 ns)

 <State 132>: 4.938ns
The critical path consists of the following:
	'add' operation 17 bit ('tmp157', FIR_HLS.cpp:22) [1390]  (0.853 ns)
	'sub' operation 18 bit ('tmp158', FIR_HLS.cpp:22) [1392]  (0.000 ns)
	'sub' operation 18 bit ('tmp159', FIR_HLS.cpp:22) [1393]  (0.693 ns)
	'add' operation 19 bit of DSP[1399] ('tmp161', FIR_HLS.cpp:22) [1397]  (2.396 ns)
	'mul' operation 27 bit of DSP[1399] ('tmp162', FIR_HLS.cpp:22) [1399]  (0.996 ns)

 <State 133>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_112', FIR_HLS.cpp:22) on array 'H_filter_FIR' [335]  (1.237 ns)

 <State 134>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_121', FIR_HLS.cpp:22) on array 'H_filter_FIR' [362]  (1.237 ns)

 <State 135>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_127', FIR_HLS.cpp:22) on array 'H_filter_FIR' [380]  (1.237 ns)

 <State 136>: 3.545ns
The critical path consists of the following:
	'add' operation 17 bit ('tmp131', FIR_HLS.cpp:22) [1430]  (0.853 ns)
	'add' operation 18 bit of DSP[2038] ('tmp183', FIR_HLS.cpp:22) [1434]  (1.696 ns)
	'mul' operation 27 bit of DSP[2038] ('tmp184', FIR_HLS.cpp:22) [1436]  (0.996 ns)

 <State 137>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[2003] ('tmp396', FIR_HLS.cpp:22) [1809]  (1.696 ns)
	'mul' operation 25 bit of DSP[2003] ('tmp397', FIR_HLS.cpp:22) [1811]  (0.996 ns)

 <State 138>: 3.952ns
The critical path consists of the following:
	'add' operation 17 bit ('tmp80', FIR_HLS.cpp:22) [1295]  (0.853 ns)
	'add' operation 18 bit ('tmp79', FIR_HLS.cpp:22) [1297]  (0.863 ns)
	'add' operation 19 bit ('tmp95', FIR_HLS.cpp:22) [1303]  (0.873 ns)
	'sub' operation 27 bit ('p_neg1380', FIR_HLS.cpp:22) [1305]  (0.000 ns)
	'sub' operation 27 bit ('tmp96', FIR_HLS.cpp:22) [1308]  (0.717 ns)
	'add' operation 28 bit of DSP[2002] ('add_ln26_43', FIR_HLS.cpp:26) [2002]  (0.645 ns)

 <State 139>: 1.290ns
The critical path consists of the following:
	'add' operation 28 bit of DSP[2002] ('add_ln26_43', FIR_HLS.cpp:26) [2002]  (0.645 ns)
	'add' operation 28 bit of DSP[2003] ('add_ln26_44', FIR_HLS.cpp:26) [2003]  (0.645 ns)

 <State 140>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1715] ('tmp346', FIR_HLS.cpp:22) [1713]  (2.396 ns)
	'mul' operation 28 bit of DSP[1715] ('tmp347', FIR_HLS.cpp:22) [1715]  (0.996 ns)

 <State 141>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1954] ('tmp342', FIR_HLS.cpp:22) [1704]  (1.696 ns)
	'mul' operation 29 bit of DSP[1954] ('tmp343', FIR_HLS.cpp:22) [1706]  (0.996 ns)

 <State 142>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_165', FIR_HLS.cpp:22) on array 'H_filter_FIR' [494]  (1.237 ns)

 <State 143>: 3.700ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_215', FIR_HLS.cpp:22) on array 'H_filter_FIR' [644]  (1.237 ns)
	'add' operation 17 bit ('tmp344', FIR_HLS.cpp:22) [1707]  (0.853 ns)
	'add' operation 29 bit ('tmp345', FIR_HLS.cpp:22) [1712]  (0.965 ns)
	'add' operation 29 bit of DSP[1954] ('add_ln26_16', FIR_HLS.cpp:26) [1954]  (0.645 ns)

 <State 144>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1992] ('tmp390', FIR_HLS.cpp:22) [1800]  (1.696 ns)
	'mul' operation 27 bit of DSP[1992] ('tmp391', FIR_HLS.cpp:22) [1802]  (0.996 ns)

 <State 145>: 3.680ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_233', FIR_HLS.cpp:22) on array 'H_filter_FIR' [698]  (1.237 ns)
	'add' operation 17 bit ('tmp378', FIR_HLS.cpp:22) [1776]  (0.853 ns)
	'add' operation 27 bit ('tmp379', FIR_HLS.cpp:22) [1781]  (0.945 ns)
	'add' operation 27 bit of DSP[1980] ('add_ln26_32', FIR_HLS.cpp:26) [1980]  (0.645 ns)

 <State 146>: 3.680ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_244', FIR_HLS.cpp:22) on array 'H_filter_FIR' [731]  (1.237 ns)
	'add' operation 17 bit ('tmp388', FIR_HLS.cpp:22) [1794]  (0.853 ns)
	'add' operation 27 bit ('tmp389', FIR_HLS.cpp:22) [1799]  (0.945 ns)
	'add' operation 27 bit of DSP[1992] ('add_ln26_38', FIR_HLS.cpp:26) [1992]  (0.645 ns)

 <State 147>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[2007] ('tmp404', FIR_HLS.cpp:22) [1823]  (1.696 ns)
	'mul' operation 27 bit of DSP[2007] ('tmp405', FIR_HLS.cpp:22) [1825]  (0.996 ns)

 <State 148>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_252', FIR_HLS.cpp:22) on array 'H_filter_FIR' [755]  (1.237 ns)

 <State 149>: 4.553ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_260', FIR_HLS.cpp:22) on array 'H_filter_FIR' [779]  (1.237 ns)
	'add' operation 17 bit ('tmp125', FIR_HLS.cpp:22) [1402]  (0.853 ns)
	'add' operation 18 bit ('tmp165', FIR_HLS.cpp:22) [1404]  (0.863 ns)
	'sub' operation 27 bit ('tmp166', FIR_HLS.cpp:22) [1409]  (0.955 ns)
	'add' operation 27 bit of DSP[2007] ('add_ln26_46', FIR_HLS.cpp:26) [2007]  (0.645 ns)

 <State 150>: 2.585ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[2007] ('add_ln26_46', FIR_HLS.cpp:26) [2007]  (0.645 ns)
	'add' operation 28 bit ('add_ln26_47', FIR_HLS.cpp:26) [2009]  (0.965 ns)
	'add' operation 29 bit ('add_ln26_48', FIR_HLS.cpp:26) [2011]  (0.975 ns)

 <State 151>: 4.643ns
The critical path consists of the following:
	'sub' operation 17 bit ('tmp169', FIR_HLS.cpp:22) [1410]  (0.853 ns)
	'sub' operation 18 bit ('tmp170', FIR_HLS.cpp:22) [1412]  (0.000 ns)
	'add' operation 18 bit ('tmp171', FIR_HLS.cpp:22) [1413]  (0.693 ns)
	'mul' operation 27 bit ('tmp172', FIR_HLS.cpp:22) [1415]  (2.453 ns)
	'add' operation 27 bit of DSP[2013] ('add_ln26_49', FIR_HLS.cpp:26) [2013]  (0.645 ns)

 <State 152>: 3.571ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[2013] ('add_ln26_49', FIR_HLS.cpp:26) [2013]  (0.645 ns)
	'add' operation 28 bit ('add_ln26_51', FIR_HLS.cpp:26) [2017]  (0.965 ns)
	'add' operation 29 bit ('add_ln26_55', FIR_HLS.cpp:26) [2025]  (0.975 ns)
	'add' operation 30 bit ('add_ln26_56', FIR_HLS.cpp:26) [2027]  (0.985 ns)

 <State 153>: 4.408ns
The critical path consists of the following:
	'sub' operation 17 bit ('tmp191', FIR_HLS.cpp:22) [1447]  (0.853 ns)
	'sub' operation 18 bit ('tmp192', FIR_HLS.cpp:22) [1449]  (0.863 ns)
	'add' operation 18 bit of DSP[2049] ('tmp193', FIR_HLS.cpp:22) [1450]  (1.696 ns)
	'mul' operation 27 bit of DSP[2049] ('tmp194', FIR_HLS.cpp:22) [1452]  (0.996 ns)

 <State 154>: 4.543ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_292', FIR_HLS.cpp:22) on array 'H_filter_FIR' [874]  (1.237 ns)
	'add' operation 17 bit ('tmp140', FIR_HLS.cpp:22) [1439]  (0.853 ns)
	'add' operation 18 bit ('tmp187', FIR_HLS.cpp:22) [1441]  (0.863 ns)
	'add' operation 26 bit ('tmp188', FIR_HLS.cpp:22) [1446]  (0.945 ns)
	'add' operation 26 bit of DSP[2045] ('add_ln26_66', FIR_HLS.cpp:26) [2045]  (0.645 ns)

 <State 155>: 3.519ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_299', FIR_HLS.cpp:22) on array 'H_filter_FIR' [895]  (1.237 ns)
	'sub' operation 18 bit ('tmp199', FIR_HLS.cpp:22) [1456]  (0.693 ns)
	'add' operation 27 bit ('tmp200', FIR_HLS.cpp:22) [1461]  (0.945 ns)
	'add' operation 27 bit of DSP[2049] ('add_ln26_68', FIR_HLS.cpp:26) [2049]  (0.645 ns)

 <State 156>: 3.565ns
The critical path consists of the following:
	'sub' operation 19 bit ('tmp104', FIR_HLS.cpp:22) [1315]  (0.873 ns)
	'sub' operation 19 bit of DSP[2063] ('tmp105', FIR_HLS.cpp:22) [1316]  (1.696 ns)
	'mul' operation 26 bit of DSP[2063] ('tmp106', FIR_HLS.cpp:22) [1318]  (0.996 ns)

 <State 157>: 3.550ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[2050] ('add_ln26_69', FIR_HLS.cpp:26) [2050]  (0.645 ns)
	'add' operation 27 bit ('add_ln26_70', FIR_HLS.cpp:26) [2052]  (0.965 ns)
	'add' operation 28 bit ('add_ln26_71', FIR_HLS.cpp:26) [2054]  (0.965 ns)
	'add' operation 29 bit ('add_ln26_72', FIR_HLS.cpp:26) [2056]  (0.975 ns)

 <State 158>: 4.533ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_318', FIR_HLS.cpp:22) on array 'H_filter_FIR' [952]  (1.237 ns)
	'add' operation 17 bit ('tmp156', FIR_HLS.cpp:22) [1474]  (0.853 ns)
	'add' operation 18 bit ('tmp207', FIR_HLS.cpp:22) [1476]  (0.863 ns)
	'sub' operation 25 bit ('tmp208', FIR_HLS.cpp:22) [1479]  (0.934 ns)
	'add' operation 26 bit of DSP[2063] ('add_ln26_76', FIR_HLS.cpp:26) [2063]  (0.645 ns)

 <State 159>: 2.565ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[2061] ('add_ln26_75', FIR_HLS.cpp:26) [2061]  (0.645 ns)
	'add' operation 27 bit ('add_ln26_77', FIR_HLS.cpp:26) [2065]  (0.955 ns)
	'add' operation 28 bit ('add_ln26_78', FIR_HLS.cpp:26) [2067]  (0.965 ns)

 <State 160>: 5.027ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_329', FIR_HLS.cpp:22) on array 'H_filter_FIR' [985]  (1.237 ns)
	'sub' operation 18 bit ('tmp219', FIR_HLS.cpp:22) [1494]  (0.693 ns)
	'mul' operation 25 bit ('tmp220', FIR_HLS.cpp:22) [1496]  (2.453 ns)
	'add' operation 26 bit of DSP[2070] ('add_ln26_80', FIR_HLS.cpp:26) [2070]  (0.645 ns)

 <State 161>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[2076] ('tmp448', FIR_HLS.cpp:22) [1917]  (1.696 ns)
	'mul' operation 24 bit of DSP[2076] ('tmp449', FIR_HLS.cpp:22) [1919]  (0.996 ns)

 <State 162>: 3.659ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_333', FIR_HLS.cpp:22) on array 'H_filter_FIR' [997]  (1.237 ns)
	'add' operation 17 bit ('tmp446', FIR_HLS.cpp:22) [1910]  (0.853 ns)
	'sub' operation 24 bit ('tmp447', FIR_HLS.cpp:22) [1915]  (0.924 ns)
	'add' operation 25 bit of DSP[2074] ('add_ln26_82', FIR_HLS.cpp:26) [2074]  (0.645 ns)

 <State 163>: 5.365ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_335', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1003]  (1.237 ns)
	'add' operation 17 bit ('tmp18', FIR_HLS.cpp:22) [1209]  (0.853 ns)
	'add' operation 18 bit ('tmp5', FIR_HLS.cpp:22) [1211]  (0.863 ns)
	'add' operation 19 bit ('tmp35', FIR_HLS.cpp:22) [1213]  (0.873 ns)
	'sub' operation 21 bit ('tmp36', FIR_HLS.cpp:22) [1216]  (0.894 ns)
	'add' operation 24 bit of DSP[2076] ('add_ln26_83', FIR_HLS.cpp:26) [2076]  (0.645 ns)

 <State 164>: 4.515ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[2076] ('add_ln26_83', FIR_HLS.cpp:26) [2076]  (0.645 ns)
	'add' operation 26 bit ('add_ln26_84', FIR_HLS.cpp:26) [2078]  (0.945 ns)
	'add' operation 28 bit ('add_ln26_85', FIR_HLS.cpp:26) [2080]  (0.965 ns)
	'add' operation 29 bit ('add_ln26_86', FIR_HLS.cpp:26) [2082]  (0.975 ns)
	'add' operation 30 bit ('add_ln26_87', FIR_HLS.cpp:26) [2084]  (0.985 ns)

 <State 165>: 4.408ns
The critical path consists of the following:
	'sub' operation 17 bit ('tmp245', FIR_HLS.cpp:22) [1538]  (0.853 ns)
	'add' operation 18 bit ('tmp246', FIR_HLS.cpp:22) [1540]  (0.863 ns)
	'sub' operation 18 bit of DSP[2092] ('tmp247', FIR_HLS.cpp:22) [1541]  (1.696 ns)
	'mul' operation 25 bit of DSP[2092] ('tmp248', FIR_HLS.cpp:22) [1543]  (0.996 ns)

 <State 166>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_352', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1054]  (1.237 ns)

 <State 167>: 5.183ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_360', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1077]  (1.237 ns)
	'add' operation 17 bit ('tmp67', FIR_HLS.cpp:22) [1239]  (0.853 ns)
	'add' operation 18 bit ('tmp57', FIR_HLS.cpp:22) [1241]  (0.863 ns)
	'add' operation 19 bit ('tmp53', FIR_HLS.cpp:22) [1243]  (0.873 ns)
	'sub' operation 25 bit ('p_neg1389', FIR_HLS.cpp:22) [1246]  (0.000 ns)
	'sub' operation 25 bit ('tmp54', FIR_HLS.cpp:22) [1249]  (0.712 ns)
	'add' operation 25 bit of DSP[2092] ('add_ln26_91', FIR_HLS.cpp:26) [2092]  (0.645 ns)

 <State 168>: 3.545ns
The critical path consists of the following:
	'add' operation 17 bit ('tmp107', FIR_HLS.cpp:22) [1361]  (0.853 ns)
	'add' operation 19 bit of DSP[2106] ('tmp137', FIR_HLS.cpp:22) [1363]  (1.696 ns)
	'mul' operation 25 bit of DSP[2106] ('tmp138', FIR_HLS.cpp:22) [1365]  (0.996 ns)

 <State 169>: 4.408ns
The critical path consists of the following:
	'add' operation 17 bit ('tmp115', FIR_HLS.cpp:22) [1379]  (0.853 ns)
	'add' operation 18 bit ('tmp108', FIR_HLS.cpp:22) [1381]  (0.863 ns)
	'add' operation 19 bit of DSP[2132] ('tmp153', FIR_HLS.cpp:22) [1387]  (1.696 ns)
	'mul' operation 27 bit of DSP[2132] ('tmp154', FIR_HLS.cpp:22) [1389]  (0.996 ns)

 <State 170>: 4.408ns
The critical path consists of the following:
	'sub' operation 17 bit ('tmp277', FIR_HLS.cpp:22) [1589]  (0.853 ns)
	'add' operation 18 bit ('tmp278', FIR_HLS.cpp:22) [1591]  (0.863 ns)
	'sub' operation 18 bit of DSP[2116] ('tmp279', FIR_HLS.cpp:22) [1592]  (1.696 ns)
	'mul' operation 24 bit of DSP[2116] ('tmp280', FIR_HLS.cpp:22) [1594]  (0.996 ns)

 <State 171>: 4.696ns
The critical path consists of the following:
	'sub' operation 17 bit ('tmp83', FIR_HLS.cpp:22) [1280]  (0.853 ns)
	'sub' operation 18 bit ('tmp84', FIR_HLS.cpp:22) [1282]  (0.863 ns)
	'add' operation 19 bit ('tmp86', FIR_HLS.cpp:22) [1286]  (0.000 ns)
	'sub' operation 19 bit ('tmp87', FIR_HLS.cpp:22) [1287]  (0.695 ns)
	'sub' operation 19 bit ('tmp88', FIR_HLS.cpp:22) [1288]  (0.000 ns)
	'add' operation 19 bit ('tmp89', FIR_HLS.cpp:22) [1289]  (0.695 ns)
	'add' operation 27 bit ('tmp90', FIR_HLS.cpp:22) [1294]  (0.945 ns)
	'add' operation 27 bit of DSP[2132] ('add_ln26_111', FIR_HLS.cpp:26) [2132]  (0.645 ns)

 <State 172>: 4.686ns
The critical path consists of the following:
	'sub' operation 17 bit ('tmp59', FIR_HLS.cpp:22) [1250]  (0.853 ns)
	'sub' operation 18 bit ('tmp60', FIR_HLS.cpp:22) [1252]  (0.863 ns)
	'add' operation 19 bit ('tmp62', FIR_HLS.cpp:22) [1256]  (0.000 ns)
	'sub' operation 19 bit ('tmp63', FIR_HLS.cpp:22) [1257]  (0.695 ns)
	'add' operation 19 bit ('tmp64', FIR_HLS.cpp:22) [1258]  (0.000 ns)
	'sub' operation 19 bit ('tmp65', FIR_HLS.cpp:22) [1259]  (0.695 ns)
	'sub' operation 25 bit ('tmp66', FIR_HLS.cpp:22) [1264]  (0.934 ns)
	'add' operation 25 bit of DSP[2116] ('add_ln26_103', FIR_HLS.cpp:26) [2116]  (0.645 ns)

 <State 173>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_8', FIR_HLS.cpp:22) on array 'H_filter_FIR' [28]  (1.237 ns)

 <State 174>: 2.692ns
The critical path consists of the following:
	'sub' operation 19 bit of DSP[2098] ('tmp123', FIR_HLS.cpp:22) [1336]  (1.696 ns)
	'mul' operation 25 bit of DSP[2098] ('tmp124', FIR_HLS.cpp:22) [1338]  (0.996 ns)

 <State 175>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_17', FIR_HLS.cpp:22) on array 'H_filter_FIR' [55]  (1.237 ns)

 <State 176>: 3.115ns
The critical path consists of the following:
	'sub' operation 17 bit ('tmp251', FIR_HLS.cpp:22) [1544]  (0.853 ns)
	'add' operation 18 bit ('tmp252', FIR_HLS.cpp:22) [1546]  (0.000 ns)
	'sub' operation 18 bit ('tmp253', FIR_HLS.cpp:22) [1547]  (0.693 ns)
	'add' operation 25 bit ('tmp254', FIR_HLS.cpp:22) [1552]  (0.924 ns)
	'add' operation 25 bit of DSP[2098] ('add_ln26_94', FIR_HLS.cpp:26) [2098]  (0.645 ns)

 <State 177>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_26', FIR_HLS.cpp:22) on array 'H_filter_FIR' [79]  (1.237 ns)

 <State 178>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_37', FIR_HLS.cpp:22) on array 'H_filter_FIR' [112]  (1.237 ns)

 <State 179>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_44', FIR_HLS.cpp:22) on array 'H_filter_FIR' [132]  (1.237 ns)

 <State 180>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_48', FIR_HLS.cpp:22) on array 'H_filter_FIR' [144]  (1.237 ns)

 <State 181>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_70', FIR_HLS.cpp:22) on array 'H_filter_FIR' [210]  (1.237 ns)

 <State 182>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1951] ('tmp338', FIR_HLS.cpp:22) [1697]  (1.696 ns)
	'mul' operation 27 bit of DSP[1951] ('tmp339', FIR_HLS.cpp:22) [1699]  (0.996 ns)

 <State 183>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_88', FIR_HLS.cpp:22) on array 'H_filter_FIR' [264]  (1.237 ns)

 <State 184>: 2.453ns
The critical path consists of the following:
	'add' operation 17 bit ('tmp370', FIR_HLS.cpp:22) [1758]  (0.853 ns)
	'sub' operation 27 bit ('tmp371', FIR_HLS.cpp:22) [1763]  (0.955 ns)
	'add' operation 27 bit of DSP[1976] ('add_ln26_29', FIR_HLS.cpp:26) [1976]  (0.645 ns)

 <State 185>: 6.946ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_227', FIR_HLS.cpp:22) on array 'H_filter_FIR' [680]  (1.237 ns)
	'add' operation 17 bit ('tmp366', FIR_HLS.cpp:22) [1748]  (0.853 ns)
	'sub' operation 25 bit ('tmp367', FIR_HLS.cpp:22) [1753]  (0.934 ns)
	'add' operation 27 bit ('add_ln26_30', FIR_HLS.cpp:26) [1977]  (0.965 ns)
	'add' operation 29 bit ('add_ln26_34', FIR_HLS.cpp:26) [1984]  (0.975 ns)
	'add' operation 30 bit ('add_ln26_42', FIR_HLS.cpp:26) [2000]  (0.985 ns)
	'add' operation 31 bit ('add_ln26_57', FIR_HLS.cpp:26) [2029]  (0.996 ns)

 <State 186>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_281', FIR_HLS.cpp:22) on array 'H_filter_FIR' [842]  (1.237 ns)

 <State 187>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_313', FIR_HLS.cpp:22) on array 'H_filter_FIR' [937]  (1.237 ns)

 <State 188>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_320', FIR_HLS.cpp:22) on array 'H_filter_FIR' [958]  (1.237 ns)

 <State 189>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_340', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1018]  (1.237 ns)

 <State 190>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_346', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1036]  (1.237 ns)

 <State 191>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_348', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1042]  (1.237 ns)

 <State 192>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_358', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1071]  (1.237 ns)

 <State 193>: 6.527ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_367', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1097]  (1.237 ns)
	'add' operation 17 bit ('tmp238', FIR_HLS.cpp:22) [1566]  (0.853 ns)
	'add' operation 18 bit ('tmp261', FIR_HLS.cpp:22) [1568]  (0.863 ns)
	'add' operation 24 bit ('tmp262', FIR_HLS.cpp:22) [1573]  (0.000 ns)
	'add' operation 24 bit ('add_ln26_95', FIR_HLS.cpp:26) [2100]  (0.709 ns)
	'add' operation 26 bit ('add_ln26_96', FIR_HLS.cpp:26) [2102]  (0.945 ns)
	'add' operation 27 bit ('add_ln26_100', FIR_HLS.cpp:26) [2110]  (0.955 ns)
	'add' operation 28 bit ('add_ln26_101', FIR_HLS.cpp:26) [2112]  (0.965 ns)

 <State 194>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_371', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1108]  (1.237 ns)

 <State 195>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_380', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1134]  (1.237 ns)

 <State 196>: 5.311ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_383', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1143]  (1.237 ns)
	'add' operation 17 bit ('tmp264', FIR_HLS.cpp:22) [1624]  (0.853 ns)
	'add' operation 18 bit ('tmp297', FIR_HLS.cpp:22) [1626]  (0.863 ns)
	'add' operation 24 bit ('tmp298', FIR_HLS.cpp:22) [1631]  (0.000 ns)
	'add' operation 24 bit ('add_ln26_105', FIR_HLS.cpp:26) [2121]  (0.709 ns)
	'add' operation 25 bit ('add_ln26_106', FIR_HLS.cpp:26) [2123]  (0.934 ns)
	'add' operation 26 bit ('add_ln26_107', FIR_HLS.cpp:26) [2125]  (0.715 ns)

 <State 197>: 7.154ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load_384', FIR_HLS.cpp:22) on array 'H_filter_FIR' [1146]  (1.237 ns)
	'add' operation 17 bit ('tmp1', FIR_HLS.cpp:22) [1182]  (0.853 ns)
	'add' operation 20 bit ('tmp15', FIR_HLS.cpp:22) [1184]  (0.698 ns)
	'sub' operation 27 bit ('tmp16', FIR_HLS.cpp:22) [1189]  (0.955 ns)
	'add' operation 27 bit ('add_ln26_108', FIR_HLS.cpp:26) [2127]  (0.000 ns)
	'add' operation 27 bit ('add_ln26_110', FIR_HLS.cpp:26) [2130]  (0.717 ns)
	'add' operation 29 bit ('add_ln26_114', FIR_HLS.cpp:26) [2138]  (0.975 ns)
	'add' operation 29 bit ('add_ln26_115', FIR_HLS.cpp:26) [2139]  (0.000 ns)
	'add' operation 29 bit ('add_ln26_116', FIR_HLS.cpp:26) [2140]  (0.723 ns)
	'add' operation 31 bit ('add_ln26_117', FIR_HLS.cpp:26) [2142]  (0.996 ns)

 <State 198>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_2', FIR_HLS.cpp:22 on array 'H_filter_FIR' [11]  (1.237 ns)

 <State 199>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_6', FIR_HLS.cpp:22 on array 'H_filter_FIR' [23]  (1.237 ns)

 <State 200>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_8', FIR_HLS.cpp:22 on array 'H_filter_FIR' [29]  (1.237 ns)

 <State 201>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_10', FIR_HLS.cpp:22 on array 'H_filter_FIR' [35]  (1.237 ns)

 <State 202>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_13', FIR_HLS.cpp:22 on array 'H_filter_FIR' [44]  (1.237 ns)

 <State 203>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_16', FIR_HLS.cpp:22 on array 'H_filter_FIR' [53]  (1.237 ns)

 <State 204>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_19', FIR_HLS.cpp:22 on array 'H_filter_FIR' [61]  (1.237 ns)

 <State 205>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_22', FIR_HLS.cpp:22 on array 'H_filter_FIR' [70]  (1.237 ns)

 <State 206>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_24', FIR_HLS.cpp:22 on array 'H_filter_FIR' [75]  (1.237 ns)

 <State 207>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_26', FIR_HLS.cpp:22 on array 'H_filter_FIR' [80]  (1.237 ns)

 <State 208>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_30', FIR_HLS.cpp:22 on array 'H_filter_FIR' [92]  (1.237 ns)

 <State 209>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_32', FIR_HLS.cpp:22 on array 'H_filter_FIR' [98]  (1.237 ns)

 <State 210>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_35', FIR_HLS.cpp:22 on array 'H_filter_FIR' [107]  (1.237 ns)

 <State 211>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_37', FIR_HLS.cpp:22 on array 'H_filter_FIR' [113]  (1.237 ns)

 <State 212>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_40', FIR_HLS.cpp:22 on array 'H_filter_FIR' [121]  (1.237 ns)

 <State 213>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_43', FIR_HLS.cpp:22 on array 'H_filter_FIR' [130]  (1.237 ns)

 <State 214>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_45', FIR_HLS.cpp:22 on array 'H_filter_FIR' [136]  (1.237 ns)

 <State 215>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_48', FIR_HLS.cpp:22 on array 'H_filter_FIR' [145]  (1.237 ns)

 <State 216>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_51', FIR_HLS.cpp:22 on array 'H_filter_FIR' [154]  (1.237 ns)

 <State 217>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_54', FIR_HLS.cpp:22 on array 'H_filter_FIR' [163]  (1.237 ns)

 <State 218>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_56', FIR_HLS.cpp:22 on array 'H_filter_FIR' [169]  (1.237 ns)

 <State 219>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_58', FIR_HLS.cpp:22 on array 'H_filter_FIR' [175]  (1.237 ns)

 <State 220>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_61', FIR_HLS.cpp:22 on array 'H_filter_FIR' [184]  (1.237 ns)

 <State 221>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_63', FIR_HLS.cpp:22 on array 'H_filter_FIR' [190]  (1.237 ns)

 <State 222>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_66', FIR_HLS.cpp:22 on array 'H_filter_FIR' [199]  (1.237 ns)

 <State 223>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_68', FIR_HLS.cpp:22 on array 'H_filter_FIR' [205]  (1.237 ns)

 <State 224>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_71', FIR_HLS.cpp:22 on array 'H_filter_FIR' [214]  (1.237 ns)

 <State 225>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_75', FIR_HLS.cpp:22 on array 'H_filter_FIR' [226]  (1.237 ns)

 <State 226>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_77', FIR_HLS.cpp:22 on array 'H_filter_FIR' [232]  (1.237 ns)

 <State 227>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_80', FIR_HLS.cpp:22 on array 'H_filter_FIR' [241]  (1.237 ns)

 <State 228>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_83', FIR_HLS.cpp:22 on array 'H_filter_FIR' [250]  (1.237 ns)

 <State 229>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_86', FIR_HLS.cpp:22 on array 'H_filter_FIR' [259]  (1.237 ns)

 <State 230>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_88', FIR_HLS.cpp:22 on array 'H_filter_FIR' [265]  (1.237 ns)

 <State 231>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_91', FIR_HLS.cpp:22 on array 'H_filter_FIR' [274]  (1.237 ns)

 <State 232>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_93', FIR_HLS.cpp:22 on array 'H_filter_FIR' [280]  (1.237 ns)

 <State 233>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_97', FIR_HLS.cpp:22 on array 'H_filter_FIR' [292]  (1.237 ns)

 <State 234>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_101', FIR_HLS.cpp:22 on array 'H_filter_FIR' [304]  (1.237 ns)

 <State 235>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_104', FIR_HLS.cpp:22 on array 'H_filter_FIR' [312]  (1.237 ns)

 <State 236>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_107', FIR_HLS.cpp:22 on array 'H_filter_FIR' [321]  (1.237 ns)

 <State 237>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_110', FIR_HLS.cpp:22 on array 'H_filter_FIR' [330]  (1.237 ns)

 <State 238>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_116', FIR_HLS.cpp:22 on array 'H_filter_FIR' [348]  (1.237 ns)

 <State 239>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_118', FIR_HLS.cpp:22 on array 'H_filter_FIR' [354]  (1.237 ns)

 <State 240>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_121', FIR_HLS.cpp:22 on array 'H_filter_FIR' [363]  (1.237 ns)

 <State 241>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_125', FIR_HLS.cpp:22 on array 'H_filter_FIR' [375]  (1.237 ns)

 <State 242>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_127', FIR_HLS.cpp:22 on array 'H_filter_FIR' [381]  (1.237 ns)

 <State 243>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_131', FIR_HLS.cpp:22 on array 'H_filter_FIR' [393]  (1.237 ns)

 <State 244>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_134', FIR_HLS.cpp:22 on array 'H_filter_FIR' [402]  (1.237 ns)

 <State 245>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_138', FIR_HLS.cpp:22 on array 'H_filter_FIR' [414]  (1.237 ns)

 <State 246>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_141', FIR_HLS.cpp:22 on array 'H_filter_FIR' [423]  (1.237 ns)

 <State 247>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_146', FIR_HLS.cpp:22 on array 'H_filter_FIR' [438]  (1.237 ns)

 <State 248>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_148', FIR_HLS.cpp:22 on array 'H_filter_FIR' [444]  (1.237 ns)

 <State 249>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_151', FIR_HLS.cpp:22 on array 'H_filter_FIR' [453]  (1.237 ns)

 <State 250>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_155', FIR_HLS.cpp:22 on array 'H_filter_FIR' [465]  (1.237 ns)

 <State 251>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_158', FIR_HLS.cpp:22 on array 'H_filter_FIR' [474]  (1.237 ns)

 <State 252>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_161', FIR_HLS.cpp:22 on array 'H_filter_FIR' [483]  (1.237 ns)

 <State 253>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_164', FIR_HLS.cpp:22 on array 'H_filter_FIR' [492]  (1.237 ns)

 <State 254>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_169', FIR_HLS.cpp:22 on array 'H_filter_FIR' [507]  (1.237 ns)

 <State 255>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_172', FIR_HLS.cpp:22 on array 'H_filter_FIR' [516]  (1.237 ns)

 <State 256>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_176', FIR_HLS.cpp:22 on array 'H_filter_FIR' [528]  (1.237 ns)

 <State 257>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_180', FIR_HLS.cpp:22 on array 'H_filter_FIR' [540]  (1.237 ns)

 <State 258>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_185', FIR_HLS.cpp:22 on array 'H_filter_FIR' [555]  (1.237 ns)

 <State 259>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_189', FIR_HLS.cpp:22 on array 'H_filter_FIR' [567]  (1.237 ns)

 <State 260>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_193', FIR_HLS.cpp:22 on array 'H_filter_FIR' [579]  (1.237 ns)

 <State 261>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_196', FIR_HLS.cpp:22 on array 'H_filter_FIR' [588]  (1.237 ns)

 <State 262>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_199', FIR_HLS.cpp:22 on array 'H_filter_FIR' [597]  (1.237 ns)

 <State 263>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_202', FIR_HLS.cpp:22 on array 'H_filter_FIR' [606]  (1.237 ns)

 <State 264>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_206', FIR_HLS.cpp:22 on array 'H_filter_FIR' [618]  (1.237 ns)

 <State 265>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_210', FIR_HLS.cpp:22 on array 'H_filter_FIR' [630]  (1.237 ns)

 <State 266>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_214', FIR_HLS.cpp:22 on array 'H_filter_FIR' [642]  (1.237 ns)

 <State 267>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_217', FIR_HLS.cpp:22 on array 'H_filter_FIR' [651]  (1.237 ns)

 <State 268>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_220', FIR_HLS.cpp:22 on array 'H_filter_FIR' [660]  (1.237 ns)

 <State 269>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_224', FIR_HLS.cpp:22 on array 'H_filter_FIR' [672]  (1.237 ns)

 <State 270>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_226', FIR_HLS.cpp:22 on array 'H_filter_FIR' [678]  (1.237 ns)

 <State 271>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_229', FIR_HLS.cpp:22 on array 'H_filter_FIR' [687]  (1.237 ns)

 <State 272>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_232', FIR_HLS.cpp:22 on array 'H_filter_FIR' [696]  (1.237 ns)

 <State 273>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_236', FIR_HLS.cpp:22 on array 'H_filter_FIR' [708]  (1.237 ns)

 <State 274>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_240', FIR_HLS.cpp:22 on array 'H_filter_FIR' [720]  (1.237 ns)

 <State 275>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_242', FIR_HLS.cpp:22 on array 'H_filter_FIR' [726]  (1.237 ns)

 <State 276>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_244', FIR_HLS.cpp:22 on array 'H_filter_FIR' [732]  (1.237 ns)

 <State 277>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_248', FIR_HLS.cpp:22 on array 'H_filter_FIR' [744]  (1.237 ns)

 <State 278>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_252', FIR_HLS.cpp:22 on array 'H_filter_FIR' [756]  (1.237 ns)

 <State 279>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_256', FIR_HLS.cpp:22 on array 'H_filter_FIR' [768]  (1.237 ns)

 <State 280>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_258', FIR_HLS.cpp:22 on array 'H_filter_FIR' [774]  (1.237 ns)

 <State 281>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_262', FIR_HLS.cpp:22 on array 'H_filter_FIR' [786]  (1.237 ns)

 <State 282>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_265', FIR_HLS.cpp:22 on array 'H_filter_FIR' [795]  (1.237 ns)

 <State 283>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_269', FIR_HLS.cpp:22 on array 'H_filter_FIR' [807]  (1.237 ns)

 <State 284>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_272', FIR_HLS.cpp:22 on array 'H_filter_FIR' [816]  (1.237 ns)

 <State 285>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_275', FIR_HLS.cpp:22 on array 'H_filter_FIR' [825]  (1.237 ns)

 <State 286>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_278', FIR_HLS.cpp:22 on array 'H_filter_FIR' [834]  (1.237 ns)

 <State 287>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_280', FIR_HLS.cpp:22 on array 'H_filter_FIR' [840]  (1.237 ns)

 <State 288>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_284', FIR_HLS.cpp:22 on array 'H_filter_FIR' [852]  (1.237 ns)

 <State 289>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_287', FIR_HLS.cpp:22 on array 'H_filter_FIR' [861]  (1.237 ns)

 <State 290>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_289', FIR_HLS.cpp:22 on array 'H_filter_FIR' [867]  (1.237 ns)

 <State 291>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_292', FIR_HLS.cpp:22 on array 'H_filter_FIR' [875]  (1.237 ns)

 <State 292>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_296', FIR_HLS.cpp:22 on array 'H_filter_FIR' [887]  (1.237 ns)

 <State 293>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_299', FIR_HLS.cpp:22 on array 'H_filter_FIR' [896]  (1.237 ns)

 <State 294>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_302', FIR_HLS.cpp:22 on array 'H_filter_FIR' [905]  (1.237 ns)

 <State 295>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_306', FIR_HLS.cpp:22 on array 'H_filter_FIR' [917]  (1.237 ns)

 <State 296>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_310', FIR_HLS.cpp:22 on array 'H_filter_FIR' [929]  (1.237 ns)

 <State 297>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_312', FIR_HLS.cpp:22 on array 'H_filter_FIR' [935]  (1.237 ns)

 <State 298>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_315', FIR_HLS.cpp:22 on array 'H_filter_FIR' [944]  (1.237 ns)

 <State 299>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_317', FIR_HLS.cpp:22 on array 'H_filter_FIR' [950]  (1.237 ns)

 <State 300>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_319', FIR_HLS.cpp:22 on array 'H_filter_FIR' [956]  (1.237 ns)

 <State 301>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_321', FIR_HLS.cpp:22 on array 'H_filter_FIR' [962]  (1.237 ns)

 <State 302>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_325', FIR_HLS.cpp:22 on array 'H_filter_FIR' [974]  (1.237 ns)

 <State 303>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_327', FIR_HLS.cpp:22 on array 'H_filter_FIR' [980]  (1.237 ns)

 <State 304>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_329', FIR_HLS.cpp:22 on array 'H_filter_FIR' [986]  (1.237 ns)

 <State 305>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_332', FIR_HLS.cpp:22 on array 'H_filter_FIR' [995]  (1.237 ns)

 <State 306>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_334', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1001]  (1.237 ns)

 <State 307>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_336', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1007]  (1.237 ns)

 <State 308>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_340', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1019]  (1.237 ns)

 <State 309>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_346', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1037]  (1.237 ns)

 <State 310>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_348', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1043]  (1.237 ns)

 <State 311>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_351', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1052]  (1.237 ns)

 <State 312>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_353', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1057]  (1.237 ns)

 <State 313>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_356', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1066]  (1.237 ns)

 <State 314>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_358', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1072]  (1.237 ns)

 <State 315>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_362', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1084]  (1.237 ns)

 <State 316>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_364', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1090]  (1.237 ns)

 <State 317>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_366', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1096]  (1.237 ns)

 <State 318>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_370', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1106]  (1.237 ns)

 <State 319>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_373', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1115]  (1.237 ns)

 <State 320>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_377', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1126]  (1.237 ns)

 <State 321>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_380', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1135]  (1.237 ns)

 <State 322>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_382', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1141]  (1.237 ns)

 <State 323>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_384', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1147]  (1.237 ns)

 <State 324>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_387', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1156]  (1.237 ns)

 <State 325>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22) of variable 'H_filter_FIR_load_390', FIR_HLS.cpp:22 on array 'H_filter_FIR' [1165]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
