

================================================================
== Vitis HLS Report for 'process_split_stream'
================================================================
* Date:           Sun Jan 29 14:07:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.538 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      8|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     41|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       4|     49|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_io  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    |ap_block_state2     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|   8|           4|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |OutStream_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm              |  14|          3|    1|          3|
    |ap_done                |   9|          2|    1|          2|
    |split_buffer_blk_n     |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  41|          9|    4|          9|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  2|   0|    2|          0|
    |ap_done_reg        |  1|   0|    1|          0|
    |tmp_last_V_reg_81  |  1|   0|    1|          0|
    +-------------------+---+----+-----+-----------+
    |Total              |  4|   0|    4|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  process_split_stream|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  process_split_stream|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  process_split_stream|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  process_split_stream|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  process_split_stream|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  process_split_stream|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  process_split_stream|  return value|
|split_buffer_dout            |   in|    9|     ap_fifo|          split_buffer|       pointer|
|split_buffer_num_data_valid  |   in|    9|     ap_fifo|          split_buffer|       pointer|
|split_buffer_fifo_cap        |   in|    9|     ap_fifo|          split_buffer|       pointer|
|split_buffer_empty_n         |   in|    1|     ap_fifo|          split_buffer|       pointer|
|split_buffer_read            |  out|    1|     ap_fifo|          split_buffer|       pointer|
|OutStream_TDATA              |  out|    8|        axis|    OutStream_V_data_V|       pointer|
|OutStream_TVALID             |  out|    1|        axis|    OutStream_V_last_V|       pointer|
|OutStream_TREADY             |   in|    1|        axis|    OutStream_V_last_V|       pointer|
|OutStream_TLAST              |  out|    1|        axis|    OutStream_V_last_V|       pointer|
|OutStream_TKEEP              |  out|    1|        axis|    OutStream_V_keep_V|       pointer|
|OutStream_TSTRB              |  out|    1|        axis|    OutStream_V_strb_V|       pointer|
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %split_buffer, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %OutStream_V_last_V, i1 %OutStream_V_strb_V, i1 %OutStream_V_keep_V, i8 %OutStream_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (3.53ns)   --->   "%split_buffer_read = read i9 @_ssdm_op_Read.ap_fifo.volatile.i9P0A, i9 %split_buffer" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 5 'read' 'split_buffer_read' <Predicate = true> <Delay = 3.53> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 256> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i9 %split_buffer_read" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 6 'trunc' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %split_buffer_read, i32 8" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 7 'bitselect' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp_last_V, void %if.end, void %if.then" [Byte_Count_Really_Good_This_Time/accelerator.cpp:28]   --->   Operation 8 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %OutStream_V_data_V, i1 %OutStream_V_keep_V, i1 %OutStream_V_strb_V, i1 %OutStream_V_last_V, i8 %tmp_data_V, i1 1, i1 0, i1 0"   --->   Operation 9 'write' 'write_ln304' <Predicate = (tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %OutStream_V_data_V, i1 %OutStream_V_keep_V, i1 %OutStream_V_strb_V, i1 %OutStream_V_last_V, i8 %tmp_data_V, i1 1, i1 0, i1 0"   --->   Operation 10 'write' 'write_ln304' <Predicate = (tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln31 = br void %if.end" [Byte_Count_Really_Good_This_Time/accelerator.cpp:31]   --->   Operation 11 'br' 'br_ln31' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [Byte_Count_Really_Good_This_Time/accelerator.cpp:32]   --->   Operation 12 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ split_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ OutStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OutStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OutStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OutStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
split_buffer_read (read         ) [ 000]
tmp_data_V        (trunc        ) [ 001]
tmp_last_V        (bitselect    ) [ 011]
br_ln28           (br           ) [ 000]
write_ln304       (write        ) [ 000]
br_ln31           (br           ) [ 000]
ret_ln32          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="split_buffer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="split_buffer"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutStream_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OutStream_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OutStream_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OutStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="split_buffer_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="9" slack="0"/>
<pin id="40" dir="0" index="1" bw="9" slack="0"/>
<pin id="41" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="split_buffer_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="0" index="3" bw="1" slack="0"/>
<pin id="49" dir="0" index="4" bw="1" slack="0"/>
<pin id="50" dir="0" index="5" bw="8" slack="0"/>
<pin id="51" dir="0" index="6" bw="1" slack="0"/>
<pin id="52" dir="0" index="7" bw="1" slack="0"/>
<pin id="53" dir="0" index="8" bw="1" slack="0"/>
<pin id="54" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="tmp_data_V_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="9" slack="0"/>
<pin id="65" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_last_V_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="9" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="76" class="1005" name="tmp_data_V_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="1"/>
<pin id="78" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="81" class="1005" name="tmp_last_V_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="26" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="55"><net_src comp="32" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="44" pin=4"/></net>

<net id="60"><net_src comp="34" pin="0"/><net_sink comp="44" pin=6"/></net>

<net id="61"><net_src comp="36" pin="0"/><net_sink comp="44" pin=7"/></net>

<net id="62"><net_src comp="36" pin="0"/><net_sink comp="44" pin=8"/></net>

<net id="66"><net_src comp="38" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="67"><net_src comp="63" pin="1"/><net_sink comp="44" pin=5"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="38" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="63" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="44" pin=5"/></net>

<net id="84"><net_src comp="68" pin="3"/><net_sink comp="81" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutStream_V_data_V | {2 }
	Port: OutStream_V_keep_V | {2 }
	Port: OutStream_V_strb_V | {2 }
	Port: OutStream_V_last_V | {2 }
 - Input state : 
	Port: process_split_stream : split_buffer | {1 }
	Port: process_split_stream : OutStream_V_data_V | {}
	Port: process_split_stream : OutStream_V_keep_V | {}
	Port: process_split_stream : OutStream_V_strb_V | {}
	Port: process_split_stream : OutStream_V_last_V | {}
  - Chain level:
	State 1
		br_ln28 : 1
		write_ln304 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|
| Operation|        Functional Unit       |
|----------|------------------------------|
|   read   | split_buffer_read_read_fu_38 |
|----------|------------------------------|
|   write  |        grp_write_fu_44       |
|----------|------------------------------|
|   trunc  |       tmp_data_V_fu_63       |
|----------|------------------------------|
| bitselect|       tmp_last_V_fu_68       |
|----------|------------------------------|
|   Total  |                              |
|----------|------------------------------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|tmp_data_V_reg_76|    8   |
|tmp_last_V_reg_81|    1   |
+-----------------+--------+
|      Total      |    9   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_44 |  p5  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   16   ||  1.588  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |    9   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    9   |    9   |
+-----------+--------+--------+--------+
