Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'zeta_addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:193]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:285]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'zeta_addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:355]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:366]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'zeta_addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:436]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'zeta_addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:516]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:527]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'zeta_addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:598]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:609]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:104]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:185]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:266]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:347]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:428]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:508]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:590]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR_default
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="../../...
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
