{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742913831988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742913831988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 22:43:51 2025 " "Processing started: Tue Mar 25 22:43:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742913831988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742913831988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arch -c arch " "Command: quartus_map --read_settings_files=on --write_settings_files=off arch -c arch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742913831988 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742913832180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hadd " "Found entity 1: hadd" {  } { { "hadd.bdf" "" { Schematic "E:/Project/FPGA/design/hadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fadd " "Found entity 1: fadd" {  } { { "fadd.bdf" "" { Schematic "E:/Project/FPGA/design/fadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "E:/Project/FPGA/design/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.bdf" "" { Schematic "E:/Project/FPGA/design/selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_4 " "Found entity 1: dec2_4" {  } { { "dec2_4.bdf" "" { Schematic "E:/Project/FPGA/design/dec2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel2g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sel2g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sel2g " "Found entity 1: sel2g" {  } { { "sel2g.bdf" "" { Schematic "E:/Project/FPGA/design/sel2g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel4g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sel4g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sel4g " "Found entity 1: sel4g" {  } { { "sel4g.bdf" "" { Schematic "E:/Project/FPGA/design/sel4g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec3_8 " "Found entity 1: dec3_8" {  } { { "dec3_8.bdf" "" { Schematic "E:/Project/FPGA/design/dec3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "E:/Project/FPGA/design/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.bdf" "" { Schematic "E:/Project/FPGA/design/reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadd8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hadd8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hadd8 " "Found entity 1: hadd8" {  } { { "hadd8.bdf" "" { Schematic "E:/Project/FPGA/design/hadd8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Found entity 1: cnt8" {  } { { "cnt8.bdf" "" { Schematic "E:/Project/FPGA/design/cnt8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8_181.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu8_181.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8_181 " "Found entity 1: ALU8_181" {  } { { "ALU8_181.bdf" "" { Schematic "E:/Project/FPGA/design/ALU8_181.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sh1c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sh1c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sh1c " "Found entity 1: sh1c" {  } { { "sh1c.bdf" "" { Schematic "E:/Project/FPGA/design/sh1c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add8 " "Found entity 1: add8" {  } { { "add8.bdf" "" { Schematic "E:/Project/FPGA/design/add8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addsub8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addsub8 " "Found entity 1: addsub8" {  } { { "addsub8.bdf" "" { Schematic "E:/Project/FPGA/design/addsub8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucomb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alucomb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alucomb " "Found entity 1: alucomb" {  } { { "alucomb.bdf" "" { Schematic "E:/Project/FPGA/design/alucomb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regg " "Found entity 1: regg" {  } { { "regg.bdf" "" { Schematic "E:/Project/FPGA/design/regg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusys.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alusys.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alusys " "Found entity 1: alusys" {  } { { "alusys.bdf" "" { Schematic "E:/Project/FPGA/design/alusys.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ROM " "Found entity 1: alu_ROM" {  } { { "alu_ROM.bdf" "" { Schematic "E:/Project/FPGA/design/alu_ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_dq.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_dq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dq " "Found entity 1: ram_dq" {  } { { "ram_dq.bdf" "" { Schematic "E:/Project/FPGA/design/ram_dq.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramsub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ramsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ramsub " "Found entity 1: ramsub" {  } { { "ramsub.bdf" "" { Schematic "E:/Project/FPGA/design/ramsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ram_rw_dq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ram_rw_dq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_rw_dq-behavior " "Found design unit 1: ram_rw_dq-behavior" {  } { { "vhdl/ram_rw_dq.vhd" "" { Text "E:/Project/FPGA/design/vhdl/ram_rw_dq.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832475 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_rw_dq " "Found entity 1: ram_rw_dq" {  } { { "vhdl/ram_rw_dq.vhd" "" { Text "E:/Project/FPGA/design/vhdl/ram_rw_dq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks_simp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ks_simp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ks_simp " "Found entity 1: ks_simp" {  } { { "ks_simp.bdf" "" { Schematic "E:/Project/FPGA/design/ks_simp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ks.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ks " "Found entity 1: ks" {  } { { "ks.bdf" "" { Schematic "E:/Project/FPGA/design/ks.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ks_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ks_test " "Found entity 1: ks_test" {  } { { "ks_test.bdf" "" { Schematic "E:/Project/FPGA/design/ks_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramsub_ks.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ramsub_ks.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ramsub_ks " "Found entity 1: ramsub_ks" {  } { { "ramsub_ks.bdf" "" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vwf/ramsub_debug.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vwf/ramsub_debug.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ramsub_debug " "Found entity 1: ramsub_debug" {  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sandp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sandp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sandp-SYN " "Found design unit 1: sandp-SYN" {  } { { "sandp.vhd" "" { Text "E:/Project/FPGA/design/sandp.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832481 ""} { "Info" "ISGN_ENTITY_NAME" "1 sandp " "Found entity 1: sandp" {  } { { "sandp.vhd" "" { Text "E:/Project/FPGA/design/sandp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ramsub_ks " "Elaborating entity \"ramsub_ks\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742913832543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regg regg:inst2 " "Elaborating entity \"regg\" for hierarchy \"regg:inst2\"" {  } { { "ramsub_ks.bdf" "inst2" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 584 536 696 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF regg:inst2\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"regg:inst2\|LPM_FF:inst\"" {  } { { "regg.bdf" "inst" { Schematic "E:/Project/FPGA/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regg:inst2\|LPM_FF:inst " "Elaborated megafunction instantiation \"regg:inst2\|LPM_FF:inst\"" {  } { { "regg.bdf" "" { Schematic "E:/Project/FPGA/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742913832554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regg:inst2\|LPM_FF:inst " "Instantiated megafunction \"regg:inst2\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832554 ""}  } { { "regg.bdf" "" { Schematic "E:/Project/FPGA/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742913832554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ks ks:inst11 " "Elaborating entity \"ks\" for hierarchy \"ks:inst11\"" {  } { { "ramsub_ks.bdf" "inst11" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 720 112 240 848 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst1 " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst1\"" {  } { { "ramsub_ks.bdf" "inst1" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 776 624 736 872 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "ramsub_ks.bdf" "" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 776 624 736 872 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742913832562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst1 " "Instantiated megafunction \"LPM_ROM:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE MIF/ramsub_ks_rom.mif " "Parameter \"LPM_FILE\" = \"MIF/ramsub_ks_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832563 ""}  } { { "ramsub_ks.bdf" "" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 776 624 736 872 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742913832563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst1\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832576 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst1\|altrom:srom LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ramsub_ks.bdf" "" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 776 624 736 872 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "d:/altera/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832592 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "altrom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "ramsub_ks.bdf" "" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 776 624 736 872 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t611 " "Found entity 1: altsyncram_t611" {  } { { "db/altsyncram_t611.tdf" "" { Text "E:/Project/FPGA/design/db/altsyncram_t611.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t611 LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_t611:auto_generated " "Elaborating entity \"altsyncram_t611\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_t611:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 cnt8:inst " "Elaborating entity \"cnt8\" for hierarchy \"cnt8:inst\"" {  } { { "ramsub_ks.bdf" "inst" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 768 416 544 896 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hadd8 cnt8:inst\|hadd8:inst2 " "Elaborating entity \"hadd8\" for hierarchy \"cnt8:inst\|hadd8:inst2\"" {  } { { "cnt8.bdf" "inst2" { Schematic "E:/Project/FPGA/design/cnt8.bdf" { { 264 592 720 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hadd cnt8:inst\|hadd8:inst2\|hadd:inst7 " "Elaborating entity \"hadd\" for hierarchy \"cnt8:inst\|hadd8:inst2\|hadd:inst7\"" {  } { { "hadd8.bdf" "inst7" { Schematic "E:/Project/FPGA/design/hadd8.bdf" { { 368 688 784 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg cnt8:inst\|reg:inst1 " "Elaborating entity \"reg\" for hierarchy \"cnt8:inst\|reg:inst1\"" {  } { { "cnt8.bdf" "inst1" { Schematic "E:/Project/FPGA/design/cnt8.bdf" { { 104 752 912 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF cnt8:inst\|reg:inst1\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"cnt8:inst\|reg:inst1\|LPM_FF:inst\"" {  } { { "reg.bdf" "inst" { Schematic "E:/Project/FPGA/design/reg.bdf" { { 224 520 696 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt8:inst\|reg:inst1\|LPM_FF:inst " "Elaborated megafunction instantiation \"cnt8:inst\|reg:inst1\|LPM_FF:inst\"" {  } { { "reg.bdf" "" { Schematic "E:/Project/FPGA/design/reg.bdf" { { 224 520 696 368 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742913832666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt8:inst\|reg:inst1\|LPM_FF:inst " "Instantiated megafunction \"cnt8:inst\|reg:inst1\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832666 ""}  } { { "reg.bdf" "" { Schematic "E:/Project/FPGA/design/reg.bdf" { { 224 520 696 368 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742913832666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel2g cnt8:inst\|sel2g:inst " "Elaborating entity \"sel2g\" for hierarchy \"cnt8:inst\|sel2g:inst\"" {  } { { "cnt8.bdf" "inst" { Schematic "E:/Project/FPGA/design/cnt8.bdf" { { 104 488 648 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_rw_dq ram_rw_dq:inst6 " "Elaborating entity \"ram_rw_dq\" for hierarchy \"ram_rw_dq:inst6\"" {  } { { "ramsub_ks.bdf" "inst6" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 400 1384 1584 544 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832668 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram_rw_dq:inst6\|content_rtl_0 " "Inferred dual-clock RAM node \"ram_rw_dq:inst6\|content_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1742913832743 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_rw_dq:inst6\|content_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_rw_dq:inst6\|content_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MIF/ramsub.mif " "Parameter INIT_FILE set to MIF/ramsub.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742913832757 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1742913832757 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1742913832757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_rw_dq:inst6\|altsyncram:content_rtl_0 " "Elaborated megafunction instantiation \"ram_rw_dq:inst6\|altsyncram:content_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_rw_dq:inst6\|altsyncram:content_rtl_0 " "Instantiated megafunction \"ram_rw_dq:inst6\|altsyncram:content_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MIF/ramsub.mif " "Parameter \"INIT_FILE\" = \"MIF/ramsub.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913832773 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742913832773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13g1 " "Found entity 1: altsyncram_13g1" {  } { { "db/altsyncram_13g1.tdf" "" { Text "E:/Project/FPGA/design/db/altsyncram_13g1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3mj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3mj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3mj1 " "Found entity 1: altsyncram_3mj1" {  } { { "db/altsyncram_3mj1.tdf" "" { Text "E:/Project/FPGA/design/db/altsyncram_3mj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913832846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913832846 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[7\] uIR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[7\]\" to the node \"uIR\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742913832987 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[6\] uIR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[6\]\" to the node \"uIR\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742913832987 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[5\] uIR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[5\]\" to the node \"uIR\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742913832987 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[4\] uIR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[4\]\" to the node \"uIR\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742913832987 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[3\] uIR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[3\]\" to the node \"uIR\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742913832987 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[2\] uIR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[2\]\" to the node \"uIR\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742913832987 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[1\] uIR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[1\]\" to the node \"uIR\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742913832987 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[0\] uIR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[0\]\" to the node \"uIR\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742913832987 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[6\] ks:inst11\|inst1 " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[6\]\" to the node \"ks:inst11\|inst1\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742913832987 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1742913832987 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[5\] ram_rw_dq:inst6\|altsyncram:content_rtl_0\|altsyncram_13g1:auto_generated\|altsyncram_3mj1:altsyncram1\|ram_block2a0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[5\]\" to the node \"ram_rw_dq:inst6\|altsyncram:content_rtl_0\|altsyncram_13g1:auto_generated\|altsyncram_3mj1:altsyncram1\|ram_block2a0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742913832987 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[4\] ram_rw_dq:inst6\|altsyncram:content_rtl_0\|altsyncram_13g1:auto_generated\|altsyncram_3mj1:altsyncram1\|ram_block2a0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[4\]\" to the node \"ram_rw_dq:inst6\|altsyncram:content_rtl_0\|altsyncram_13g1:auto_generated\|altsyncram_3mj1:altsyncram1\|ram_block2a0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742913832987 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[3\] sel2g:inst5\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[3\]\" to the node \"sel2g:inst5\|inst2\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742913832987 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[2\] regg:inst3\|lpm_ff:inst\|dffs\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[2\]\" to the node \"regg:inst3\|lpm_ff:inst\|dffs\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742913832987 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[1\] cnt8:inst4\|hadd8:inst2\|hadd:inst\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[1\]\" to the node \"cnt8:inst4\|hadd8:inst2\|hadd:inst\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742913832987 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[0\] regg:inst2\|lpm_ff:inst\|dffs\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[0\]\" to the node \"regg:inst2\|lpm_ff:inst\|dffs\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742913832987 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1742913832987 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ks:inst11\|inst1 ks:inst11\|inst1~_emulated ks:inst11\|inst1~1 " "Register \"ks:inst11\|inst1\" is converted into an equivalent circuit using register \"ks:inst11\|inst1~_emulated\" and latch \"ks:inst11\|inst1~1\"" {  } { { "ks.bdf" "" { Schematic "E:/Project/FPGA/design/ks.bdf" { { 256 496 560 336 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1742913832990 "|ramsub_ks|ks:inst11|inst1"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1742913832990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1742913833160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742913833160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1742913833183 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1742913833183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1742913833183 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1742913833183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1742913833183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742913833195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 22:43:53 2025 " "Processing ended: Tue Mar 25 22:43:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742913833195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742913833195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742913833195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742913833195 ""}
