Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec 16 15:00:10 2020
| Host         : DESKTOP-IRF9GI8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file implem_RISC_timing_summary_routed.rpt -pb implem_RISC_timing_summary_routed.pb -rpx implem_RISC_timing_summary_routed.rpx -warn_on_violation
| Design       : implem_RISC
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (580)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (836)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (580)
--------------------------
 There are 290 register/latch pins with no clock driven by root clock pin: filtru_buton_i/Q2_reg/Q (HIGH)

 There are 290 register/latch pins with no clock driven by root clock pin: filtru_buton_i/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (836)
--------------------------------------------------
 There are 836 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.391        0.000                      0                  105        0.156        0.000                      0                  105        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.391        0.000                      0                  105        0.156        0.000                      0                  105        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 2.052ns (31.066%)  route 4.553ns (68.934%))
  Logic Levels:           12  (LUT2=3 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.245     4.176    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.313     4.489 r  afis_uart_i/uart_send64_i/CntSend_reg[1]/Q
                         net (fo=22, routed)          0.570     5.058    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]_3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.215     5.273 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_73/O
                         net (fo=1, routed)           0.270     5.544    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_73_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097     5.641 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_70/O
                         net (fo=1, routed)           0.174     5.815    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_70_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.097     5.912 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_47/O
                         net (fo=1, routed)           0.094     6.005    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_47_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I0_O)        0.097     6.102 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_27/O
                         net (fo=1, routed)           0.221     6.324    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_27_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.097     6.421 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_10/O
                         net (fo=84, routed)          0.654     7.075    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[2]
    SLICE_X38Y60         LUT2 (Prop_lut2_I0_O)        0.113     7.188 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_38/O
                         net (fo=14, routed)          0.460     7.647    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[2]_2
    SLICE_X40Y60         LUT2 (Prop_lut2_I1_O)        0.250     7.897 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[2]_i_9/O
                         net (fo=10, routed)          0.857     8.754    proc_RISC_i/PCIF/TSR_reg[2]
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.243     8.997 r  proc_RISC_i/PCIF/TSR[7]_i_21/O
                         net (fo=3, routed)           0.233     9.230    proc_RISC_i/MI/TSR[5]_i_6_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.239     9.469 r  proc_RISC_i/MI/TSR[6]_i_35/O
                         net (fo=1, routed)           0.313     9.782    proc_RISC_i/MI/TSR[6]_i_35_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.097     9.879 f  proc_RISC_i/MI/TSR[6]_i_13/O
                         net (fo=1, routed)           0.382    10.261    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[6]_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I3_O)        0.097    10.358 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[6]_i_3/O
                         net (fo=1, routed)           0.326    10.684    afis_uart_i/uart_send64_i/uart_tx_i/TSR[6]_i_3_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I3_O)        0.097    10.781 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[6]_i_1/O
                         net (fo=1, routed)           0.000    10.781    afis_uart_i/uart_send64_i/uart_tx_i/TSR[6]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.144    13.922    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[6]/C
                         clock pessimism              0.214    14.136    
                         clock uncertainty           -0.035    14.100    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)        0.072    14.172    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[6]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 2.052ns (31.339%)  route 4.496ns (68.661%))
  Logic Levels:           12  (LUT2=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.245     4.176    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.313     4.489 r  afis_uart_i/uart_send64_i/CntSend_reg[1]/Q
                         net (fo=22, routed)          0.570     5.058    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]_3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.215     5.273 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_73/O
                         net (fo=1, routed)           0.270     5.544    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_73_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097     5.641 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_70/O
                         net (fo=1, routed)           0.174     5.815    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_70_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.097     5.912 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_47/O
                         net (fo=1, routed)           0.094     6.005    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_47_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I0_O)        0.097     6.102 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_27/O
                         net (fo=1, routed)           0.221     6.324    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_27_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.097     6.421 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_10/O
                         net (fo=84, routed)          0.654     7.075    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[2]
    SLICE_X38Y60         LUT2 (Prop_lut2_I0_O)        0.113     7.188 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_38/O
                         net (fo=14, routed)          0.460     7.647    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[2]_2
    SLICE_X40Y60         LUT2 (Prop_lut2_I1_O)        0.250     7.897 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[2]_i_9/O
                         net (fo=10, routed)          0.857     8.754    proc_RISC_i/PCIF/TSR_reg[2]
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.243     8.997 r  proc_RISC_i/PCIF/TSR[7]_i_21/O
                         net (fo=3, routed)           0.460     9.457    proc_RISC_i/MI/TSR[5]_i_6_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.239     9.696 r  proc_RISC_i/MI/TSR[5]_i_11/O
                         net (fo=1, routed)           0.202     9.898    proc_RISC_i/MI/TSR[5]_i_11_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.097     9.995 f  proc_RISC_i/MI/TSR[5]_i_6/O
                         net (fo=1, routed)           0.322    10.317    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[5]_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.097    10.414 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[5]_i_2/O
                         net (fo=1, routed)           0.212    10.626    afis_uart_i/uart_send64_i/uart_tx_i/TSR[5]_i_2_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.097    10.723 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[5]_i_1/O
                         net (fo=1, routed)           0.000    10.723    afis_uart_i/uart_send64_i/uart_tx_i/TSR[5]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.144    13.922    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[5]/C
                         clock pessimism              0.214    14.136    
                         clock uncertainty           -0.035    14.100    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)        0.069    14.169    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[5]
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.994ns (32.414%)  route 4.158ns (67.586%))
  Logic Levels:           11  (LUT2=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.245     4.176    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.313     4.489 r  afis_uart_i/uart_send64_i/CntSend_reg[1]/Q
                         net (fo=22, routed)          0.570     5.058    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]_3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.215     5.273 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_73/O
                         net (fo=1, routed)           0.270     5.544    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_73_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097     5.641 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_70/O
                         net (fo=1, routed)           0.174     5.815    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_70_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.097     5.912 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_47/O
                         net (fo=1, routed)           0.094     6.005    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_47_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I0_O)        0.097     6.102 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_27/O
                         net (fo=1, routed)           0.221     6.324    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_27_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.097     6.421 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_10/O
                         net (fo=84, routed)          0.578     6.999    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[2]
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.113     7.112 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[1]_i_27/O
                         net (fo=5, routed)           0.620     7.732    proc_RISC_i/RID/TSR[3]_i_12_0
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.242     7.974 f  proc_RISC_i/RID/TSR[7]_i_63/O
                         net (fo=3, routed)           0.604     8.578    proc_RISC_i/R/TSR[7]_i_15
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.234     8.812 f  proc_RISC_i/R/TSR[4]_i_32/O
                         net (fo=1, routed)           0.611     9.423    proc_RISC_i/MI/TSR_reg[4]_i_5_2
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.097     9.520 f  proc_RISC_i/MI/TSR[4]_i_12/O
                         net (fo=1, routed)           0.000     9.520    proc_RISC_i/MI/TSR[4]_i_12_n_0
    SLICE_X39Y57         MUXF7 (Prop_muxf7_I0_O)      0.163     9.683 f  proc_RISC_i/MI/TSR_reg[4]_i_5/O
                         net (fo=1, routed)           0.415    10.098    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[4]_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I4_O)        0.229    10.327 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[4]_i_1/O
                         net (fo=1, routed)           0.000    10.327    afis_uart_i/uart_send64_i/uart_tx_i/TSR[4]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.146    13.924    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[4]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X40Y61         FDRE (Setup_fdre_C_D)        0.032    14.134    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[4]
  -------------------------------------------------------------------
                         required time                         14.134    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 1.858ns (30.393%)  route 4.255ns (69.607%))
  Logic Levels:           10  (LUT2=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.245     4.176    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.313     4.489 f  afis_uart_i/uart_send64_i/CntSend_reg[1]/Q
                         net (fo=22, routed)          0.570     5.058    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]_3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.215     5.273 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_73/O
                         net (fo=1, routed)           0.270     5.544    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_73_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097     5.641 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_70/O
                         net (fo=1, routed)           0.174     5.815    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_70_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.097     5.912 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_47/O
                         net (fo=1, routed)           0.094     6.005    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_47_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I0_O)        0.097     6.102 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_27/O
                         net (fo=1, routed)           0.221     6.324    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_27_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.097     6.421 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_10/O
                         net (fo=84, routed)          0.654     7.075    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[2]
    SLICE_X38Y60         LUT2 (Prop_lut2_I0_O)        0.113     7.188 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_38/O
                         net (fo=14, routed)          0.460     7.647    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[2]_2
    SLICE_X40Y60         LUT2 (Prop_lut2_I1_O)        0.250     7.897 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[2]_i_9/O
                         net (fo=10, routed)          0.857     8.754    proc_RISC_i/PCIF/TSR_reg[2]
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.243     8.997 f  proc_RISC_i/PCIF/TSR[7]_i_21/O
                         net (fo=3, routed)           0.339     9.337    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[7]_3
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.239     9.576 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_5/O
                         net (fo=1, routed)           0.616    10.192    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_5_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I3_O)        0.097    10.289 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_1/O
                         net (fo=1, routed)           0.000    10.289    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.144    13.922    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[7]/C
                         clock pessimism              0.214    14.136    
                         clock uncertainty           -0.035    14.100    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)        0.070    14.170    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[7]
  -------------------------------------------------------------------
                         required time                         14.170    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.753ns (29.092%)  route 4.273ns (70.908%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.245     4.176    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.313     4.489 r  afis_uart_i/uart_send64_i/CntSend_reg[1]/Q
                         net (fo=22, routed)          0.570     5.058    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]_3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.215     5.273 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_73/O
                         net (fo=1, routed)           0.270     5.544    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_73_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097     5.641 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_70/O
                         net (fo=1, routed)           0.174     5.815    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_70_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.097     5.912 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_47/O
                         net (fo=1, routed)           0.094     6.005    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_47_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I0_O)        0.097     6.102 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_27/O
                         net (fo=1, routed)           0.221     6.324    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_27_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.097     6.421 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_10/O
                         net (fo=84, routed)          0.578     6.999    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[2]
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.113     7.112 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[1]_i_27/O
                         net (fo=5, routed)           0.607     7.719    proc_RISC_i/RID/TSR[3]_i_12_0
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.239     7.958 r  proc_RISC_i/RID/TSR[3]_i_65/O
                         net (fo=1, routed)           0.270     8.229    proc_RISC_i/RID/TSR[3]_i_65_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.097     8.326 r  proc_RISC_i/RID/TSR[3]_i_49/O
                         net (fo=1, routed)           0.273     8.599    proc_RISC_i/RID/TSR[3]_i_49_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.097     8.696 r  proc_RISC_i/RID/TSR[3]_i_25/O
                         net (fo=1, routed)           0.543     9.239    proc_RISC_i/MI/TSR[3]_i_5
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.097     9.336 r  proc_RISC_i/MI/TSR[3]_i_11/O
                         net (fo=1, routed)           0.398     9.735    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[3]_0
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.097     9.832 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[3]_i_5/O
                         net (fo=1, routed)           0.272    10.104    afis_uart_i/uart_send64_i/uart_tx_i/TSR[3]_i_5_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.097    10.201 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[3]_i_1/O
                         net (fo=1, routed)           0.000    10.201    afis_uart_i/uart_send64_i/uart_tx_i/TSR[3]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.146    13.924    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[3]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.030    14.132    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[3]
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 1.304ns (22.175%)  route 4.577ns (77.825%))
  Logic Levels:           9  (LUT2=1 LUT6=8)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.245     4.176    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.313     4.489 r  afis_uart_i/uart_send64_i/CntSend_reg[1]/Q
                         net (fo=22, routed)          0.570     5.058    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]_3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.215     5.273 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_73/O
                         net (fo=1, routed)           0.270     5.544    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_73_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097     5.641 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_70/O
                         net (fo=1, routed)           0.174     5.815    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_70_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.097     5.912 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_47/O
                         net (fo=1, routed)           0.094     6.005    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_47_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I0_O)        0.097     6.102 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_27/O
                         net (fo=1, routed)           0.221     6.324    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_27_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.097     6.421 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_10/O
                         net (fo=84, routed)          1.558     7.979    proc_RISC_i/MI/TSR_reg[4]_i_35_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I2_O)        0.097     8.076 f  proc_RISC_i/MI/TSR[1]_i_26/O
                         net (fo=1, routed)           0.721     8.797    proc_RISC_i/MI/TSR[1]_i_26_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.894 r  proc_RISC_i/MI/TSR[1]_i_13/O
                         net (fo=1, routed)           0.489     9.384    proc_RISC_i/PCIF/TSR_reg[1]_2
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.097     9.481 f  proc_RISC_i/PCIF/TSR[1]_i_3/O
                         net (fo=1, routed)           0.479     9.959    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I1_O)        0.097    10.056 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[1]_i_1/O
                         net (fo=1, routed)           0.000    10.056    afis_uart_i/uart_send64_i/uart_tx_i/TSR[1]_i_1_n_0
    SLICE_X41Y62         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.146    13.924    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X41Y62         FDRE (Setup_fdre_C_D)        0.033    14.135    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 1.712ns (30.113%)  route 3.973ns (69.887%))
  Logic Levels:           10  (LUT2=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.245     4.176    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.313     4.489 r  afis_uart_i/uart_send64_i/CntSend_reg[1]/Q
                         net (fo=22, routed)          0.570     5.058    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]_3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.215     5.273 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_73/O
                         net (fo=1, routed)           0.270     5.544    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_73_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097     5.641 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_70/O
                         net (fo=1, routed)           0.174     5.815    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_70_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.097     5.912 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_47/O
                         net (fo=1, routed)           0.094     6.005    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_47_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I0_O)        0.097     6.102 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_27/O
                         net (fo=1, routed)           0.221     6.324    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_27_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.097     6.421 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_10/O
                         net (fo=84, routed)          0.578     6.999    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[2]
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.113     7.112 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[1]_i_27/O
                         net (fo=5, routed)           0.823     7.935    proc_RISC_i/MI/TSR[1]_i_4_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.239     8.174 r  proc_RISC_i/MI/TSR[1]_i_14/O
                         net (fo=4, routed)           0.594     8.768    proc_RISC_i/MI/TSR[1]_i_14_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.113     8.881 r  proc_RISC_i/MI/TSR[2]_i_17/O
                         net (fo=1, routed)           0.327     9.208    proc_RISC_i/MI/TSR[2]_i_17_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I4_O)        0.234     9.442 r  proc_RISC_i/MI/TSR[2]_i_5/O
                         net (fo=1, routed)           0.322     9.764    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[2]_1
    SLICE_X40Y61         LUT6 (Prop_lut6_I4_O)        0.097     9.861 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[2]_i_1/O
                         net (fo=1, routed)           0.000     9.861    afis_uart_i/uart_send64_i/uart_tx_i/TSR[2]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.146    13.924    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[2]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X40Y61         FDRE (Setup_fdre_C_D)        0.030    14.132    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[2]
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             7.168ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.632ns (22.344%)  route 2.197ns (77.656%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 13.917 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.242     4.173    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.341     4.514 f  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[6]/Q
                         net (fo=5, routed)           0.913     5.427    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[6]
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.097     5.524 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_4/O
                         net (fo=3, routed)           0.517     6.041    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_4_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.097     6.138 r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate[9]_i_4/O
                         net (fo=4, routed)           0.766     6.904    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[9]_i_4_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.097     7.001 r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate[5]_i_1/O
                         net (fo=1, routed)           0.000     7.001    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[5]_i_1_n_0
    SLICE_X47Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.139    13.917    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[5]/C
                         clock pessimism              0.256    14.173    
                         clock uncertainty           -0.035    14.137    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)        0.032    14.169    afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[5]
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  7.168    

Slack (MET) :             7.359ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.632ns (23.980%)  route 2.004ns (76.020%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 13.917 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.242     4.173    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.341     4.514 f  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[6]/Q
                         net (fo=5, routed)           0.913     5.427    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[6]
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.097     5.524 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_4/O
                         net (fo=3, routed)           0.517     6.041    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_4_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.097     6.138 r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate[9]_i_4/O
                         net (fo=4, routed)           0.573     6.711    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[9]_i_4_n_0
    SLICE_X47Y65         LUT3 (Prop_lut3_I0_O)        0.097     6.808 r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate[6]_i_1/O
                         net (fo=1, routed)           0.000     6.808    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[6]_i_1_n_0
    SLICE_X47Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.139    13.917    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[6]/C
                         clock pessimism              0.256    14.173    
                         clock uncertainty           -0.035    14.137    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)        0.030    14.167    afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[6]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                  7.359    

Slack (MET) :             7.359ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.632ns (23.962%)  route 2.006ns (76.038%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 13.917 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.242     4.173    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.341     4.514 f  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[6]/Q
                         net (fo=5, routed)           0.913     5.427    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[6]
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.097     5.524 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_4/O
                         net (fo=3, routed)           0.517     6.041    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_4_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.097     6.138 r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate[9]_i_4/O
                         net (fo=4, routed)           0.575     6.713    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[9]_i_4_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.097     6.810 r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate[9]_i_2/O
                         net (fo=1, routed)           0.000     6.810    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[9]_i_2_n_0
    SLICE_X47Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.139    13.917    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[9]/C
                         clock pessimism              0.256    14.173    
                         clock uncertainty           -0.035    14.137    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)        0.032    14.169    afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[9]
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  7.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.093%)  route 0.086ns (37.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.481    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[2]/Q
                         net (fo=7, routed)           0.086     1.708    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg_n_0_[2]
    SLICE_X47Y64         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.832     1.997    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[3]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X47Y64         FDRE (Hold_fdre_C_D)         0.071     1.552    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.209ns (75.486%)  route 0.068ns (24.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.481    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X46Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[3]/Q
                         net (fo=5, routed)           0.068     1.713    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[3]
    SLICE_X47Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.758 r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate[5]_i_1/O
                         net (fo=1, routed)           0.000     1.758    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[5]_i_1_n_0
    SLICE_X47Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.831     1.996    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[5]/C
                         clock pessimism             -0.501     1.494    
    SLICE_X47Y65         FDRE (Hold_fdre_C_D)         0.092     1.586    afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.513%)  route 0.108ns (43.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.481    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y64         FDSE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDSE (Prop_fdse_C_Q)         0.141     1.622 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/Q
                         net (fo=7, routed)           0.108     1.731    afis_uart_i/uart_send64_i/uart_tx_i/TxRdy
    SLICE_X47Y64         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.832     1.997    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X47Y64         FDRE (Hold_fdre_C_D)         0.075     1.556    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/CntBit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.511%)  route 0.116ns (38.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.481    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntBit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     1.622 f  afis_uart_i/uart_send64_i/uart_tx_i/CntBit_reg[2]/Q
                         net (fo=4, routed)           0.116     1.739    afis_uart_i/uart_send64_i/uart_tx_i/CntBit_reg_n_0_[2]
    SLICE_X47Y64         LUT5 (Prop_lut5_I4_O)        0.045     1.784 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[0]_i_1_n_0
    SLICE_X47Y64         FDSE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.832     1.997    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y64         FDSE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/C
                         clock pessimism             -0.500     1.496    
    SLICE_X47Y64         FDSE (Hold_fdse_C_D)         0.091     1.587    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.965%)  route 0.072ns (24.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.481    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[8]/Q
                         net (fo=3, routed)           0.072     1.681    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[8]
    SLICE_X47Y65         LUT6 (Prop_lut6_I3_O)        0.099     1.780 r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate[9]_i_2/O
                         net (fo=1, routed)           0.000     1.780    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[9]_i_2_n_0
    SLICE_X47Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.831     1.996    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y65         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[9]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X47Y65         FDRE (Hold_fdre_C_D)         0.092     1.573    afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 filtru_buton_i/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtru_buton_i/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.318%)  route 0.170ns (54.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.561     1.480    filtru_buton_i/Clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  filtru_buton_i/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  filtru_buton_i/Q1_reg/Q
                         net (fo=1, routed)           0.170     1.791    filtru_buton_i/Q1
    SLICE_X51Y66         FDRE                                         r  filtru_buton_i/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.828     1.993    filtru_buton_i/Clk_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  filtru_buton_i/Q2_reg/C
                         clock pessimism             -0.479     1.513    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.070     1.583    filtru_buton_i/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/FSM_onehot_St_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.818%)  route 0.160ns (46.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.481    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141     1.622 f  afis_uart_i/uart_send64_i/CntSend_reg[0]/Q
                         net (fo=24, routed)          0.160     1.782    afis_uart_i/uart_send64_i/CntSend_reg_n_0_[0]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  afis_uart_i/uart_send64_i/FSM_onehot_St[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    afis_uart_i/uart_send64_i/FSM_onehot_St[0]_i_1__0_n_0
    SLICE_X46Y63         FDSE                                         r  afis_uart_i/uart_send64_i/FSM_onehot_St_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.832     1.997    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X46Y63         FDSE                                         r  afis_uart_i/uart_send64_i/FSM_onehot_St_reg[0]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X46Y63         FDSE (Hold_fdse_C_D)         0.120     1.614    afis_uart_i/uart_send64_i/FSM_onehot_St_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.612%)  route 0.086ns (27.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.481    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/Q
                         net (fo=19, routed)          0.086     1.695    afis_uart_i/uart_send64_i/uart_tx_i/LdData
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.099     1.794 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[2]_i_1_n_0
    SLICE_X47Y64         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.832     1.997    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[2]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X47Y64         FDRE (Hold_fdre_C_D)         0.092     1.573    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/CntSend_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.047%)  route 0.152ns (44.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.481    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  afis_uart_i/uart_send64_i/CntSend_reg[2]/Q
                         net (fo=25, routed)          0.152     1.774    afis_uart_i/uart_send64_i/CntSend_reg_n_0_[2]
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  afis_uart_i/uart_send64_i/CntSend[5]_i_1/O
                         net (fo=1, routed)           0.000     1.819    afis_uart_i/uart_send64_i/CntSend[5]_i_1_n_0
    SLICE_X48Y63         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.832     1.997    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[5]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.091     1.585    afis_uart_i/uart_send64_i/CntSend_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 filtru_buton_i/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtru_buton_i/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.729%)  route 0.174ns (55.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.560     1.479    filtru_buton_i/Clk_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  filtru_buton_i/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  filtru_buton_i/Q2_reg/Q
                         net (fo=3, routed)           0.174     1.795    filtru_buton_i/Q2
    SLICE_X50Y63         FDRE                                         r  filtru_buton_i/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.830     1.995    filtru_buton_i/Clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  filtru_buton_i/Q3_reg/C
                         clock pessimism             -0.499     1.495    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.059     1.554    filtru_buton_i/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y63    afis_uart_i/uart_send64_i/CntSend_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y63    afis_uart_i/uart_send64_i/CntSend_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y63    afis_uart_i/uart_send64_i/CntSend_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y63    afis_uart_i/uart_send64_i/CntSend_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y63    afis_uart_i/uart_send64_i/CntSend_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y63    afis_uart_i/uart_send64_i/CntSend_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y63    afis_uart_i/uart_send64_i/CntSend_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y65    filtru_buton_i/Cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y65    filtru_buton_i/Cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y66    filtru_buton_i/Cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y66    filtru_buton_i/Cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y66    filtru_buton_i/Q2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y66    filtru_buton_i/Cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y66    filtru_buton_i/Cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y62    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y61    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y61    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y61    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y62    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y63    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y61    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y61    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y61    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y67    filtru_buton_i/Cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y67    filtru_buton_i/Cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y67    filtru_buton_i/Cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y67    filtru_buton_i/Cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y63    afis_uart_i/uart_send64_i/CntSend_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y63    afis_uart_i/uart_send64_i/CntSend_reg[0]/C



