

================================================================
== Vitis HLS Report for 'low_pass_filter_float_Pipeline_VITIS_LOOP_29_1'
================================================================
* Date:           Mon Oct 17 13:30:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       64|       64|  0.640 us|  0.640 us|   64|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |       62|       62|         2|          2|          3|    31|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 31, i5 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "%icmp_ln29 = icmp_eq  i5 %i_1, i5 0" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 9 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split, void %.exitStub" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 11 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%add_ln29 = add i5 %i_1, i5 31" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 12 'add' 'add_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %add_ln29" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:31]   --->   Operation 13 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buffer_velocity_addr = getelementptr i32 %buffer_velocity, i64 0, i64 %zext_ln31" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:31]   --->   Operation 14 'getelementptr' 'buffer_velocity_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.23ns)   --->   "%buffer_velocity_load = load i5 %buffer_velocity_addr" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:31]   --->   Operation 15 'load' 'buffer_velocity_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln29 = store i5 %add_ln29, i5 %i" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 16 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %i_1" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 17 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_6" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 18 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:29]   --->   Operation 19 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (1.23ns)   --->   "%buffer_velocity_load = load i5 %buffer_velocity_addr" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:31]   --->   Operation 20 'load' 'buffer_velocity_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%buffer_velocity_addr_1 = getelementptr i32 %buffer_velocity, i64 0, i64 %zext_ln29" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:31]   --->   Operation 21 'getelementptr' 'buffer_velocity_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.23ns)   --->   "%store_ln31 = store i32 %buffer_velocity_load, i5 %buffer_velocity_addr_1" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:31]   --->   Operation 22 'store' 'store_ln31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.03ns
The critical path consists of the following:
	'alloca' operation ('i') [2]  (0 ns)
	'load' operation ('i', foc-rewrite/apc/src/FOC/../filter/filter.hpp:29) on local variable 'i' [6]  (0 ns)
	'add' operation ('add_ln29', foc-rewrite/apc/src/FOC/../filter/filter.hpp:29) [14]  (0.789 ns)
	'getelementptr' operation ('buffer_velocity_addr', foc-rewrite/apc/src/FOC/../filter/filter.hpp:31) [16]  (0 ns)
	'load' operation ('buffer_velocity_load', foc-rewrite/apc/src/FOC/../filter/filter.hpp:31) on array 'buffer_velocity' [17]  (1.24 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'load' operation ('buffer_velocity_load', foc-rewrite/apc/src/FOC/../filter/filter.hpp:31) on array 'buffer_velocity' [17]  (1.24 ns)
	'store' operation ('store_ln31', foc-rewrite/apc/src/FOC/../filter/filter.hpp:31) of variable 'buffer_velocity_load', foc-rewrite/apc/src/FOC/../filter/filter.hpp:31 on array 'buffer_velocity' [19]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
