// Seed: 2596449551
module module_0 (
    input  wire  id_0,
    output wor   id_1,
    output tri   id_2,
    input  uwire id_3,
    input  wire  id_4
);
  tri0 id_6 = id_0;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply1 id_4
);
  logic [7:0] id_6;
  always @(*) begin : LABEL_0
    id_6[""] = {1, ("")};
  end
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_3,
      id_2
  );
  assign modCall_1.id_0 = 0;
  always disable id_7;
endmodule
