$date
	Sat Nov 07 23:17:59 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! out [3:0] $end
$var wire 1 " Zero $end
$var wire 1 # Carry $end
$var reg 1 $ clk $end
$var reg 1 % en1 $end
$var reg 1 & en2 $end
$var reg 1 ' en_accu $end
$var reg 4 ( in [3:0] $end
$var reg 3 ) opcode [2:0] $end
$var reg 1 * rst $end
$scope module ADA $end
$var wire 1 $ clk $end
$var wire 1 % en1 $end
$var wire 1 & en2 $end
$var wire 1 ' en_accu $end
$var wire 4 + in [3:0] $end
$var wire 3 , opcode [2:0] $end
$var wire 1 * rst $end
$var wire 4 - out [3:0] $end
$var wire 4 . alu_out [3:0] $end
$var wire 1 " Zero $end
$var wire 1 # Carry $end
$var wire 4 / B [3:0] $end
$var wire 4 0 A [3:0] $end
$scope module BT1 $end
$var wire 1 % enable $end
$var wire 4 1 in [3:0] $end
$var wire 4 2 out [3:0] $end
$upscope $end
$scope module BT2 $end
$var wire 1 & enable $end
$var wire 4 3 out [3:0] $end
$var wire 4 4 in [3:0] $end
$upscope $end
$scope module DFF4 $end
$var wire 1 $ clk $end
$var wire 1 ' enable $end
$var wire 1 * rst $end
$var wire 4 5 d [3:0] $end
$var reg 4 6 q [3:0] $end
$upscope $end
$scope module alu $end
$var wire 4 7 A [3:0] $end
$var wire 4 8 B [3:0] $end
$var wire 3 9 opcode [2:0] $end
$var reg 1 # Carry $end
$var reg 1 " Zero $end
$var reg 5 : q [4:0] $end
$var reg 4 ; resultado [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ;
b0xxxx :
b0 9
bz 8
bx 7
bx 6
bx 5
bx 4
bz 3
bz 2
b0 1
bx 0
bz /
bx .
bz -
b0 ,
b0 +
0*
b0 )
b0 (
0'
0&
0%
0$
0#
x"
bz !
$end
#1
b0 .
b0 4
b0 5
b0 ;
1"
b0 :
b0 0
b0 6
b0 7
1*
#2
b111 (
b111 +
b111 1
0*
#5
1$
#10
0$
#12
b0 !
b0 -
b0 3
b111 /
b111 2
b111 8
1&
1%
1'
#15
1$
#20
0$
#22
b1 !
b1 -
b1 3
b1 /
b1 2
b1 8
b1 .
b1 4
b1 5
b1 ;
0"
b1 :
b1 (
b1 +
b1 1
b10 )
b10 ,
b10 9
#25
b1 :
b1 0
b1 6
b1 7
1$
#30
0$
#32
b1000 !
b1000 -
b1000 3
b1001 /
b1001 2
b1001 8
b1000 .
b1000 4
b1000 5
b1000 ;
0"
0#
b11000 :
b1001 (
b1001 +
b1001 1
b1 )
b1 ,
b1 9
#35
b1111 !
b1111 -
b1111 3
b1111 .
b1111 4
b1111 5
b1111 ;
b11111 :
b1000 0
b1000 6
b1000 7
1$
#40
0$
#42
b11 !
b11 -
b11 3
b1011 /
b1011 2
b1011 8
b11 .
b11 4
b11 5
b11 ;
b10011 :
b1011 (
b1011 +
b1011 1
b11 )
b11 ,
b11 9
#45
b1110 !
b1110 -
b1110 3
b1110 .
b1110 4
b1110 5
b1110 ;
1#
b1110 :
b11 0
b11 6
b11 7
1$
#50
0$
#52
b1101 !
b1101 -
b1101 3
b1010 /
b1010 2
b1010 8
b1101 .
b1101 4
b1101 5
b1101 ;
0#
b11101 :
b1010 (
b1010 +
b1010 1
b100 )
b100 ,
b100 9
#55
b111 !
b111 -
b111 3
b111 .
b111 4
b111 5
b111 ;
b10111 :
b1101 0
b1101 6
b1101 7
1$
#60
0$
#62
bx1x .
bx1x 4
bx1x 5
bx1x ;
b1xx1x :
bz !
bz -
bz 3
bz /
bz 2
bz 8
b1100 (
b1100 +
b1100 1
0&
0%
0'
#65
1$
#70
0$
#72
1"
b0 0
b0 6
b0 7
b0 .
b0 4
b0 5
b0 ;
b0 :
b0 !
b0 -
b0 3
b1010 /
b1010 2
b1010 8
b1010 (
b1010 +
b1010 1
b0 )
b0 ,
b0 9
1&
1%
1'
1*
#73
b0 /
b0 2
b0 8
b0 (
b0 +
b0 1
0*
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
#115
1$
#120
0$
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
#165
1$
#170
0$
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
0$
#205
1$
#210
0$
#215
1$
#220
0$
#225
1$
#230
0$
#235
1$
#240
0$
#245
1$
#250
0$
#255
1$
#260
0$
#265
1$
#270
0$
#273
