Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Nov 24 21:42:23 2019
| Host         : fpc running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file sumador_reg_timing_summary_routed.rpt -pb sumador_reg_timing_summary_routed.pb -rpx sumador_reg_timing_summary_routed.rpx -warn_on_violation
| Design       : sumador_reg
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.911     -154.316                     34                  131        0.056        0.000                      0                  131        2.000        0.000                       0                    99  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -4.911     -154.316                     34                  131        0.056        0.000                      0                  131        2.000        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           34  Failing Endpoints,  Worst Slack       -4.911ns,  Total Violation     -154.316ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.911ns  (required time - arrival time)
  Source:                 cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cout
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 3.231ns (65.956%)  route 1.668ns (34.044%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.754     4.977    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     5.495 r  cout_reg/Q
                         net (fo=1, routed)           1.668     7.163    cout_OBUF
    T11                  OBUF (Prop_obuf_I_O)         2.713     9.876 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     9.876    cout
    T11                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -0.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                 -4.911    

Slack (VIOLATED) :        -4.811ns  (required time - arrival time)
  Source:                 s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[8]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 3.136ns (65.353%)  route 1.663ns (34.647%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.753     4.976    clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  s_reg[8]/Q
                         net (fo=1, routed)           1.663     7.095    s_OBUF[8]
    V12                  OBUF (Prop_obuf_I_O)         2.680     9.775 r  s_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.775    s[8]
    V12                                                               r  s[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -0.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                 -4.811    

Slack (VIOLATED) :        -4.796ns  (required time - arrival time)
  Source:                 s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[5]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 3.115ns (65.105%)  route 1.670ns (34.895%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.753     4.976    clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  s_reg[5]/Q
                         net (fo=1, routed)           1.670     7.102    s_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         2.659     9.761 r  s_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.761    s[5]
    T15                                                               r  s[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -0.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                 -4.796    

Slack (VIOLATED) :        -4.792ns  (required time - arrival time)
  Source:                 s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[6]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 3.112ns (65.096%)  route 1.669ns (34.904%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.753     4.976    clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  s_reg[6]/Q
                         net (fo=1, routed)           1.669     7.101    s_OBUF[6]
    T14                  OBUF (Prop_obuf_I_O)         2.656     9.757 r  s_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.757    s[6]
    T14                                                               r  s[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -0.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                 -4.792    

Slack (VIOLATED) :        -4.745ns  (required time - arrival time)
  Source:                 s_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[29]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 3.081ns (64.948%)  route 1.663ns (35.052%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.743     4.966    clk_IBUF_BUFG
    SLICE_X43Y96         FDRE                                         r  s_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  s_reg[29]/Q
                         net (fo=1, routed)           1.663     7.085    s_OBUF[29]
    B20                  OBUF (Prop_obuf_I_O)         2.625     9.710 r  s_OBUF[29]_inst/O
                         net (fo=0)                   0.000     9.710    s[29]
    B20                                                               r  s[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -0.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                 -4.745    

Slack (VIOLATED) :        -4.744ns  (required time - arrival time)
  Source:                 s_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[24]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 3.081ns (64.948%)  route 1.663ns (35.052%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.742     4.965    clk_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  s_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     5.421 r  s_reg[24]/Q
                         net (fo=1, routed)           1.663     7.084    s_OBUF[24]
    D19                  OBUF (Prop_obuf_I_O)         2.625     9.709 r  s_OBUF[24]_inst/O
                         net (fo=0)                   0.000     9.709    s[24]
    D19                                                               r  s[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -0.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                 -4.744    

Slack (VIOLATED) :        -4.742ns  (required time - arrival time)
  Source:                 s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[7]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 3.205ns (67.751%)  route 1.526ns (32.249%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.753     4.976    clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     5.494 r  s_reg[7]/Q
                         net (fo=1, routed)           1.526     7.020    s_OBUF[7]
    W13                  OBUF (Prop_obuf_I_O)         2.687     9.706 r  s_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.706    s[7]
    W13                                                               r  s[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -0.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                 -4.742    

Slack (VIOLATED) :        -4.723ns  (required time - arrival time)
  Source:                 s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[10]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 3.185ns (67.618%)  route 1.526ns (32.382%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.754     4.977    clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.495 r  s_reg[10]/Q
                         net (fo=1, routed)           1.526     7.021    s_OBUF[10]
    U13                  OBUF (Prop_obuf_I_O)         2.667     9.688 r  s_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.688    s[10]
    U13                                                               r  s[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -0.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 -4.723    

Slack (VIOLATED) :        -4.717ns  (required time - arrival time)
  Source:                 s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[0]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 3.187ns (67.625%)  route 1.526ns (32.375%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.747     4.970    clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     5.426 r  s_reg[0]/Q
                         net (fo=1, routed)           1.526     6.952    s_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         2.731     9.682 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.682    s[0]
    W14                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -0.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                 -4.717    

Slack (VIOLATED) :        -4.704ns  (required time - arrival time)
  Source:                 s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[2]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 3.171ns (67.516%)  route 1.526ns (32.484%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.749     4.972    clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     5.428 r  s_reg[2]/Q
                         net (fo=1, routed)           1.526     6.954    s_OBUF[2]
    Y16                  OBUF (Prop_obuf_I_O)         2.715     9.668 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.668    s[2]
    Y16                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -0.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                 -4.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 b[5]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 0.842ns (16.038%)  route 4.410ns (83.962%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    L15                                               0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b[5]
    L15                  IBUF (Prop_ibuf_I_O)         0.842     0.842 r  b_IBUF[5]_inst/O
                         net (fo=1, routed)           4.410     5.252    b_IBUF[5]
    SLICE_X43Y58         FDRE                                         r  i_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.742     4.965    clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  i_b_reg[5]/C
                         clock pessimism              0.000     4.965    
                         clock uncertainty            0.035     5.000    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.196     5.196    i_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.196    
                         arrival time                           5.252    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 b[26]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_b_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.843ns (16.076%)  route 4.401ns (83.924%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    K17                                               0.000     0.000 r  b[26] (IN)
                         net (fo=0)                   0.000     0.000    b[26]
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  b_IBUF[26]_inst/O
                         net (fo=1, routed)           4.401     5.244    b_IBUF[26]
    SLICE_X43Y73         FDRE                                         r  i_b_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.725     4.948    clk_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  i_b_reg[26]/C
                         clock pessimism              0.000     4.948    
                         clock uncertainty            0.035     4.983    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.192     5.175    i_b_reg[26]
  -------------------------------------------------------------------
                         required time                         -5.175    
                         arrival time                           5.244    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 a[24]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_a_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 0.843ns (15.957%)  route 4.442ns (84.043%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N18                                               0.000     0.000 r  a[24] (IN)
                         net (fo=0)                   0.000     0.000    a[24]
    N18                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  a_IBUF[24]_inst/O
                         net (fo=1, routed)           4.442     5.285    a_IBUF[24]
    SLICE_X43Y52         FDRE                                         r  i_a_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.744     4.967    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  i_a_reg[24]/C
                         clock pessimism              0.000     4.967    
                         clock uncertainty            0.035     5.002    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.199     5.201    i_a_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.201    
                         arrival time                           5.285    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 b[12]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.812ns (15.396%)  route 4.464ns (84.604%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    H15                                               0.000     0.000 r  b[12] (IN)
                         net (fo=0)                   0.000     0.000    b[12]
    H15                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  b_IBUF[12]_inst/O
                         net (fo=1, routed)           4.464     5.276    b_IBUF[12]
    SLICE_X43Y61         FDRE                                         r  i_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  i_b_reg[12]/C
                         clock pessimism              0.000     4.963    
                         clock uncertainty            0.035     4.998    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.192     5.190    i_b_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.190    
                         arrival time                           5.276    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 b[29]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_b_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 0.842ns (15.925%)  route 4.447ns (84.075%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J19                                               0.000     0.000 r  b[29] (IN)
                         net (fo=0)                   0.000     0.000    b[29]
    J19                  IBUF (Prop_ibuf_I_O)         0.842     0.842 r  b_IBUF[29]_inst/O
                         net (fo=1, routed)           4.447     5.289    b_IBUF[29]
    SLICE_X43Y76         FDRE                                         r  i_b_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.725     4.948    clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  i_b_reg[29]/C
                         clock pessimism              0.000     4.948    
                         clock uncertainty            0.035     4.983    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.192     5.175    i_b_reg[29]
  -------------------------------------------------------------------
                         required time                         -5.175    
                         arrival time                           5.289    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 b[8]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.828ns (15.504%)  route 4.514ns (84.496%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N15                                               0.000     0.000 r  b[8] (IN)
                         net (fo=0)                   0.000     0.000    b[8]
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  b_IBUF[8]_inst/O
                         net (fo=1, routed)           4.514     5.342    b_IBUF[8]
    SLICE_X43Y61         FDRE                                         r  i_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  i_b_reg[8]/C
                         clock pessimism              0.000     4.963    
                         clock uncertainty            0.035     4.998    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.196     5.194    i_b_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.194    
                         arrival time                           5.342    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 a[28]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_a_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.913ns (17.098%)  route 4.428ns (82.902%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W15                                               0.000     0.000 r  a[28] (IN)
                         net (fo=0)                   0.000     0.000    a[28]
    W15                  IBUF (Prop_ibuf_I_O)         0.913     0.913 r  a_IBUF[28]_inst/O
                         net (fo=1, routed)           4.428     5.342    a_IBUF[28]
    SLICE_X43Y55         FDRE                                         r  i_a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.743     4.966    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  i_a_reg[28]/C
                         clock pessimism              0.000     4.966    
                         clock uncertainty            0.035     5.001    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.192     5.193    i_a_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.193    
                         arrival time                           5.342    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 a[15]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.843ns (15.547%)  route 4.579ns (84.453%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    Y19                                               0.000     0.000 r  a[15] (IN)
                         net (fo=0)                   0.000     0.000    a[15]
    Y19                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  a_IBUF[15]_inst/O
                         net (fo=1, routed)           4.579     5.421    a_IBUF[15]
    SLICE_X42Y49         FDRE                                         r  i_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.755     4.978    clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  i_a_reg[15]/C
                         clock pessimism              0.000     4.978    
                         clock uncertainty            0.035     5.013    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.246     5.259    i_a_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.259    
                         arrival time                           5.421    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 b[15]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.814ns (15.062%)  route 4.589ns (84.938%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    H20                                               0.000     0.000 r  b[15] (IN)
                         net (fo=0)                   0.000     0.000    b[15]
    H20                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  b_IBUF[15]_inst/O
                         net (fo=1, routed)           4.589     5.402    b_IBUF[15]
    SLICE_X42Y65         FDRE                                         r  i_b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.736     4.959    clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  i_b_reg[15]/C
                         clock pessimism              0.000     4.959    
                         clock uncertainty            0.035     4.994    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.243     5.237    i_b_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.237    
                         arrival time                           5.402    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 b[16]
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_b_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.815ns (15.087%)  route 4.589ns (84.913%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J20                                               0.000     0.000 r  b[16] (IN)
                         net (fo=0)                   0.000     0.000    b[16]
    J20                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  b_IBUF[16]_inst/O
                         net (fo=1, routed)           4.589     5.404    b_IBUF[16]
    SLICE_X42Y67         FDRE                                         r  i_b_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.734     4.957    clk_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  i_b_reg[16]/C
                         clock pessimism              0.000     4.957    
                         clock uncertainty            0.035     4.992    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.243     5.235    i_b_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.235    
                         arrival time                           5.404    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X42Y46   cout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X42Y63   i_a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X41Y65   i_a_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X42Y65   i_a_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X43Y46   i_a_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X42Y66   i_a_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X42Y49   i_a_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X43Y49   i_a_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X42Y66   i_a_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y46   cout_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y46   i_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y68   i_b_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y68   i_b_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y44   s_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y45   s_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y46   s_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y41   s_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y41   s_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y41   s_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y46   cout_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X41Y65   i_a_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y65   i_a_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y46   i_a_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y66   i_a_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y49   i_a_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y49   i_a_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y49   i_a_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y49   i_a_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y66   i_a_reg[17]/C



