Info (10281): Verilog HDL Declaration information at anjain.v(10): object "seg_sel" differs only in case from object "SEG_SEL" in the same scope File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/anjain.v Line: 10
