

================================================================
== Vivado HLS Report for 'dut_max_pool'
================================================================
* Date:           Wed Dec 14 20:00:24 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        fixed_32_8_20.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  4723|  97697|  4723|  97697|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |                          |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |         Loop Name        |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |- LOOP_MAX_POOL_1         |  4722|  97696| 787 ~ 6106 |          -|          -| 6 ~ 16 |    no    |
        | + LOOP_MAX_POOL_2        |   785|   6104|  157 ~ 436 |          -|          -| 5 ~ 14 |    no    |
        |  ++ LOOP_MAX_POOL_3      |   155|    434|          31|          -|          -| 5 ~ 14 |    no    |
        |   +++ LOOP_MAX_POOL_4    |    28|     28|          14|          -|          -|       2|    no    |
        |    ++++ LOOP_MAX_POOL_5  |    12|     12|           6|          -|          -|       2|    no    |
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    126|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     96|
|Register         |        -|      -|     254|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     320|    461|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF | LUT |
    +----------------------------+------------------------+---------+-------+----+-----+
    |dut_fcmp_32ns_32ns_1_1_U11  |dut_fcmp_32ns_32ns_1_1  |        0|      0|  66|  239|
    +----------------------------+------------------------+---------+-------+----+-----+
    |Total                       |                        |        0|      0|  66|  239|
    +----------------------------+------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp3_fu_318_p2       |     *    |      1|  0|   0|           4|           8|
    |tmp5_fu_389_p2       |     *    |      1|  0|   0|           6|           9|
    |tmp_2_fu_262_p2      |     *    |      1|  0|   5|           4|           5|
    |c_1_fu_349_p2        |     +    |      0|  0|   2|           2|           1|
    |i_index_fu_398_p2    |     +    |      0|  0|   1|          14|          14|
    |m_1_fu_256_p2        |     +    |      0|  0|   5|           5|           1|
    |next_mul_fu_238_p2   |     +    |      0|  0|   9|           9|           9|
    |o_index_fu_323_p2    |     +    |      0|  0|  12|          12|          12|
    |r_1_fu_369_p2        |     +    |      0|  0|   2|           2|           1|
    |tmp1_fu_375_p2       |     +    |      0|  0|   1|           9|           9|
    |tmp2_fu_394_p2       |     +    |      0|  0|   1|          14|          14|
    |tmp4_fu_381_p2       |     +    |      0|  0|   1|           9|           9|
    |tmp_fu_309_p2        |     +    |      0|  0|   8|           8|           8|
    |x_1_fu_276_p2        |     +    |      0|  0|   4|           4|           1|
    |y_1_fu_303_p2        |     +    |      0|  0|   4|           4|           1|
    |tmp_24_fu_479_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_26_fu_485_p2     |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_343_p2  |   icmp   |      0|  0|   2|           2|           3|
    |exitcond2_fu_298_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_271_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_363_p2   |   icmp   |      0|  0|   2|           2|           3|
    |notlhs4_fu_461_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_443_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs5_fu_467_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_449_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_1_fu_251_p2      |   icmp   |      0|  0|   3|           6|           6|
    |tmp_22_fu_455_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_23_fu_473_p2     |    or    |      0|  0|   1|           1|           1|
    |max_2_fu_490_p3      |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 126|         191|         164|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   6|         13|    1|         13|
    |c_reg_173        |   2|          2|    2|          4|
    |m_reg_114        |   5|          2|    5|         10|
    |max_1_reg_184    |  32|          2|   32|         64|
    |max_reg_160      |  32|          2|   32|         64|
    |phi_mul_reg_125  |   9|          2|    9|         18|
    |r_reg_196        |   2|          2|    2|          4|
    |x_reg_137        |   4|          2|    4|          8|
    |y_reg_148        |   4|          2|    4|          8|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  96|         29|   91|        193|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |I_cast2_reg_518        |   6|   0|    9|          3|
    |I_cast_reg_523         |   6|   0|   14|          8|
    |O_cast9_cast1_reg_508  |   4|   0|   12|          8|
    |O_cast9_cast_reg_513   |   4|   0|    8|          4|
    |O_reg_502              |   4|   0|    4|          0|
    |ap_CS_fsm              |  12|   0|   12|          0|
    |c_1_reg_595            |   2|   0|    2|          0|
    |c_cast4_reg_587        |   2|   0|   14|         12|
    |c_reg_173              |   2|   0|    2|          0|
    |input_load_reg_623     |  32|   0|   32|          0|
    |m_1_reg_536            |   5|   0|    5|          0|
    |m_reg_114              |   5|   0|    5|          0|
    |max_1_reg_184          |  32|   0|   32|          0|
    |max_reg_160            |  32|   0|   32|          0|
    |next_mul_reg_528       |   9|   0|    9|          0|
    |o_index_reg_577        |  12|   0|   12|          0|
    |phi_mul_reg_125        |   9|   0|    9|          0|
    |r_1_reg_603            |   2|   0|    2|          0|
    |r_reg_196              |   2|   0|    2|          0|
    |tmp3_reg_572           |  12|   0|   12|          0|
    |tmp4_reg_608           |   9|   0|    9|          0|
    |tmp5_reg_613           |  14|   0|   14|          0|
    |tmp_25_reg_630         |   1|   0|    1|          0|
    |tmp_2_reg_541          |   8|   0|    8|          0|
    |tmp_5_cast_reg_559     |   4|   0|   14|         10|
    |tmp_8_cast_reg_582     |   4|   0|    9|          5|
    |x_1_reg_554            |   4|   0|    4|          0|
    |x_cast6_reg_546        |   4|   0|   12|          8|
    |x_reg_137              |   4|   0|    4|          0|
    |y_1_reg_567            |   4|   0|    4|          0|
    |y_reg_148              |   4|   0|    4|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 254|   0|  312|         58|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|M                  |  in |    6|   ap_none  |       M      |    scalar    |
|I                  |  in |    6|   ap_none  |       I      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

