
core:  ysyx_210195

#####################
#vcs compile log
#####################
Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210195.v, 128
"ysyx_210195_cpu ysyx_210195_cpu( .clock (clock),  .reset (reset),  .aw_ready_i (io_master_awready),  .aw_valid_o (io_master_awvalid),  .aw_addr_o (io_master_awaddr),  .aw_id_o (io_master_awid),  .aw_len_o (io_master_awlen),  .aw_size_o (io_master_awsize),  .aw_burst_o (io_master_awburst),  .w_ready_i (io_master_wready),  .w_valid_o (io_master_wvalid),  .w_data_o (io_master_wdata),  .w_strb_o (io_master_wstrb),  .w_last_o (io_master_wlast),  .b_ready_o (io_master_bready),  .b_valid_i (io_master_bvalid),  .b_resp_i (io_master_bresp),  .b_id_i (io_master_bid),  .b_user_i (b_user_i),  .ar_ready_i (io_master_arready),  .ar_valid_o (io_master_arvalid),  .ar_addr_o (io_master_araddr),  .ar_id_o (io_master_arid),  .ar_len_o (io_master_arlen),  .ar_size_o (io_ma ... "
  The following 32-bit expression is connected to 64-bit port "aw_addr_o" of 
  module "ysyx_210195_cpu", instance "ysyx_210195_cpu".
  Expression: io_master_awaddr
  Instantiated module defined at: "../cpu/ysyx_210195.v", 1451
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210195.v, 128
"ysyx_210195_cpu ysyx_210195_cpu( .clock (clock),  .reset (reset),  .aw_ready_i (io_master_awready),  .aw_valid_o (io_master_awvalid),  .aw_addr_o (io_master_awaddr),  .aw_id_o (io_master_awid),  .aw_len_o (io_master_awlen),  .aw_size_o (io_master_awsize),  .aw_burst_o (io_master_awburst),  .w_ready_i (io_master_wready),  .w_valid_o (io_master_wvalid),  .w_data_o (io_master_wdata),  .w_strb_o (io_master_wstrb),  .w_last_o (io_master_wlast),  .b_ready_o (io_master_bready),  .b_valid_i (io_master_bvalid),  .b_resp_i (io_master_bresp),  .b_id_i (io_master_bid),  .b_user_i (b_user_i),  .ar_ready_i (io_master_arready),  .ar_valid_o (io_master_arvalid),  .ar_addr_o (io_master_araddr),  .ar_id_o (io_master_arid),  .ar_len_o (io_master_arlen),  .ar_size_o (io_ma ... "
  The following 32-bit expression is connected to 64-bit port "ar_addr_o" of 
  module "ysyx_210195_cpu", instance "ysyx_210195_cpu".
  Expression: io_master_araddr
  Instantiated module defined at: "../cpu/ysyx_210195.v", 1451
  Use +lint=PCWM for more details.



#####################
#vcs system test
#####################
Hello test pass!!
Mem test pass!!
rtthread test pass!!
