<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="run" language="c" hwCtrl="ap_ctrl_chain" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="w" src_name="errorInTask" src_type="bool*" src_isptr="1" src_bitwidth="1" src_size_or_depth="16">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="1" hw_size_or_depth="16" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="outcomeInRam" src_type="OutcomeStr*" src_isptr="1" src_bitwidth="288" src_size_or_depth="16">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="288" hw_size_or_depth="16" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1024"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="testStream" src_type="stream&lt;controlStr, 0&gt;&amp;" src_isptr="1" src_bitwidth="320" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="testStream" hw_bitwidth="320" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="trainStream" src_type="stream&lt;controlStr, 0&gt;&amp;" src_isptr="1" src_bitwidth="320" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="trainStream" hw_bitwidth="320" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="trainedRegions" src_type="REGION_T*" src_isptr="1" src_bitwidth="768" src_size_or_depth="1024">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="24576" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="4096"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="n_regions_in" src_type="ap_uint&lt;8&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="64">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="64" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64"/>
        </hw>
      </arg>
      <arg id="6" access_type="w" src_name="toScheduler" src_type="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="toScheduler" hw_bitwidth="8" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
