INFO-FLOW: Workspace C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1 opened at Thu May 29 06:16:57 -0700 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.513 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.656 sec.
Execute     create_clock -period 25 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 25 -name default 
Execute       ap_set_clock -name default -period 25 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 256.105 MB.
Execute         set_directive_top fast_protocol -name=fast_protocol 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'fast_src/fast_protocol.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling fast_src/fast_protocol.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang fast_src/fast_protocol.cpp -foptimization-record-file=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=25 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.cpp.clang.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.437 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.616 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.755 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=25 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp.clang.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'fast_src/fast_encoder.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling fast_src/fast_encoder.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang fast_src/fast_encoder.cpp -foptimization-record-file=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=25 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.cpp.clang.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.33 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.328 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 0.668 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=25 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp.clang.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'fast_src/fast_decoder.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling fast_src/fast_decoder.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang fast_src/fast_decoder.cpp -foptimization-record-file=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=25 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.cpp.clang.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.344 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.357 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 0.673 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=25 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp.clang.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.551 seconds; current allocated memory: 259.336 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.g.bc" "C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.g.bc" "C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.g.bc C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_encoder.g.bc C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_decoder.g.bc -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.118 sec.
Execute         run_link_or_opt -opt -out C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fast_protocol -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fast_protocol -reflow-float-conversion -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.515 sec.
Execute         run_link_or_opt -out C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fast_protocol 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fast_protocol -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fast_protocol -mllvm -hls-db-dir -mllvm C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=25 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=6.75 -x ir C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 12,161 Compile/Link C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,161 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,208 Unroll/Inline (step 1) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,208 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 737 Unroll/Inline (step 2) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 737 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 718 Unroll/Inline (step 3) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 718 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 715 Unroll/Inline (step 4) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 715 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,272 Array/Struct (step 1) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,272 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 590 Array/Struct (step 2) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 590 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 590 Array/Struct (step 3) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 590 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 694 Array/Struct (step 4) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 694 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 689 Array/Struct (step 5) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 689 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 687 Performance (step 1) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 687 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 686 Performance (step 2) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 686 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 686 Performance (step 3) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 686 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 686 Performance (step 4) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 686 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 677 HW Transforms (step 1) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 677 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 699 HW Transforms (step 2) C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 699 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_429_2' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:429:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_409_1' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:409:31)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:391:46)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_2' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:192:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_1' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:119:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:116:41)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_310_4' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:310:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_242_3' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:242:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:239:41)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_429_2' (fast_src/fast_protocol.cpp:429:31) in function 'txPath' completely with a factor of 8 (fast_src/fast_protocol.cpp:354:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_409_1' (fast_src/fast_protocol.cpp:409:31) in function 'txPath' completely with a factor of 4 (fast_src/fast_protocol.cpp:354:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (fast_src/fast_protocol.cpp:391:46) in function 'txPath' completely with a factor of 15 (fast_src/fast_protocol.cpp:354:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'txPath' completely with a factor of 1 (fast_src/fast_protocol.cpp:354:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_2' (fast_src/fast_protocol.cpp:192:31) in function 'rxPath' completely with a factor of 4 (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (fast_src/fast_protocol.cpp:119:20) in function 'rxPath' completely with a factor of 8 (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (fast_src/fast_protocol.cpp:116:41) in function 'rxPath' completely with a factor of 15 (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'rxPath' completely with a factor of 1 (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_310_4' (fast_src/fast_protocol.cpp:310:31) in function 'rxPath' completely with a factor of 4 (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_3' (fast_src/fast_protocol.cpp:242:20) in function 'rxPath' completely with a factor of 8 (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (fast_src/fast_protocol.cpp:239:41) in function 'rxPath' completely with a factor of 15 (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'rxPath(hls::stream<axiWord, 0>&, hls::stream<metadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<bool, 0>&, hls::stream<metadata, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<order, 0>&)' (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'txPath(hls::stream<metadata, 0>&, hls::stream<axiWord, 0>&, hls::stream<metadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<order, 0>&)' (fast_src/fast_protocol.cpp:354:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_message': Complete partitioning on dimension 1. (fast_src/fast_protocol.cpp:116:19)
INFO: [HLS 214-248] Applying array_partition to 'encoded_message149': Complete partitioning on dimension 1. (fast_src/fast_protocol.cpp:239:19)
INFO: [HLS 214-248] Applying array_partition to 'encoded_message': Complete partitioning on dimension 1. (fast_src/fast_protocol.cpp:391:24)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'lbRxMetadataIn' with compact=bit mode in 96-bits (fast_src/fast_protocol.cpp:516:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'lbTxMetadataOut' with compact=bit mode in 96-bits (fast_src/fast_protocol.cpp:516:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'order_to_book' with compact=bit mode in 64-bits (fast_src/fast_protocol.cpp:516:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'order_from_book' with compact=bit mode in 64-bits (fast_src/fast_protocol.cpp:516:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.819 seconds; current allocated memory: 261.574 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 261.574 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fast_protocol -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.0.bc -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 267.059 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.1.bc -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 269.840 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.g.1.bc to C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.o.1.bc -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'fast_protocol' (fast_src/fast_protocol.cpp:501:1), detected/extracted 2 process function(s): 
	 'rxPath'
	 'txPath'.
Command           transform done; 0.162 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fast_src/fast_protocol.cpp:376:42) to (fast_src/fast_protocol.cpp:450:9) in function 'txPath'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fast_src/fast_protocol.cpp:122:45) to (fast_src/fast_protocol.cpp:218:9) in function 'rxPath'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fast_src/fast_protocol.cpp:245:45) to (fast_src/fast_protocol.cpp:336:9) in function 'rxPath'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'txPath' (fast_src/fast_protocol.cpp:347:9)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 292.812 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.o.2.bc -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.161 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.o.3.bc -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 304.637 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.627 sec.
Command       elaborate done; 18.045 sec.
Execute       ap_eval exec zip -j C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fast_protocol' ...
Execute         ap_set_top_model fast_protocol 
Execute         get_model_list fast_protocol -filter all-wo-channel -topdown 
Execute         preproc_iomode -model fast_protocol 
Execute         preproc_iomode -model txPath 
Execute         preproc_iomode -model rxPath 
Execute         get_model_list fast_protocol -filter all-wo-channel 
INFO-FLOW: Model list for configure: rxPath txPath fast_protocol
INFO-FLOW: Configuring Module : rxPath ...
Execute         set_default_model rxPath 
Execute         apply_spec_resource_limit rxPath 
INFO-FLOW: Configuring Module : txPath ...
Execute         set_default_model txPath 
Execute         apply_spec_resource_limit txPath 
INFO-FLOW: Configuring Module : fast_protocol ...
Execute         set_default_model fast_protocol 
Execute         apply_spec_resource_limit fast_protocol 
INFO-FLOW: Model list for preprocess: rxPath txPath fast_protocol
INFO-FLOW: Preprocessing Module: rxPath ...
Execute         set_default_model rxPath 
Execute         cdfg_preprocess -model rxPath 
Execute         rtl_gen_preprocess rxPath 
INFO-FLOW: Preprocessing Module: txPath ...
Execute         set_default_model txPath 
Execute         cdfg_preprocess -model txPath 
Execute         rtl_gen_preprocess txPath 
INFO-FLOW: Preprocessing Module: fast_protocol ...
Execute         set_default_model fast_protocol 
Execute         cdfg_preprocess -model fast_protocol 
Execute         rtl_gen_preprocess fast_protocol 
INFO-FLOW: Model list for synthesis: rxPath txPath fast_protocol
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rxPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rxPath 
Execute         schedule -model rxPath 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rxPath'.
WARNING: [HLS 200-880] The II Violation in module 'rxPath' (function 'rxPath'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('next_state_1_write_ln100', fast_src/fast_protocol.cpp:100) of variable 'select_ln100', fast_src/fast_protocol.cpp:100 on static variable 'next_state_1' and 'load' operation 3 bit ('next_state_1_load', fast_src/fast_protocol.cpp:56) on static variable 'next_state_1'.
WARNING: [HLS 200-880] The II Violation in module 'rxPath' (function 'rxPath'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('lbRxDataIn_read_1', fast_src/fast_protocol.cpp:96) on port 'lbRxDataIn' (fast_src/fast_protocol.cpp:96) and axis request operation ('tmp_12', fast_src/fast_protocol.cpp:78) on port 'lbRxDataIn' (fast_src/fast_protocol.cpp:78).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, function 'rxPath'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.169 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 311.012 MB.
Execute         syn_report -verbosereport -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/rxPath.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/rxPath.sched.adb -f 
INFO-FLOW: Finish scheduling rxPath.
Execute         set_default_model rxPath 
Execute         bind -model rxPath 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 312.641 MB.
Execute         syn_report -verbosereport -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/rxPath.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/rxPath.bind.adb -f 
INFO-FLOW: Finish binding rxPath.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'txPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model txPath 
Execute         schedule -model txPath 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'txPath'.
WARNING: [HLS 200-880] The II Violation in module 'txPath' (function 'txPath'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('next_state_write_ln495', fast_src/fast_protocol.cpp:495) of constant 0 on static variable 'next_state' and 'load' operation 2 bit ('next_state_load', fast_src/fast_protocol.cpp:367) on static variable 'next_state'.
WARNING: [HLS 200-880] The II Violation in module 'txPath' (function 'txPath'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('next_state_write_ln448', fast_src/fast_protocol.cpp:448) of constant 1 on static variable 'next_state' and 'load' operation 2 bit ('next_state_load', fast_src/fast_protocol.cpp:367) on static variable 'next_state'.
WARNING: [HLS 200-880] The II Violation in module 'txPath' (function 'txPath'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('metadata_from_book_read', fast_src/fast_protocol.cpp:377) on port 'metadata_from_book' (fast_src/fast_protocol.cpp:377) and axis request operation ('tmp', fast_src/fast_protocol.cpp:371) on port 'metadata_from_book' (fast_src/fast_protocol.cpp:371).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, function 'txPath'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 314.219 MB.
Execute         syn_report -verbosereport -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/txPath.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/txPath.sched.adb -f 
INFO-FLOW: Finish scheduling txPath.
Execute         set_default_model txPath 
Execute         bind -model txPath 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 314.727 MB.
Execute         syn_report -verbosereport -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/txPath.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/txPath.bind.adb -f 
INFO-FLOW: Finish binding txPath.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fast_protocol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fast_protocol 
Execute         schedule -model fast_protocol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 314.883 MB.
Execute         syn_report -verbosereport -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.sched.adb -f 
INFO-FLOW: Finish scheduling fast_protocol.
Execute         set_default_model fast_protocol 
Execute         bind -model fast_protocol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 315.086 MB.
Execute         syn_report -verbosereport -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.bind.adb -f 
INFO-FLOW: Finish binding fast_protocol.
Execute         get_model_list fast_protocol -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess rxPath 
Execute         rtl_gen_preprocess txPath 
Execute         rtl_gen_preprocess fast_protocol 
INFO-FLOW: Model list for RTL generation: rxPath txPath fast_protocol
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rxPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rxPath -top_prefix fast_protocol_ -sub_prefix fast_protocol_ -mg_file C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/rxPath.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'next_state_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'first_packet' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'second_packet' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'openPortWaitTime' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_order_price' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_order_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_order_orderID' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_order_type' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_4_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_4_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_3_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_3_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_3_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_8_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rxPath'.
INFO: [RTMG 210-279] Implementing memory 'fast_protocol_rxPath_POW10_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.307 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 320.508 MB.
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.rtl_wrap.cfg.tcl 
Execute         gen_rtl rxPath -style xilinx -f -lang vhdl -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/vhdl/fast_protocol_rxPath 
Execute         gen_rtl rxPath -style xilinx -f -lang vlog -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/verilog/fast_protocol_rxPath 
Execute         syn_report -csynth -model rxPath -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/rxPath_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model rxPath -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/rxPath_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model rxPath -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/rxPath.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model rxPath -f -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/rxPath.adb 
Execute         db_write -model rxPath -bindview -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rxPath -p C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/rxPath 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'txPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model txPath -top_prefix fast_protocol_ -sub_prefix fast_protocol_ -mg_file C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/txPath.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'next_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'first_packet_data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'second_packet_data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lbPacketLength' is power-on initialization.
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_4_4_1_1' is changed to 'sparsemux_11_4_4_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_32_8_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_4_4_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_5_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'txPath'.
Command         create_rtl_model done; 0.174 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.794 seconds; current allocated memory: 327.793 MB.
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.rtl_wrap.cfg.tcl 
Execute         gen_rtl txPath -style xilinx -f -lang vhdl -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/vhdl/fast_protocol_txPath 
Execute         gen_rtl txPath -style xilinx -f -lang vlog -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/verilog/fast_protocol_txPath 
Execute         syn_report -csynth -model txPath -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/txPath_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model txPath -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/txPath_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model txPath -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/txPath.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model txPath -f -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/txPath.adb 
Execute         db_write -model txPath -bindview -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info txPath -p C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/txPath 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fast_protocol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fast_protocol -top_prefix  -sub_prefix fast_protocol_ -mg_file C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/lbRxDataIn' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/lbRxMetadataIn' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/lbRequestPortOpenOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/lbPortOpenReplyIn' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/lbTxDataOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/lbTxMetadataOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/lbTxLengthOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/tagsIn' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/tagsOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/metadata_to_book' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/metadata_from_book' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/time_to_book' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/time_from_book' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/order_to_book' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/order_from_book' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fast_protocol' to 'ap_ctrl_none'.
WARNING: [HLS 200-656] Deadlocks can occur since process rxPath is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process txPath is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rxPath is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for fast_protocol
INFO: [RTGEN 206-100] Finished creating RTL model for 'fast_protocol'.
Command         create_rtl_model done; 0.221 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 331.816 MB.
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.rtl_wrap.cfg.tcl 
Execute         gen_rtl fast_protocol -istop -style xilinx -f -lang vhdl -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/vhdl/fast_protocol 
Execute         gen_rtl fast_protocol -istop -style xilinx -f -lang vlog -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/verilog/fast_protocol 
Execute         syn_report -csynth -model fast_protocol -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/fast_protocol_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model fast_protocol -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/fast_protocol_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model fast_protocol -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model fast_protocol -f -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.adb 
Execute         db_write -model fast_protocol -bindview -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fast_protocol -p C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol 
Execute         export_constraint_db -f -tool general -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.constraint.tcl 
Execute         syn_report -designview -model fast_protocol -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.design.xml 
Execute         syn_report -csynthDesign -model fast_protocol -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth.rpt -MHOut C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -wcfg -model fast_protocol -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model fast_protocol -o C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.protoinst 
Execute         sc_get_clocks fast_protocol 
Execute         sc_get_portdomain fast_protocol 
INFO-FLOW: Model list for RTL component generation: rxPath txPath fast_protocol
INFO-FLOW: Handling components in module [rxPath] ... 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/rxPath.compgen.tcl 
INFO-FLOW: Found component fast_protocol_sparsemux_7_3_7_1_1.
INFO-FLOW: Append model fast_protocol_sparsemux_7_3_7_1_1
INFO-FLOW: Found component fast_protocol_sparsemux_7_3_8_1_1.
INFO-FLOW: Append model fast_protocol_sparsemux_7_3_8_1_1
INFO-FLOW: Found component fast_protocol_sparsemux_9_3_7_1_1.
INFO-FLOW: Append model fast_protocol_sparsemux_9_3_7_1_1
INFO-FLOW: Found component fast_protocol_sparsemux_9_3_8_1_1.
INFO-FLOW: Append model fast_protocol_sparsemux_9_3_8_1_1
INFO-FLOW: Found component fast_protocol_sparsemux_11_4_25_1_1.
INFO-FLOW: Append model fast_protocol_sparsemux_11_4_25_1_1
INFO-FLOW: Found component fast_protocol_sparsemux_11_4_4_1_1.
INFO-FLOW: Append model fast_protocol_sparsemux_11_4_4_1_1
INFO-FLOW: Found component fast_protocol_sparsemux_17_4_7_1_1.
INFO-FLOW: Append model fast_protocol_sparsemux_17_4_7_1_1
INFO-FLOW: Found component fast_protocol_sparsemux_17_4_3_1_1.
INFO-FLOW: Append model fast_protocol_sparsemux_17_4_3_1_1
INFO-FLOW: Found component fast_protocol_mul_16s_9ns_16_1_1.
INFO-FLOW: Append model fast_protocol_mul_16s_9ns_16_1_1
INFO-FLOW: Found component fast_protocol_rxPath_POW10_ROM_AUTO_1R.
INFO-FLOW: Append model fast_protocol_rxPath_POW10_ROM_AUTO_1R
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Handling components in module [txPath] ... 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/txPath.compgen.tcl 
INFO-FLOW: Found component fast_protocol_sparsemux_9_3_4_1_1.
INFO-FLOW: Append model fast_protocol_sparsemux_9_3_4_1_1
INFO-FLOW: Found component fast_protocol_sparsemux_11_4_4_1_1_x.
INFO-FLOW: Append model fast_protocol_sparsemux_11_4_4_1_1_x
INFO-FLOW: Found component fast_protocol_sparsemux_13_5_4_1_1.
INFO-FLOW: Append model fast_protocol_sparsemux_13_5_4_1_1
INFO-FLOW: Found component fast_protocol_sparsemux_11_32_8_1_1.
INFO-FLOW: Append model fast_protocol_sparsemux_11_32_8_1_1
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Found component fast_protocol_regslice_both.
INFO-FLOW: Append model fast_protocol_regslice_both
INFO-FLOW: Handling components in module [fast_protocol] ... 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.compgen.tcl 
INFO-FLOW: Append model rxPath
INFO-FLOW: Append model txPath
INFO-FLOW: Append model fast_protocol
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fast_protocol_sparsemux_7_3_7_1_1 fast_protocol_sparsemux_7_3_8_1_1 fast_protocol_sparsemux_9_3_7_1_1 fast_protocol_sparsemux_9_3_8_1_1 fast_protocol_sparsemux_11_4_25_1_1 fast_protocol_sparsemux_11_4_4_1_1 fast_protocol_sparsemux_17_4_7_1_1 fast_protocol_sparsemux_17_4_3_1_1 fast_protocol_mul_16s_9ns_16_1_1 fast_protocol_rxPath_POW10_ROM_AUTO_1R fast_protocol_regslice_both fast_protocol_regslice_both fast_protocol_regslice_both fast_protocol_regslice_both fast_protocol_regslice_both fast_protocol_regslice_both fast_protocol_regslice_both fast_protocol_regslice_both fast_protocol_sparsemux_9_3_4_1_1 fast_protocol_sparsemux_11_4_4_1_1_x fast_protocol_sparsemux_13_5_4_1_1 fast_protocol_sparsemux_11_32_8_1_1 fast_protocol_regslice_both fast_protocol_regslice_both fast_protocol_regslice_both fast_protocol_regslice_both fast_protocol_regslice_both fast_protocol_regslice_both fast_protocol_regslice_both rxPath txPath fast_protocol
INFO-FLOW: Generating C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fast_protocol_sparsemux_7_3_7_1_1
INFO-FLOW: To file: write model fast_protocol_sparsemux_7_3_8_1_1
INFO-FLOW: To file: write model fast_protocol_sparsemux_9_3_7_1_1
INFO-FLOW: To file: write model fast_protocol_sparsemux_9_3_8_1_1
INFO-FLOW: To file: write model fast_protocol_sparsemux_11_4_25_1_1
INFO-FLOW: To file: write model fast_protocol_sparsemux_11_4_4_1_1
INFO-FLOW: To file: write model fast_protocol_sparsemux_17_4_7_1_1
INFO-FLOW: To file: write model fast_protocol_sparsemux_17_4_3_1_1
INFO-FLOW: To file: write model fast_protocol_mul_16s_9ns_16_1_1
INFO-FLOW: To file: write model fast_protocol_rxPath_POW10_ROM_AUTO_1R
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model fast_protocol_sparsemux_9_3_4_1_1
INFO-FLOW: To file: write model fast_protocol_sparsemux_11_4_4_1_1_x
INFO-FLOW: To file: write model fast_protocol_sparsemux_13_5_4_1_1
INFO-FLOW: To file: write model fast_protocol_sparsemux_11_32_8_1_1
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model fast_protocol_regslice_both
INFO-FLOW: To file: write model rxPath
INFO-FLOW: To file: write model txPath
INFO-FLOW: To file: write model fast_protocol
INFO-FLOW: Generating C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=25.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/vlog' tclDir='C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db' modelList='fast_protocol_sparsemux_7_3_7_1_1
fast_protocol_sparsemux_7_3_8_1_1
fast_protocol_sparsemux_9_3_7_1_1
fast_protocol_sparsemux_9_3_8_1_1
fast_protocol_sparsemux_11_4_25_1_1
fast_protocol_sparsemux_11_4_4_1_1
fast_protocol_sparsemux_17_4_7_1_1
fast_protocol_sparsemux_17_4_3_1_1
fast_protocol_mul_16s_9ns_16_1_1
fast_protocol_rxPath_POW10_ROM_AUTO_1R
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_sparsemux_9_3_4_1_1
fast_protocol_sparsemux_11_4_4_1_1_x
fast_protocol_sparsemux_13_5_4_1_1
fast_protocol_sparsemux_11_32_8_1_1
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
rxPath
txPath
fast_protocol
' expOnly='0'
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/rxPath.compgen.tcl 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/txPath.compgen.tcl 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 333.965 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='fast_protocol_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name fast_protocol
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fast_protocol_sparsemux_7_3_7_1_1
fast_protocol_sparsemux_7_3_8_1_1
fast_protocol_sparsemux_9_3_7_1_1
fast_protocol_sparsemux_9_3_8_1_1
fast_protocol_sparsemux_11_4_25_1_1
fast_protocol_sparsemux_11_4_4_1_1
fast_protocol_sparsemux_17_4_7_1_1
fast_protocol_sparsemux_17_4_3_1_1
fast_protocol_mul_16s_9ns_16_1_1
fast_protocol_rxPath_POW10_ROM_AUTO_1R
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_sparsemux_9_3_4_1_1
fast_protocol_sparsemux_11_4_4_1_1_x
fast_protocol_sparsemux_13_5_4_1_1
fast_protocol_sparsemux_11_32_8_1_1
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
rxPath
txPath
fast_protocol
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.tbgen.tcl 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.rtl_wrap.cfg.tcl 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.compgen.dataonly.tcl 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/rxPath.tbgen.tcl 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/txPath.tbgen.tcl 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.tbgen.tcl 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.constraint.tcl 
Execute         sc_get_clocks fast_protocol 
Execute         source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST fast_protocol MODULE2INSTS {fast_protocol fast_protocol txPath txPath_U0 rxPath rxPath_U0} INST2MODULE {fast_protocol fast_protocol txPath_U0 txPath rxPath_U0 rxPath} INSTDATA {fast_protocol {DEPTH 1 CHILDREN {txPath_U0 rxPath_U0}} txPath_U0 {DEPTH 2 CHILDREN {}} rxPath_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {rxPath {BINDINFO {{BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_648_p3 SOURCE fast_src/fast_protocol.cpp:266 VARIABLE decoded_mantissa_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME message_offset_14_fu_744_p3 SOURCE fast_src/fast_protocol.cpp:266 VARIABLE message_offset_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_656_p3 SOURCE fast_src/fast_protocol.cpp:272 VARIABLE select_ln272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME message_offset_15_fu_752_p3 SOURCE fast_src/fast_protocol.cpp:275 VARIABLE message_offset_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln275_fu_772_p2 SOURCE fast_src/fast_protocol.cpp:275 VARIABLE or_ln275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME message_offset_10_fu_794_p3 SOURCE fast_src/fast_protocol.cpp:272 VARIABLE message_offset_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_3_7_1_1_U1 SOURCE fast_src/fast_protocol.cpp:280 VARIABLE tmp_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_31_fu_822_p3 SOURCE fast_src/fast_protocol.cpp:272 VARIABLE empty_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_684_p2 SOURCE fast_src/fast_protocol.cpp:285 VARIABLE sub_ln285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_16_1_1_U23 SOURCE fast_src/fast_protocol.cpp:285 VARIABLE price_buff_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_3_8_1_1_U2 SOURCE fast_src/fast_protocol.cpp:295 VARIABLE tmp_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln295_fu_862_p2 SOURCE fast_src/fast_protocol.cpp:295 VARIABLE xor_ln295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME size_buff_2_fu_868_p2 SOURCE fast_src/fast_protocol.cpp:295 VARIABLE size_buff_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln295_fu_874_p3 SOURCE fast_src/fast_protocol.cpp:295 VARIABLE select_ln295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME message_offset_16_fu_882_p2 SOURCE fast_src/fast_protocol.cpp:295 VARIABLE message_offset_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME message_offset_22_fu_1296_p2 SOURCE fast_src/fast_protocol.cpp:303 VARIABLE message_offset_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_7_1_1_U3 SOURCE fast_src/fast_protocol.cpp:303 VARIABLE tmp_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_8_1_1_U4 SOURCE fast_src/fast_protocol.cpp:312 VARIABLE orderID_buff_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME message_offset_22_fu_1296_p4 SOURCE fast_src/fast_protocol.cpp:317 VARIABLE message_offset_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_8_1_1_U5 SOURCE fast_src/fast_protocol.cpp:312 VARIABLE tmp_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME message_offset_22_fu_1296_p6 SOURCE fast_src/fast_protocol.cpp:317 VARIABLE message_offset_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln317_fu_1016_p2 SOURCE fast_src/fast_protocol.cpp:317 VARIABLE or_ln317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_8_1_1_U6 SOURCE fast_src/fast_protocol.cpp:312 VARIABLE tmp_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME message_offset_22_fu_1296_p8 SOURCE fast_src/fast_protocol.cpp:317 VARIABLE message_offset_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln317_1_fu_1098_p2 SOURCE fast_src/fast_protocol.cpp:317 VARIABLE or_ln317_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_8_1_1_U7 SOURCE fast_src/fast_protocol.cpp:312 VARIABLE tmp_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME message_offset_22_fu_1296_p10 SOURCE fast_src/fast_protocol.cpp:317 VARIABLE message_offset_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln317_2_fu_1172_p2 SOURCE fast_src/fast_protocol.cpp:317 VARIABLE or_ln317_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln312_fu_1200_p2 SOURCE fast_src/fast_protocol.cpp:312 VARIABLE xor_ln312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln312_fu_1206_p2 SOURCE fast_src/fast_protocol.cpp:312 VARIABLE and_ln312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln312_fu_1212_p2 SOURCE fast_src/fast_protocol.cpp:312 VARIABLE or_ln312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln312_2_fu_1226_p2 SOURCE fast_src/fast_protocol.cpp:312 VARIABLE xor_ln312_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln312_1_fu_1232_p2 SOURCE fast_src/fast_protocol.cpp:312 VARIABLE and_ln312_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln312_1_fu_1238_p2 SOURCE fast_src/fast_protocol.cpp:312 VARIABLE xor_ln312_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln312_2_fu_1244_p2 SOURCE fast_src/fast_protocol.cpp:312 VARIABLE and_ln312_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln312_3_fu_1250_p2 SOURCE fast_src/fast_protocol.cpp:312 VARIABLE and_ln312_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_4_25_1_1_U8 SOURCE fast_src/fast_protocol.cpp:250 VARIABLE orderID_buff179_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_4_4_1_1_U9 SOURCE fast_src/fast_protocol.cpp:303 VARIABLE message_offset_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_7_1_1_U10 SOURCE fast_src/fast_protocol.cpp:322 VARIABLE tmp_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_3_1_1_U11 SOURCE fast_src/fast_protocol.cpp:328 VARIABLE order_type_buff_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_648_p3 SOURCE fast_src/fast_protocol.cpp:145 VARIABLE decoded_mantissa LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME message_offset_fu_1452_p3 SOURCE fast_src/fast_protocol.cpp:145 VARIABLE message_offset LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_656_p3 SOURCE fast_src/fast_protocol.cpp:151 VARIABLE select_ln151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME message_offset_5_fu_1460_p3 SOURCE fast_src/fast_protocol.cpp:154 VARIABLE message_offset_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln154_fu_1480_p2 SOURCE fast_src/fast_protocol.cpp:154 VARIABLE or_ln154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME message_offset_1_fu_1502_p3 SOURCE fast_src/fast_protocol.cpp:151 VARIABLE message_offset_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_3_7_1_1_U12 SOURCE fast_src/fast_protocol.cpp:159 VARIABLE tmp_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_fu_1530_p3 SOURCE fast_src/fast_protocol.cpp:151 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_684_p2 SOURCE fast_src/fast_protocol.cpp:166 VARIABLE sub_ln166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_16_1_1_U24 SOURCE fast_src/fast_protocol.cpp:166 VARIABLE price_buff LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_3_8_1_1_U13 SOURCE fast_src/fast_protocol.cpp:177 VARIABLE tmp_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln177_fu_1570_p2 SOURCE fast_src/fast_protocol.cpp:177 VARIABLE xor_ln177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME size_buff_fu_1576_p2 SOURCE fast_src/fast_protocol.cpp:177 VARIABLE size_buff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln177_fu_1582_p3 SOURCE fast_src/fast_protocol.cpp:177 VARIABLE select_ln177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME message_offset_6_fu_1590_p2 SOURCE fast_src/fast_protocol.cpp:177 VARIABLE message_offset_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME message_offset_13_fu_2004_p2 SOURCE fast_src/fast_protocol.cpp:185 VARIABLE message_offset_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_7_1_1_U14 SOURCE fast_src/fast_protocol.cpp:185 VARIABLE tmp_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_8_1_1_U15 SOURCE fast_src/fast_protocol.cpp:194 VARIABLE orderID_buff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME message_offset_13_fu_2004_p4 SOURCE fast_src/fast_protocol.cpp:199 VARIABLE message_offset_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_8_1_1_U16 SOURCE fast_src/fast_protocol.cpp:194 VARIABLE tmp_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME message_offset_13_fu_2004_p6 SOURCE fast_src/fast_protocol.cpp:199 VARIABLE message_offset_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln199_fu_1724_p2 SOURCE fast_src/fast_protocol.cpp:199 VARIABLE or_ln199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_8_1_1_U17 SOURCE fast_src/fast_protocol.cpp:194 VARIABLE tmp_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME message_offset_13_fu_2004_p8 SOURCE fast_src/fast_protocol.cpp:199 VARIABLE message_offset_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln199_1_fu_1806_p2 SOURCE fast_src/fast_protocol.cpp:199 VARIABLE or_ln199_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_8_1_1_U18 SOURCE fast_src/fast_protocol.cpp:194 VARIABLE tmp_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME message_offset_13_fu_2004_p10 SOURCE fast_src/fast_protocol.cpp:199 VARIABLE message_offset_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln199_2_fu_1880_p2 SOURCE fast_src/fast_protocol.cpp:199 VARIABLE or_ln199_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln194_fu_1908_p2 SOURCE fast_src/fast_protocol.cpp:194 VARIABLE xor_ln194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln194_fu_1914_p2 SOURCE fast_src/fast_protocol.cpp:194 VARIABLE and_ln194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln194_fu_1920_p2 SOURCE fast_src/fast_protocol.cpp:194 VARIABLE or_ln194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln194_2_fu_1934_p2 SOURCE fast_src/fast_protocol.cpp:194 VARIABLE xor_ln194_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln194_1_fu_1940_p2 SOURCE fast_src/fast_protocol.cpp:194 VARIABLE and_ln194_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln194_1_fu_1946_p2 SOURCE fast_src/fast_protocol.cpp:194 VARIABLE xor_ln194_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln194_2_fu_1952_p2 SOURCE fast_src/fast_protocol.cpp:194 VARIABLE and_ln194_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln194_3_fu_1958_p2 SOURCE fast_src/fast_protocol.cpp:194 VARIABLE and_ln194_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_4_25_1_1_U19 SOURCE fast_src/fast_protocol.cpp:127 VARIABLE orderID_buff_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_4_4_1_1_U20 SOURCE fast_src/fast_protocol.cpp:185 VARIABLE message_offset_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_7_1_1_U21 SOURCE fast_src/fast_protocol.cpp:204 VARIABLE tmp_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_3_1_1_U22 SOURCE fast_src/fast_protocol.cpp:210 VARIABLE order_type_buff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln100_fu_2221_p3 SOURCE fast_src/fast_protocol.cpp:100 VARIABLE select_ln100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_fu_2251_p2 SOURCE fast_src/fast_protocol.cpp:59 VARIABLE icmp_ln59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_fu_2257_p2 SOURCE fast_src/fast_protocol.cpp:59 VARIABLE and_ln59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_2263_p2 SOURCE fast_src/fast_protocol.cpp:66 VARIABLE add_ln66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME POW10_U SOURCE {} VARIABLE POW10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} txPath {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lbTxLengthOut_TDATA_int_regslice SOURCE fast_src/fast_protocol.cpp:490 VARIABLE add_ln490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln400_fu_559_p3 SOURCE fast_src/fast_protocol.cpp:400 VARIABLE select_ln400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln400_1_fu_566_p3 SOURCE fast_src/fast_protocol.cpp:400 VARIABLE select_ln400_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME message_offset_fu_387_p3 SOURCE fast_src/fast_protocol.cpp:404 VARIABLE message_offset LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln415_fu_405_p2 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE icmp_ln415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln417_2_fu_411_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE select_ln417_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln417_fu_576_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE select_ln417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln417_1_fu_583_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE select_ln417_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_fu_589_p3 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_16_fu_596_p3 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE empty_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME message_offset_1_fu_419_p3 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE message_offset_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME triggered_fu_603_p2 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE triggered LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln415_1_fu_437_p2 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE icmp_ln415_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME triggered_1_fu_618_p2 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE triggered_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln417_fu_623_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE icmp_ln417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln417_1_fu_628_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE icmp_ln417_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln415_fu_633_p2 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE xor_ln415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln415_fu_638_p2 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE and_ln415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln417_fu_643_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE or_ln417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln417_1_fu_649_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE or_ln417_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_17_fu_655_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE empty_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln417_fu_663_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE and_ln417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_18_fu_669_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE empty_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln417_1_fu_676_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE and_ln417_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_19_fu_682_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE empty_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_4_1_1_U51 SOURCE fast_src/fast_protocol.cpp:406 VARIABLE message_offset_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln415_2_fu_726_p2 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE icmp_ln415_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME triggered_2_fu_731_p2 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE triggered_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln417_2_fu_737_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE icmp_ln417_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln417_2_fu_743_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE and_ln417_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_20_fu_749_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE empty_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln417_3_fu_756_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE icmp_ln417_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln417_4_fu_762_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE icmp_ln417_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln415_1_fu_768_p2 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE xor_ln415_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln417_2_fu_774_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE or_ln417_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln417_3_fu_780_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE or_ln417_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln417_4_fu_786_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE or_ln417_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_21_fu_792_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE empty_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln417_3_fu_800_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE and_ln417_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_22_fu_806_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE empty_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln417_4_fu_813_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE and_ln417_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_23_fu_819_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE empty_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_4_4_1_1_x_U52 SOURCE fast_src/fast_protocol.cpp:406 VARIABLE message_offset_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln415_3_fu_869_p2 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE icmp_ln415_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln415_fu_874_p2 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE or_ln415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln417_5_fu_880_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE icmp_ln417_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln417_5_fu_886_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE and_ln417_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_24_fu_892_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE empty_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln417_6_fu_899_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE icmp_ln417_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln417_6_fu_905_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE and_ln417_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_25_fu_911_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE empty_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln417_7_fu_918_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE icmp_ln417_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln417_8_fu_924_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE icmp_ln417_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln415_2_fu_930_p2 SOURCE fast_src/fast_protocol.cpp:415 VARIABLE xor_ln415_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln417_5_fu_936_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE or_ln417_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln417_6_fu_942_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE or_ln417_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln417_7_fu_948_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE or_ln417_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln417_8_fu_954_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE or_ln417_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_26_fu_960_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE empty_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln417_7_fu_968_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE and_ln417_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_27_fu_974_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE empty_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln417_8_fu_981_p2 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE and_ln417_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_28_fu_987_p3 SOURCE fast_src/fast_protocol.cpp:417 VARIABLE empty_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_5_4_1_1_U53 SOURCE fast_src/fast_protocol.cpp:399 VARIABLE message_offset_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_32_8_1_1_U54 SOURCE fast_src/fast_protocol.cpp:425 VARIABLE tmp_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_32_8_1_1_U55 SOURCE fast_src/fast_protocol.cpp:399 VARIABLE tmp_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_32_8_1_1_U56 SOURCE fast_src/fast_protocol.cpp:427 VARIABLE tmp_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_32_8_1_1_U57 SOURCE fast_src/fast_protocol.cpp:399 VARIABLE tmp_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_32_8_1_1_U58 SOURCE fast_src/fast_protocol.cpp:427 VARIABLE tmp_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln425_fu_1218_p2 SOURCE fast_src/fast_protocol.cpp:425 VARIABLE icmp_ln425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_29_fu_1224_p3 SOURCE fast_src/fast_protocol.cpp:425 VARIABLE empty_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln425_1_fu_1232_p2 SOURCE fast_src/fast_protocol.cpp:425 VARIABLE icmp_ln425_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln425_2_fu_1238_p2 SOURCE fast_src/fast_protocol.cpp:425 VARIABLE icmp_ln425_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln425_3_fu_1244_p2 SOURCE fast_src/fast_protocol.cpp:425 VARIABLE icmp_ln425_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln425_4_fu_1250_p2 SOURCE fast_src/fast_protocol.cpp:425 VARIABLE icmp_ln425_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln425_fu_1256_p2 SOURCE fast_src/fast_protocol.cpp:425 VARIABLE or_ln425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln425_1_fu_1262_p2 SOURCE fast_src/fast_protocol.cpp:425 VARIABLE or_ln425_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln425_2_fu_1268_p2 SOURCE fast_src/fast_protocol.cpp:425 VARIABLE or_ln425_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln425_3_fu_1274_p2 SOURCE fast_src/fast_protocol.cpp:425 VARIABLE or_ln425_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_30_fu_1280_p3 SOURCE fast_src/fast_protocol.cpp:425 VARIABLE empty_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} fast_protocol {AREA {DSP 2 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 338.422 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fast_protocol.
INFO: [VLOG 209-307] Generating Verilog RTL for fast_protocol.
Execute         syn_report -model fast_protocol -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 57.16 MHz
Command       autosyn done; 4.156 sec.
Command     csynth_design done; 22.398 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:22; Allocated memory: 82.836 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
Execute       ::AP::init_summary_file package-ip 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=fast_protocol xml_exists=0
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.tbgen.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.tbgen.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.tbgen.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to fast_protocol
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=32 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='fast_protocol_sparsemux_7_3_7_1_1
fast_protocol_sparsemux_7_3_8_1_1
fast_protocol_sparsemux_9_3_7_1_1
fast_protocol_sparsemux_9_3_8_1_1
fast_protocol_sparsemux_11_4_25_1_1
fast_protocol_sparsemux_11_4_4_1_1
fast_protocol_sparsemux_17_4_7_1_1
fast_protocol_sparsemux_17_4_3_1_1
fast_protocol_mul_16s_9ns_16_1_1
fast_protocol_rxPath_POW10_ROM_AUTO_1R
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_sparsemux_9_3_4_1_1
fast_protocol_sparsemux_11_4_4_1_1_x
fast_protocol_sparsemux_13_5_4_1_1
fast_protocol_sparsemux_11_32_8_1_1
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
fast_protocol_regslice_both
rxPath
txPath
fast_protocol
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.tbgen.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.compgen.dataonly.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/rxPath.tbgen.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/txPath.tbgen.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.tbgen.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.constraint.tcl 
Execute       sc_get_clocks fast_protocol 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.constraint.tcl 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/fast_protocol.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/impl/ip/pack.bat
Execute       send_msg_by_id INFO @200-802@%s fast_hls/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file fast_hls/solution1/impl/export.zip
Command     export_design done; 14.084 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:14; Allocated memory: 3.820 MB.
Execute     cleanup_all 
