import "primitives/core.futil";
import "primitives/memories/comb.futil";
primitive std_protected_wire[WIDTH](in: WIDTH) -> (out: WIDTH) {
  assign out = in;
}
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    @external i = comb_mem_d1(32, 1, 1);
    @protected cond_inst = std_wire(1);
    @protected incr_inst = std_wire(1);
    lt = std_lt(32);
    lt_reg = std_reg(1);
    add = std_add(32);
  }
  wires {
    group cond {
      cond_inst.in = 1'd1;
      lt_reg.write_en = 1'd1;
      lt.right = 32'd8;
      i.addr0 = 1'd0;
      lt.left = i.read_data;
      lt_reg.in = lt.out;
      cond[done] = lt_reg.done;
    }
    group incr {
      incr_inst.in = 1'd1;
      i.write_en = 1'd1;
      i.addr0 = 1'd0;
      add.left = 32'd1;
      add.right = i.read_data;
      i.write_data = add.out;
      incr[done] = i.done;
    }
  }
  control {
    seq {
      cond;
      while lt_reg.out {
        seq {
          incr;
          incr;
          cond;
        }
      }
    }
  }
}
