#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x105054270 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10504b0f0 .scope module, "tb_verify_mapping" "tb_verify_mapping" 3 4;
 .timescale -9 -12;
P_0x10504b270 .param/l "CLOCK_PERIOD" 0 3 12, +C4<00000000000000000000000000001010>;
P_0x10504b2b0 .param/l "D" 0 3 8, +C4<00000000000000000000000000000110>;
P_0x10504b2f0 .param/l "G0_OCT" 0 3 10, C4<00000111>;
P_0x10504b330 .param/l "G1_OCT" 0 3 11, C4<00000101>;
P_0x10504b370 .param/l "K" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x10504b3b0 .param/l "M" 0 3 7, +C4<000000000000000000000000000000010>;
P_0x10504b3f0 .param/l "WM" 0 3 9, +C4<00000000000000000000000000000110>;
v0x822ce4320_0 .var/i "bit_count", 31 0;
v0x822ce43c0_0 .var "clk", 0 0;
v0x822ce4460_0 .net "dec_bit", 0 0, L_0x822c453b0;  1 drivers
v0x822ce4500_0 .net "dec_bit_valid", 0 0, L_0x822c450a0;  1 drivers
v0x822ce45a0_0 .var "dec_bits", 0 15;
v0x822ce4640_0 .var "enc_state", 1 0;
v0x822ce46e0_0 .var "force_state0", 0 0;
v0x822ce4780_0 .var/i "i", 31 0;
v0x822ce4820_0 .var "info_bits", 0 15;
v0x822ce48c0_0 .var "rst", 0 0;
v0x822ce4960_0 .var "rx_sym", 1 0;
v0x822ce4a00_0 .net "rx_sym_ready", 0 0, L_0x823041720;  1 drivers
v0x822ce4aa0_0 .var "rx_sym_valid", 0 0;
v0x822ce4b40_0 .var "y0", 0 0;
v0x822ce4be0_0 .var "y1", 0 0;
S_0x10504a430 .scope module, "dut" "tt_um_viterbi_core" 3 21, 4 3 0, S_0x10504b0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_sym_valid";
    .port_info 3 /OUTPUT 1 "rx_sym_ready";
    .port_info 4 /INPUT 2 "rx_sym";
    .port_info 5 /OUTPUT 1 "dec_bit_valid";
    .port_info 6 /OUTPUT 1 "dec_bit";
    .port_info 7 /INPUT 1 "force_state0";
P_0x105059c10 .param/l "D" 0 4 5, +C4<00000000000000000000000000000110>;
P_0x105059c50 .param/l "G0_OCT" 0 4 7, +C4<00000000000000000000000000000111>;
P_0x105059c90 .param/l "G1_OCT" 0 4 8, +C4<00000000000000000000000000000101>;
P_0x105059cd0 .param/l "K" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x105059d10 .param/l "M" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x105059d50 .param/l "MSB_MASK" 1 4 206, C4<10>;
P_0x105059d90 .param/l "S" 1 4 27, +C4<00000000000000000000000000000100>;
P_0x105059dd0 .param/l "TRACE_ADDR_W" 1 4 29, +C4<00000000000000000000000000000011>;
P_0x105059e10 .param/l "Wb" 1 4 28, +C4<00000000000000000000000000000010>;
P_0x105059e50 .param/l "Wm" 0 4 6, +C4<00000000000000000000000000000110>;
enum0x10504edb0 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SWEEP" 2'b01,
   "ST_COMMIT" 2'b10,
   "ST_TRACE" 2'b11
 ;
L_0x822c7ca80 .functor AND 1, v0x822ce4aa0_0, L_0x823041720, C4<1>, C4<1>;
L_0x822c45730 .functor BUFZ 2, L_0x823041b80, C4<00>, C4<00>, C4<00>;
L_0x822878208 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
L_0x822c7caf0 .functor OR 2, L_0x823041b80, L_0x822878208, C4<00>, C4<00>;
L_0x822c45880 .functor BUFZ 3, L_0x822ce4dc0, C4<000>, C4<000>, C4<000>;
L_0x822c45030 .functor BUFZ 2, L_0x822ce4d20, C4<00>, C4<00>, C4<00>;
L_0x822c450a0 .functor BUFZ 1, v0x822cdcdc0_0, C4<0>, C4<0>, C4<0>;
L_0x822c453b0 .functor BUFZ 1, v0x822cdcd20_0, C4<0>, C4<0>, C4<0>;
L_0x822878010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x822cdd5e0_0 .net/2u *"_ivl_0", 1 0, L_0x822878010;  1 drivers
L_0x8228780a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x822cdd680_0 .net/2u *"_ivl_10", 31 0, L_0x8228780a0;  1 drivers
L_0x8228780e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x822cdd720_0 .net/2u *"_ivl_14", 1 0, L_0x8228780e8;  1 drivers
L_0x822878130 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x822cdd7c0_0 .net/2u *"_ivl_18", 1 0, L_0x822878130;  1 drivers
L_0x822878178 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x822cdd860_0 .net/2u *"_ivl_22", 1 0, L_0x822878178;  1 drivers
v0x822cdd900_0 .net *"_ivl_28", 0 0, L_0x823041ae0;  1 drivers
L_0x8228781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x822cdd9a0_0 .net *"_ivl_30", 0 0, L_0x8228781c0;  1 drivers
v0x822cdda40_0 .net/2u *"_ivl_34", 1 0, L_0x822878208;  1 drivers
L_0x8228784d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x822cddae0_0 .net/2u *"_ivl_40", 1 0, L_0x8228784d8;  1 drivers
L_0x822878520 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x822cddb80_0 .net/2u *"_ivl_44", 2 0, L_0x822878520;  1 drivers
v0x822cddc20_0 .net *"_ivl_46", 0 0, L_0x823042620;  1 drivers
L_0x822878568 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x822cddcc0_0 .net/2u *"_ivl_48", 2 0, L_0x822878568;  1 drivers
L_0x8228785b0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x822cddd60_0 .net/2u *"_ivl_50", 2 0, L_0x8228785b0;  1 drivers
v0x822cdde00_0 .net *"_ivl_52", 2 0, L_0x823048000;  1 drivers
L_0x8228785f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x822cddea0_0 .net/2u *"_ivl_56", 1 0, L_0x8228785f8;  1 drivers
v0x822cddf40_0 .net *"_ivl_6", 31 0, L_0x8230417c0;  1 drivers
L_0x822878058 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x822cddfe0_0 .net *"_ivl_9", 29 0, L_0x822878058;  1 drivers
v0x822cde080_0 .net "accept_sym", 0 0, L_0x822c7ca80;  1 drivers
v0x822cde120_0 .net "base_pred", 1 0, L_0x823041b80;  1 drivers
v0x822cde1c0_0 .var "best_metric", 5 0;
v0x822cde260_0 .var "best_state", 1 0;
v0x822cde300_0 .net "bit_in", 0 0, L_0x823041c20;  1 drivers
v0x822cde3a0_0 .net "bm0", 1 0, L_0x822c457a0;  1 drivers
v0x822cde440_0 .net "bm1", 1 0, L_0x822c45810;  1 drivers
v0x822cde4e0_0 .net "clk", 0 0, v0x822ce43c0_0;  1 drivers
v0x822cde580_0 .net "dec_bit", 0 0, L_0x822c453b0;  alias, 1 drivers
v0x822cde620_0 .net "dec_bit_valid", 0 0, L_0x822c450a0;  alias, 1 drivers
v0x822cde6c0_0 .net "exp0", 1 0, v0x822c6f2a0_0;  1 drivers
v0x822cde760_0 .net "exp1", 1 0, v0x822c6f520_0;  1 drivers
v0x822cde800_0 .net "force_state0", 0 0, v0x822ce46e0_0;  1 drivers
v0x822cde8a0_0 .var "init_frame_pulse", 0 0;
v0x822cde940_0 .var "init_pending", 0 0;
v0x822cde9e0_0 .net "last_idx", 0 0, L_0x823041860;  1 drivers
v0x822cdea80_0 .net "p0", 1 0, L_0x822c45730;  1 drivers
v0x822cdeb20_0 .net "p1", 1 0, L_0x822c7caf0;  1 drivers
v0x822cdebc0_0 .net "pm0", 5 0, v0x822c6fc00_0;  1 drivers
v0x822cdec60_0 .net "pm1", 5 0, v0x822c6fca0_0;  1 drivers
v0x822cded00_0 .net "pm_out", 5 0, L_0x822ce4c80;  1 drivers
v0x822cdeda0_0 .net "pm_wr_en", 0 0, L_0x823041900;  1 drivers
v0x822cdee40_0 .net "prev_bank_sel", 0 0, v0x822c6fa20_0;  1 drivers
v0x822cdeee0_0 .net "rst", 0 0, v0x822ce48c0_0;  1 drivers
v0x822cdef80_0 .net "rx_sym", 1 0, v0x822ce4960_0;  1 drivers
v0x822cdf020_0 .var "rx_sym_q", 1 0;
v0x822cdf0c0_0 .net "rx_sym_ready", 0 0, L_0x823041720;  alias, 1 drivers
v0x822cdf160_0 .net "rx_sym_valid", 0 0, v0x822ce4aa0_0;  1 drivers
v0x822cdf200_0 .net "s_end_mux", 1 0, L_0x822ce4d20;  1 drivers
v0x822cdf2a0_0 .var "s_end_state", 1 0;
v0x822cdf340_0 .var "state", 1 0;
v0x822cdf3e0_0 .var "state_next", 1 0;
v0x822cdf480_0 .var "surv_row", 3 0;
v0x822cdf520_0 .net "surv_row_time", 2 0, L_0x822ce4dc0;  1 drivers
v0x822cdf5c0_0 .net "surv_sel", 0 0, L_0x823042440;  1 drivers
v0x822cdf660_0 .net "surv_wr_en", 0 0, L_0x8230419a0;  1 drivers
v0x822cdf700_0 .net "surv_wr_ptr", 2 0, v0x822cdc820_0;  1 drivers
v0x822cdf7a0_0 .net "swap_banks", 0 0, L_0x823041a40;  1 drivers
v0x822cdf840_0 .var "sweep_idx", 1 0;
v0x822cdf8e0_0 .net "tb_busy", 0 0, v0x822cdcbe0_0;  1 drivers
v0x822cdf980_0 .net "tb_dec_bit", 0 0, v0x822cdcd20_0;  1 drivers
v0x822cdfa20_0 .net "tb_dec_valid", 0 0, v0x822cdcdc0_0;  1 drivers
v0x822cdfac0_0 .net "tb_start", 0 0, L_0x8230426c0;  1 drivers
v0x822cdfb60_0 .net "tb_start_state", 1 0, L_0x822c45030;  1 drivers
v0x822cdfc00_0 .net "tb_start_time", 2 0, L_0x822c45880;  1 drivers
v0x822cdfca0_0 .net "tb_state", 1 0, v0x822cdd400_0;  1 drivers
v0x822cdfd40_0 .net "tb_time", 2 0, v0x822cdd540_0;  1 drivers
v0x822cdfde0_0 .net "trace_surv_bit", 0 0, L_0x823042580;  1 drivers
E_0x822c029c0 .event anyedge, v0x822cdf340_0, v0x822cde080_0, v0x822cde9e0_0, v0x822cdcbe0_0;
L_0x823041720 .cmp/eq 2, v0x822cdf340_0, L_0x822878010;
L_0x8230417c0 .concat [ 2 30 0 0], v0x822cdf840_0, L_0x822878058;
L_0x823041860 .cmp/eq 32, L_0x8230417c0, L_0x8228780a0;
L_0x823041900 .cmp/eq 2, v0x822cdf340_0, L_0x8228780e8;
L_0x8230419a0 .cmp/eq 2, v0x822cdf340_0, L_0x822878130;
L_0x823041a40 .cmp/eq 2, v0x822cdf340_0, L_0x822878178;
L_0x823041ae0 .part v0x822cdf840_0, 1, 1;
L_0x823041b80 .concat [ 1 1 0 0], L_0x823041ae0, L_0x8228781c0;
L_0x823041c20 .part v0x822cdf840_0, 0, 1;
L_0x822ce4d20 .functor MUXZ 2, v0x822cdf2a0_0, L_0x8228784d8, v0x822ce46e0_0, C4<>;
L_0x823042620 .cmp/eq 3, v0x822cdc820_0, L_0x822878520;
L_0x823048000 .arith/sub 3, v0x822cdc820_0, L_0x8228785b0;
L_0x822ce4dc0 .functor MUXZ 3, L_0x823048000, L_0x822878568, L_0x823042620, C4<>;
L_0x8230426c0 .cmp/eq 2, v0x822cdf340_0, L_0x8228785f8;
S_0x105059e90 .scope module, "acs" "acs_core" 4 248, 5 1 0, S_0x10504a430;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "pm0";
    .port_info 1 /INPUT 6 "pm1";
    .port_info 2 /INPUT 2 "bm0";
    .port_info 3 /INPUT 2 "bm1";
    .port_info 4 /OUTPUT 6 "pm_out";
    .port_info 5 /OUTPUT 1 "surv";
P_0x823039080 .param/l "Wb" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x8230390c0 .param/l "Wm" 0 5 2, +C4<00000000000000000000000000000110>;
L_0x822878370 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x822c6d720_0 .net/2u *"_ivl_0", 2 0, L_0x822878370;  1 drivers
L_0x822878400 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x822c6d7c0_0 .net/2u *"_ivl_10", 2 0, L_0x822878400;  1 drivers
v0x822c6d860_0 .net *"_ivl_12", 4 0, L_0x823042300;  1 drivers
v0x822c6d900_0 .net *"_ivl_14", 5 0, L_0x8230423a0;  1 drivers
L_0x822878448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x822c6d9a0_0 .net *"_ivl_17", 0 0, L_0x822878448;  1 drivers
v0x822c6da40_0 .net *"_ivl_2", 4 0, L_0x8230421c0;  1 drivers
v0x822c6dae0_0 .net *"_ivl_4", 5 0, L_0x823042260;  1 drivers
L_0x8228783b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x822c6db80_0 .net *"_ivl_7", 0 0, L_0x8228783b8;  1 drivers
v0x822c6dc20_0 .net "bm0", 1 0, L_0x822c457a0;  alias, 1 drivers
v0x822c6dcc0_0 .net "bm1", 1 0, L_0x822c45810;  alias, 1 drivers
v0x822c6dd60_0 .net "metric0", 5 0, L_0x82304a260;  1 drivers
v0x822c6de00_0 .net "metric1", 5 0, L_0x82304a300;  1 drivers
v0x822c6dea0_0 .net "pm0", 5 0, v0x822c6fc00_0;  alias, 1 drivers
v0x822c6df40_0 .net "pm1", 5 0, v0x822c6fca0_0;  alias, 1 drivers
v0x822c6dfe0_0 .net "pm_out", 5 0, L_0x822ce4c80;  alias, 1 drivers
v0x822c6e080_0 .net "surv", 0 0, L_0x823042440;  alias, 1 drivers
L_0x8230421c0 .concat [ 2 3 0 0], L_0x822c457a0, L_0x822878370;
L_0x823042260 .concat [ 5 1 0 0], L_0x8230421c0, L_0x8228783b8;
L_0x82304a260 .arith/sum 6, v0x822c6fc00_0, L_0x823042260;
L_0x823042300 .concat [ 2 3 0 0], L_0x822c45810, L_0x822878400;
L_0x8230423a0 .concat [ 5 1 0 0], L_0x823042300, L_0x822878448;
L_0x82304a300 .arith/sum 6, v0x822c6fca0_0, L_0x8230423a0;
L_0x823042440 .cmp/gt 6, L_0x82304a260, L_0x82304a300;
L_0x822ce4c80 .functor MUXZ 6, L_0x82304a260, L_0x82304a300, L_0x823042440, C4<>;
S_0x10505a010 .scope module, "branch_metric_hd" "branch_metric" 4 237, 6 3 0, S_0x10504a430;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "rx_sym";
    .port_info 1 /INPUT 2 "exp_sym0";
    .port_info 2 /INPUT 2 "exp_sym1";
    .port_info 3 /OUTPUT 2 "bm0";
    .port_info 4 /OUTPUT 2 "bm1";
P_0x822cb89c0 .param/l "Wb" 0 6 4, +C4<00000000000000000000000000000010>;
L_0x822c457a0 .functor BUFZ 2, L_0x82304a120, C4<00>, C4<00>, C4<00>;
L_0x822c45810 .functor BUFZ 2, L_0x82304a1c0, C4<00>, C4<00>, C4<00>;
v0x822c6eda0_0 .net "bm0", 1 0, L_0x822c457a0;  alias, 1 drivers
v0x822c6ee40_0 .net "bm0_raw", 1 0, L_0x82304a120;  1 drivers
v0x822c6eee0_0 .net "bm1", 1 0, L_0x822c45810;  alias, 1 drivers
v0x822c6ef80_0 .net "bm1_raw", 1 0, L_0x82304a1c0;  1 drivers
v0x822c6f020_0 .net "exp_sym0", 1 0, v0x822c6f2a0_0;  alias, 1 drivers
v0x822c6f0c0_0 .net "exp_sym1", 1 0, v0x822c6f520_0;  alias, 1 drivers
v0x822c6f160_0 .net "rx_sym", 1 0, v0x822cdf020_0;  1 drivers
S_0x10504a5b0 .scope module, "ham0" "ham2" 6 16, 7 1 0, S_0x10505a010;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x822c7cb60 .functor XOR 2, v0x822cdf020_0, v0x822c6f2a0_0, C4<00>, C4<00>;
v0x822c6e120_0 .net *"_ivl_11", 0 0, L_0x823041e00;  1 drivers
v0x822c6e1c0_0 .net *"_ivl_12", 1 0, L_0x823041ea0;  1 drivers
L_0x822878250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x822c6e260_0 .net/2u *"_ivl_2", 0 0, L_0x822878250;  1 drivers
v0x822c6e300_0 .net *"_ivl_5", 0 0, L_0x823041cc0;  1 drivers
v0x822c6e3a0_0 .net *"_ivl_6", 1 0, L_0x823041d60;  1 drivers
L_0x822878298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x822c6e440_0 .net/2u *"_ivl_8", 0 0, L_0x822878298;  1 drivers
v0x822c6e4e0_0 .net "a", 1 0, v0x822cdf020_0;  alias, 1 drivers
v0x822c6e580_0 .net "b", 1 0, v0x822c6f2a0_0;  alias, 1 drivers
v0x822c6e620_0 .net "c", 1 0, L_0x82304a120;  alias, 1 drivers
v0x822c6e6c0_0 .net "x", 1 0, L_0x822c7cb60;  1 drivers
L_0x823041cc0 .part L_0x822c7cb60, 1, 1;
L_0x823041d60 .concat [ 1 1 0 0], L_0x823041cc0, L_0x822878250;
L_0x823041e00 .part L_0x822c7cb60, 0, 1;
L_0x823041ea0 .concat [ 1 1 0 0], L_0x823041e00, L_0x822878298;
L_0x82304a120 .arith/sum 2, L_0x823041d60, L_0x823041ea0;
S_0x10504c780 .scope module, "ham1" "ham2" 6 22, 7 1 0, S_0x10505a010;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x822c7cbd0 .functor XOR 2, v0x822cdf020_0, v0x822c6f520_0, C4<00>, C4<00>;
v0x822c6e760_0 .net *"_ivl_11", 0 0, L_0x823042080;  1 drivers
v0x822c6e800_0 .net *"_ivl_12", 1 0, L_0x823042120;  1 drivers
L_0x8228782e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x822c6e8a0_0 .net/2u *"_ivl_2", 0 0, L_0x8228782e0;  1 drivers
v0x822c6e940_0 .net *"_ivl_5", 0 0, L_0x823041f40;  1 drivers
v0x822c6e9e0_0 .net *"_ivl_6", 1 0, L_0x823041fe0;  1 drivers
L_0x822878328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x822c6ea80_0 .net/2u *"_ivl_8", 0 0, L_0x822878328;  1 drivers
v0x822c6eb20_0 .net "a", 1 0, v0x822cdf020_0;  alias, 1 drivers
v0x822c6ebc0_0 .net "b", 1 0, v0x822c6f520_0;  alias, 1 drivers
v0x822c6ec60_0 .net "c", 1 0, L_0x82304a1c0;  alias, 1 drivers
v0x822c6ed00_0 .net "x", 1 0, L_0x822c7cbd0;  1 drivers
L_0x823041f40 .part L_0x822c7cbd0, 1, 1;
L_0x823041fe0 .concat [ 1 1 0 0], L_0x823041f40, L_0x8228782e0;
L_0x823042080 .part L_0x822c7cbd0, 0, 1;
L_0x823042120 .concat [ 1 1 0 0], L_0x823042080, L_0x822878328;
L_0x82304a1c0 .arith/sum 2, L_0x823041fe0, L_0x823042120;
S_0x10504c900 .scope module, "expect0" "expected_bits" 4 219, 8 16 0, S_0x10504a430;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x105049650 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x105049690 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x1050496d0 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x105049710 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x105049750 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x105049790 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
v0x822c6f200_0 .net "b", 0 0, L_0x823041c20;  alias, 1 drivers
v0x822c6f2a0_0 .var "expected", 1 0;
v0x822c6f340_0 .net "pred", 1 0, L_0x822c45730;  alias, 1 drivers
v0x822c6f3e0_0 .var "reg_vec", 2 0;
E_0x822c02a40 .event anyedge, v0x822c6f340_0, v0x822c6f200_0, v0x822c6f3e0_0;
S_0x1050497d0 .scope module, "expect1" "expected_bits" 4 229, 8 16 0, S_0x10504a430;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x105046e80 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x105046ec0 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x105046f00 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x105046f40 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x105046f80 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x105046fc0 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
v0x822c6f480_0 .net "b", 0 0, L_0x823041c20;  alias, 1 drivers
v0x822c6f520_0 .var "expected", 1 0;
v0x822c6f5c0_0 .net "pred", 1 0, L_0x822c7caf0;  alias, 1 drivers
v0x822c6f660_0 .var "reg_vec", 2 0;
E_0x822c02ac0 .event anyedge, v0x822c6f5c0_0, v0x822c6f200_0, v0x822c6f660_0;
S_0x105047000 .scope module, "pm_buffer" "pm_bank" 4 260, 9 1 0, S_0x10504a430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init_frame";
    .port_info 3 /INPUT 2 "rd_idx0";
    .port_info 4 /INPUT 2 "rd_idx1";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 2 "wr_idx";
    .port_info 7 /INPUT 6 "wr_pm";
    .port_info 8 /INPUT 1 "swap_banks";
    .port_info 9 /OUTPUT 6 "rd_pm0";
    .port_info 10 /OUTPUT 6 "rd_pm1";
    .port_info 11 /OUTPUT 1 "prev_A";
P_0x1050543f0 .param/l "K" 0 9 2, +C4<00000000000000000000000000000011>;
P_0x105054430 .param/l "M" 0 9 3, +C4<000000000000000000000000000000010>;
P_0x105054470 .param/l "S" 0 9 4, +C4<0000000000000000000000000000000100>;
P_0x1050544b0 .param/l "Wm" 0 9 5, +C4<00000000000000000000000000000110>;
v0x822c6f700 .array "bank0", 3 0, 5 0;
v0x822c6f7a0 .array "bank1", 3 0, 5 0;
v0x822c6f840_0 .net "clk", 0 0, v0x822ce43c0_0;  alias, 1 drivers
v0x822c6f8e0_0 .var/i "i", 31 0;
v0x822c6f980_0 .net "init_frame", 0 0, v0x822cde8a0_0;  1 drivers
v0x822c6fa20_0 .var "prev_A", 0 0;
v0x822c6fac0_0 .net "rd_idx0", 1 0, L_0x822c45730;  alias, 1 drivers
v0x822c6fb60_0 .net "rd_idx1", 1 0, L_0x822c7caf0;  alias, 1 drivers
v0x822c6fc00_0 .var "rd_pm0", 5 0;
v0x822c6fca0_0 .var "rd_pm1", 5 0;
v0x822c6fd40_0 .net "rst", 0 0, v0x822ce48c0_0;  alias, 1 drivers
v0x822c6fde0_0 .net "swap_banks", 0 0, L_0x823041a40;  alias, 1 drivers
v0x822c6fe80_0 .net "wr_en", 0 0, L_0x823041900;  alias, 1 drivers
v0x822c6ff20_0 .net "wr_idx", 1 0, v0x822cdf840_0;  1 drivers
v0x822cdc000_0 .net "wr_pm", 5 0, L_0x822ce4c80;  alias, 1 drivers
E_0x822c02b40 .event posedge, v0x822c6f840_0;
v0x822c6f700_0 .array/port v0x822c6f700, 0;
v0x822c6f700_1 .array/port v0x822c6f700, 1;
E_0x822c02b80/0 .event anyedge, v0x822c6fa20_0, v0x822c6f340_0, v0x822c6f700_0, v0x822c6f700_1;
v0x822c6f700_2 .array/port v0x822c6f700, 2;
v0x822c6f700_3 .array/port v0x822c6f700, 3;
v0x822c6f7a0_0 .array/port v0x822c6f7a0, 0;
E_0x822c02b80/1 .event anyedge, v0x822c6f700_2, v0x822c6f700_3, v0x822c6f5c0_0, v0x822c6f7a0_0;
v0x822c6f7a0_1 .array/port v0x822c6f7a0, 1;
v0x822c6f7a0_2 .array/port v0x822c6f7a0, 2;
v0x822c6f7a0_3 .array/port v0x822c6f7a0, 3;
E_0x822c02b80/2 .event anyedge, v0x822c6f7a0_1, v0x822c6f7a0_2, v0x822c6f7a0_3;
E_0x822c02b80 .event/or E_0x822c02b80/0, E_0x822c02b80/1, E_0x822c02b80/2;
S_0x105040710 .scope module, "surv_mem" "survivor_mem" 4 279, 10 1 0, S_0x10504a430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 4 "surv_row";
    .port_info 4 /OUTPUT 3 "wr_ptr";
    .port_info 5 /INPUT 2 "rd_state";
    .port_info 6 /INPUT 3 "rd_time";
    .port_info 7 /OUTPUT 1 "surv_bit";
P_0x822ca8000 .param/l "D" 0 10 6, +C4<00000000000000000000000000000110>;
P_0x822ca8040 .param/l "K" 0 10 2, +C4<00000000000000000000000000000011>;
P_0x822ca8080 .param/l "M" 0 10 3, +C4<000000000000000000000000000000010>;
P_0x822ca80c0 .param/l "S" 0 10 4, +C4<0000000000000000000000000000000100>;
P_0x822ca8100 .param/l "Wm" 0 10 5, +C4<00000000000000000000000000000110>;
v0x822cdc0a0_0 .net *"_ivl_0", 3 0, L_0x82304d040;  1 drivers
v0x822cdc140_0 .net *"_ivl_2", 3 0, L_0x8230424e0;  1 drivers
L_0x822878490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x822cdc1e0_0 .net *"_ivl_5", 0 0, L_0x822878490;  1 drivers
v0x822cdc280_0 .net "clk", 0 0, v0x822ce43c0_0;  alias, 1 drivers
v0x822cdc320_0 .var/i "i", 31 0;
v0x822cdc3c0 .array "mem", 5 0, 3 0;
v0x822cdc460_0 .net "rd_state", 1 0, v0x822cdd400_0;  alias, 1 drivers
v0x822cdc500_0 .net "rd_time", 2 0, v0x822cdd540_0;  alias, 1 drivers
v0x822cdc5a0_0 .net "rst", 0 0, v0x822ce48c0_0;  alias, 1 drivers
v0x822cdc640_0 .net "surv_bit", 0 0, L_0x823042580;  alias, 1 drivers
v0x822cdc6e0_0 .net "surv_row", 3 0, v0x822cdf480_0;  1 drivers
v0x822cdc780_0 .net "wr_en", 0 0, L_0x8230419a0;  alias, 1 drivers
v0x822cdc820_0 .var "wr_ptr", 2 0;
L_0x82304d040 .array/port v0x822cdc3c0, L_0x8230424e0;
L_0x8230424e0 .concat [ 3 1 0 0], v0x822cdd540_0, L_0x822878490;
L_0x823042580 .part/v L_0x82304d040, v0x822cdd400_0, 1;
S_0x822ce0000 .scope module, "tb_core" "traceback_v2" 4 303, 11 3 0, S_0x10504a430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 3 "start_time";
    .port_info 4 /INPUT 2 "start_state";
    .port_info 5 /INPUT 1 "force_state0";
    .port_info 6 /OUTPUT 3 "tb_time";
    .port_info 7 /OUTPUT 2 "tb_state";
    .port_info 8 /INPUT 1 "tb_surv_bit";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "dec_bit_valid";
    .port_info 11 /OUTPUT 1 "dec_bit";
P_0x822ca8140 .param/l "COUNT_W" 1 11 26, +C4<00000000000000000000000000000011>;
P_0x822ca8180 .param/l "D" 0 11 6, +C4<00000000000000000000000000000110>;
P_0x822ca81c0 .param/l "K" 0 11 4, +C4<00000000000000000000000000000111>;
P_0x822ca8200 .param/l "M" 0 11 5, +C4<00000000000000000000000000000010>;
P_0x822ca8240 .param/l "TIME_W" 1 11 25, +C4<00000000000000000000000000000011>;
enum0x1050504b0 .enum4 (2)
   "TB_IDLE" 2'b00,
   "TB_PRIME" 2'b01,
   "TB_RUN" 2'b10
 ;
L_0x822878640 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x822cdc8c0_0 .net/2u *"_ivl_0", 2 0, L_0x822878640;  1 drivers
v0x822cdc960_0 .net *"_ivl_2", 0 0, L_0x823042760;  1 drivers
L_0x822878688 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x822cdca00_0 .net/2u *"_ivl_4", 2 0, L_0x822878688;  1 drivers
L_0x8228786d0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x822cdcaa0_0 .net/2u *"_ivl_6", 2 0, L_0x8228786d0;  1 drivers
v0x822cdcb40_0 .net *"_ivl_8", 2 0, L_0x8230480a0;  1 drivers
v0x822cdcbe0_0 .var "busy", 0 0;
v0x822cdcc80_0 .net "clk", 0 0, v0x822ce43c0_0;  alias, 1 drivers
v0x822cdcd20_0 .var "dec_bit", 0 0;
v0x822cdcdc0_0 .var "dec_bit_valid", 0 0;
v0x822cdce60_0 .var "depth", 2 0;
v0x822cdcf00_0 .net "force_state0", 0 0, v0x822ce46e0_0;  alias, 1 drivers
v0x822cdcfa0_0 .net "prev_time", 2 0, L_0x822ce4e60;  1 drivers
v0x822cdd040_0 .net "rst", 0 0, v0x822ce48c0_0;  alias, 1 drivers
v0x822cdd0e0_0 .net "start", 0 0, L_0x8230426c0;  alias, 1 drivers
v0x822cdd180_0 .net "start_state", 1 0, L_0x822c45030;  alias, 1 drivers
v0x822cdd220_0 .net "start_time", 2 0, L_0x822c45880;  alias, 1 drivers
v0x822cdd2c0_0 .var "surv_bit_q", 0 0;
v0x822cdd360_0 .var "tb_fsm", 1 0;
v0x822cdd400_0 .var "tb_state", 1 0;
v0x822cdd4a0_0 .net "tb_surv_bit", 0 0, L_0x823042580;  alias, 1 drivers
v0x822cdd540_0 .var "tb_time", 2 0;
E_0x822c02bc0 .event posedge, v0x822c6fd40_0, v0x822c6f840_0;
L_0x823042760 .cmp/eq 3, v0x822cdd540_0, L_0x822878640;
L_0x8230480a0 .arith/sub 3, v0x822cdd540_0, L_0x8228786d0;
L_0x822ce4e60 .functor MUXZ 3, L_0x8230480a0, L_0x822878688, L_0x823042760, C4<>;
S_0x822ce0180 .scope task, "encode_bit" "encode_bit" 3 36, 3 36 0, S_0x10504b0f0;
 .timescale -9 -12;
v0x822cdfe80_0 .var "in_bit", 0 0;
v0x822cdff20_0 .var "sr", 2 0;
v0x822ce4000_0 .var "state_in", 1 0;
v0x822ce40a0_0 .var "state_out", 1 0;
v0x822ce4140_0 .var "y0", 0 0;
v0x822ce41e0_0 .var "y1", 0 0;
TD_tb_verify_mapping.encode_bit ;
    %load/vec4 v0x822ce4000_0;
    %load/vec4 v0x822cdfe80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x822cdff20_0, 0, 3;
    %load/vec4 v0x822cdff20_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %store/vec4 v0x822ce4140_0, 0, 1;
    %load/vec4 v0x822cdff20_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %store/vec4 v0x822ce41e0_0, 0, 1;
    %load/vec4 v0x822cdff20_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x822ce40a0_0, 0, 2;
    %end;
S_0x822ce0300 .scope task, "send_symbol" "send_symbol" 3 52, 3 52 0, S_0x10504b0f0;
 .timescale -9 -12;
v0x822ce4280_0 .var "sym", 1 0;
TD_tb_verify_mapping.send_symbol ;
T_1.0 ;
    %load/vec4 v0x822ce4a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %wait E_0x822c02b40;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0x822ce4280_0;
    %store/vec4 v0x822ce4960_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x822ce4aa0_0, 0, 1;
    %wait E_0x822c02b40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x822ce4aa0_0, 0, 1;
    %end;
    .scope S_0x10504c900;
T_2 ;
    %wait E_0x822c02a40;
    %load/vec4 v0x822c6f340_0;
    %load/vec4 v0x822c6f200_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x822c6f3e0_0, 0, 3;
    %load/vec4 v0x822c6f3e0_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x822c6f2a0_0, 4, 1;
    %load/vec4 v0x822c6f3e0_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x822c6f2a0_0, 4, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1050497d0;
T_3 ;
    %wait E_0x822c02ac0;
    %load/vec4 v0x822c6f5c0_0;
    %load/vec4 v0x822c6f480_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x822c6f660_0, 0, 3;
    %load/vec4 v0x822c6f660_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x822c6f520_0, 4, 1;
    %load/vec4 v0x822c6f660_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x822c6f520_0, 4, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x105047000;
T_4 ;
    %wait E_0x822c02b80;
    %load/vec4 v0x822c6fa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x822c6fac0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x822c6f700, 4;
    %store/vec4 v0x822c6fc00_0, 0, 6;
    %load/vec4 v0x822c6fb60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x822c6f700, 4;
    %store/vec4 v0x822c6fca0_0, 0, 6;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x822c6fac0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x822c6f7a0, 4;
    %store/vec4 v0x822c6fc00_0, 0, 6;
    %load/vec4 v0x822c6fb60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x822c6f7a0, 4;
    %store/vec4 v0x822c6fca0_0, 0, 6;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x105047000;
T_5 ;
    %wait E_0x822c02b40;
    %load/vec4 v0x822c6fd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x822c6f8e0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x822c6f8e0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x822c6f8e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x822c6f700, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x822c6f8e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x822c6f7a0, 0, 4;
    %load/vec4 v0x822c6f8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x822c6f8e0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x822c6fa20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x822c6f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x822c6fa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x822c6f7a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x822c6f8e0_0, 0, 32;
T_5.8 ;
    %load/vec4 v0x822c6f8e0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_5.9, 5;
    %pushi/vec4 63, 0, 6;
    %ix/getv/s 3, v0x822c6f8e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x822c6f7a0, 0, 4;
    %load/vec4 v0x822c6f8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x822c6f8e0_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x822c6f700, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x822c6f8e0_0, 0, 32;
T_5.10 ;
    %load/vec4 v0x822c6f8e0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_5.11, 5;
    %pushi/vec4 63, 0, 6;
    %ix/getv/s 3, v0x822c6f8e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x822c6f700, 0, 4;
    %load/vec4 v0x822c6f8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x822c6f8e0_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
T_5.7 ;
T_5.4 ;
    %load/vec4 v0x822c6fe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x822c6fa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0x822cdc000_0;
    %load/vec4 v0x822c6ff20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x822c6f7a0, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x822cdc000_0;
    %load/vec4 v0x822c6ff20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x822c6f700, 0, 4;
T_5.15 ;
T_5.12 ;
    %load/vec4 v0x822c6fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0x822c6fa20_0;
    %inv;
    %assign/vec4 v0x822c6fa20_0, 0;
T_5.16 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x105040710;
T_6 ;
    %wait E_0x822c02b40;
    %load/vec4 v0x822cdc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x822cdc820_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x822cdc320_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x822cdc320_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x822cdc320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x822cdc3c0, 0, 4;
    %load/vec4 v0x822cdc320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x822cdc320_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x822cdc780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x822cdc6e0_0;
    %load/vec4 v0x822cdc820_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x822cdc3c0, 0, 4;
    %load/vec4 v0x822cdc820_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x822cdc820_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x822cdc820_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x822cdc820_0, 0;
T_6.7 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x822ce0000;
T_7 ;
    %wait E_0x822c02bc0;
    %load/vec4 v0x822cdd040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x822cdd360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x822cdcbe0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x822cdce60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x822cdd540_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x822cdd400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x822cdcdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x822cdcd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x822cdd2c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x822cdcdc0_0, 0;
    %load/vec4 v0x822cdd4a0_0;
    %assign/vec4 v0x822cdd2c0_0, 0;
    %load/vec4 v0x822cdd360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x822cdd360_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x822cdd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x822cdcbe0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x822cdce60_0, 0;
    %load/vec4 v0x822cdd220_0;
    %assign/vec4 v0x822cdd540_0, 0;
    %load/vec4 v0x822cdcf00_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0x822cdd180_0;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %assign/vec4 v0x822cdd400_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x822cdd360_0, 0;
T_7.7 ;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x822cdd360_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x822cdd2c0_0;
    %load/vec4 v0x822cdd400_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x822cdd400_0, 0;
    %load/vec4 v0x822cdcfa0_0;
    %assign/vec4 v0x822cdd540_0, 0;
    %load/vec4 v0x822cdce60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x822cdce60_0, 0;
    %load/vec4 v0x822cdce60_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x822cdd2c0_0;
    %assign/vec4 v0x822cdcd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x822cdcdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x822cdcbe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x822cdd360_0, 0;
T_7.11 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x10504a430;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0x10504a430;
T_9 ;
    %wait E_0x822c02bc0;
    %load/vec4 v0x822cdeee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x822cdf340_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x822cdf3e0_0;
    %assign/vec4 v0x822cdf340_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x10504a430;
T_10 ;
Ewait_0 .event/or E_0x822c029c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x822cdf340_0;
    %store/vec4 v0x822cdf3e0_0, 0, 2;
    %load/vec4 v0x822cdf340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x822cdf3e0_0, 0, 2;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0x822cde080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x822cdf3e0_0, 0, 2;
T_10.6 ;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x822cde9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x822cdf3e0_0, 0, 2;
T_10.8 ;
    %jmp T_10.5;
T_10.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x822cdf3e0_0, 0, 2;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x822cdf8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x822cdf3e0_0, 0, 2;
T_10.10 ;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x10504a430;
T_11 ;
    %wait E_0x822c02bc0;
    %load/vec4 v0x822cdeee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x822cdf020_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x822cde080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x822cdef80_0;
    %assign/vec4 v0x822cdf020_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x10504a430;
T_12 ;
    %wait E_0x822c02bc0;
    %load/vec4 v0x822cdeee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x822cdf840_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x822cde080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x822cdf840_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x822cdf340_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x822cde9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x822cdf840_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x822cdf840_0, 0;
T_12.6 ;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x10504a430;
T_13 ;
    %wait E_0x822c02bc0;
    %load/vec4 v0x822cdeee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x822cdf480_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x822cde080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x822cdf480_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x822cdf340_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x822cdf5c0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x822cdf840_0;
    %assign/vec4/off/d v0x822cdf480_0, 4, 5;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x10504a430;
T_14 ;
    %wait E_0x822c02bc0;
    %load/vec4 v0x822cdeee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x822cde1c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x822cde260_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x822cde080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x822cde1c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x822cde260_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x822cdf340_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x822cded00_0;
    %load/vec4 v0x822cde1c0_0;
    %cmp/u;
    %jmp/0xz  T_14.6, 5;
    %load/vec4 v0x822cded00_0;
    %assign/vec4 v0x822cde1c0_0, 0;
    %load/vec4 v0x822cdf840_0;
    %assign/vec4 v0x822cde260_0, 0;
T_14.6 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x10504a430;
T_15 ;
    %wait E_0x822c02bc0;
    %load/vec4 v0x822cdeee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x822cdf2a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x822cdf340_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x822cde260_0;
    %assign/vec4 v0x822cdf2a0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x10504a430;
T_16 ;
    %wait E_0x822c02bc0;
    %load/vec4 v0x822cdeee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x822cde940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x822cde8a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x822cde8a0_0, 0;
    %load/vec4 v0x822cde080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v0x822cde940_0;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x822cde8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x822cde940_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x10504b0f0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x822ce43c0_0, 0, 1;
T_17.0 ;
    %delay 5000, 0;
    %load/vec4 v0x822ce43c0_0;
    %inv;
    %store/vec4 v0x822ce43c0_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0x10504b0f0;
T_18 ;
    %vpi_call/w 3 69 "$display", "Verify Bit Mapping" {0 0 0};
    %vpi_call/w 3 70 "$display", "==================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x822ce4780_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x822ce4780_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_18.1, 5;
    %load/vec4 v0x822ce4780_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0x822ce4780_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x822ce4820_0, 4, 1;
    %load/vec4 v0x822ce4780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x822ce4780_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %vpi_call/w 3 77 "$display", "Input bits: %b", v0x822ce4820_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x822ce48c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x822ce4aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x822ce46e0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x822c02b40;
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x822ce48c0_0, 0, 1;
    %wait E_0x822c02b40;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x822ce4640_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x822ce4320_0, 0, 32;
    %fork t_1, S_0x10504b0f0;
    %fork t_2, S_0x10504b0f0;
    %join;
    %join/detach 1;
    %jmp t_0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x822ce4780_0, 0, 32;
T_18.4 ;
    %load/vec4 v0x822ce4780_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_18.5, 5;
    %load/vec4 v0x822ce4820_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0x822ce4780_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v0x822cdfe80_0, 0, 1;
    %load/vec4 v0x822ce4640_0;
    %store/vec4 v0x822ce4000_0, 0, 2;
    %fork TD_tb_verify_mapping.encode_bit, S_0x822ce0180;
    %join;
    %load/vec4 v0x822ce40a0_0;
    %store/vec4 v0x822ce4640_0, 0, 2;
    %load/vec4 v0x822ce4140_0;
    %store/vec4 v0x822ce4b40_0, 0, 1;
    %load/vec4 v0x822ce41e0_0;
    %store/vec4 v0x822ce4be0_0, 0, 1;
    %load/vec4 v0x822ce4820_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0x822ce4780_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %vpi_call/w 3 95 "$display", "Bit %0d: %b -> symbols %b%b", v0x822ce4780_0, S<0,vec4,u1>, v0x822ce4b40_0, v0x822ce4be0_0 {1 0 0};
    %load/vec4 v0x822ce4b40_0;
    %load/vec4 v0x822ce4be0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x822ce4280_0, 0, 2;
    %fork TD_tb_verify_mapping.send_symbol, S_0x822ce0300;
    %join;
    %load/vec4 v0x822ce4780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x822ce4780_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x822ce4780_0, 0, 32;
T_18.6 ;
    %load/vec4 v0x822ce4780_0;
    %pad/s 33;
    %cmpi/s 2, 0, 33;
    %jmp/0xz T_18.7, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x822cdfe80_0, 0, 1;
    %load/vec4 v0x822ce4640_0;
    %store/vec4 v0x822ce4000_0, 0, 2;
    %fork TD_tb_verify_mapping.encode_bit, S_0x822ce0180;
    %join;
    %load/vec4 v0x822ce40a0_0;
    %store/vec4 v0x822ce4640_0, 0, 2;
    %load/vec4 v0x822ce4140_0;
    %store/vec4 v0x822ce4b40_0, 0, 1;
    %load/vec4 v0x822ce41e0_0;
    %store/vec4 v0x822ce4be0_0, 0, 1;
    %vpi_call/w 3 102 "$display", "Tail %0d: 0 -> symbols %b%b", v0x822ce4780_0, v0x822ce4b40_0, v0x822ce4be0_0 {0 0 0};
    %load/vec4 v0x822ce4b40_0;
    %load/vec4 v0x822ce4be0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x822ce4280_0, 0, 2;
    %fork TD_tb_verify_mapping.send_symbol, S_0x822ce0300;
    %join;
    %load/vec4 v0x822ce4780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x822ce4780_0, 0, 32;
    %jmp T_18.6;
T_18.7 ;
    %end;
t_2 ;
T_18.8 ;
    %wait E_0x822c02b40;
    %load/vec4 v0x822ce4500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %load/vec4 v0x822ce4460_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0x822ce4320_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x822ce45a0_0, 4, 1;
    %vpi_call/w 3 112 "$display", "  -> Decoded bit %0d = %b", v0x822ce4320_0, v0x822ce4460_0 {0 0 0};
    %load/vec4 v0x822ce4320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x822ce4320_0, 0, 32;
T_18.9 ;
    %jmp T_18.8;
    %end;
    .scope S_0x10504b0f0;
t_0 ;
    %pushi/vec4 200, 0, 32;
T_18.11 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.12, 5;
    %jmp/1 T_18.12, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x822c02b40;
    %load/vec4 v0x822ce4500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.13, 8;
    %load/vec4 v0x822ce4460_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0x822ce4320_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x822ce45a0_0, 4, 1;
    %vpi_call/w 3 124 "$display", "  -> Decoded bit %0d = %b", v0x822ce4320_0, v0x822ce4460_0 {0 0 0};
    %load/vec4 v0x822ce4320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x822ce4320_0, 0, 32;
T_18.13 ;
    %jmp T_18.11;
T_18.12 ;
    %pop/vec4 1;
    %vpi_call/w 3 129 "$display", "\012=== RESULTS ===" {0 0 0};
    %vpi_call/w 3 130 "$display", "Sent %0d info bits + %0d tail = %0d symbols total", 32'sb00000000000000000000000000010000, P_0x10504b3b0, 33'sb000000000000000000000000000010010 {0 0 0};
    %vpi_call/w 3 131 "$display", "Received %0d decoded bits", v0x822ce4320_0 {0 0 0};
    %vpi_call/w 3 132 "$display", "\000" {0 0 0};
    %vpi_call/w 3 133 "$display", "Input:  %b", v0x822ce4820_0 {0 0 0};
    %load/vec4 v0x822ce4320_0;
    %cmpi/s 16, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.15, 5;
    %vpi_call/w 3 135 "$display", "Output: %b", v0x822ce45a0_0 {0 0 0};
    %load/vec4 v0x822ce45a0_0;
    %load/vec4 v0x822ce4820_0;
    %cmp/e;
    %jmp/0xz  T_18.17, 4;
    %vpi_call/w 3 138 "$display", "\012\342\234\223\342\234\223\342\234\223 PERFECT MATCH! \342\234\223\342\234\223\342\234\223" {0 0 0};
    %jmp T_18.18;
T_18.17 ;
    %vpi_call/w 3 140 "$display", "\012\342\234\227 MISMATCH - comparing bit by bit:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x822ce4780_0, 0, 32;
T_18.19 ;
    %load/vec4 v0x822ce4780_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_18.20, 5;
    %load/vec4 v0x822ce45a0_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0x822ce4780_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0x822ce4820_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0x822ce4780_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %cmp/ne;
    %jmp/0xz  T_18.21, 6;
    %load/vec4 v0x822ce4820_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0x822ce4780_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0x822ce45a0_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0x822ce4780_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %vpi_call/w 3 143 "$display", "  Bit %0d: expected %b, got %b", v0x822ce4780_0, S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
T_18.21 ;
    %load/vec4 v0x822ce4780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x822ce4780_0, 0, 32;
    %jmp T_18.19;
T_18.20 ;
T_18.18 ;
    %jmp T_18.16;
T_18.15 ;
    %vpi_call/w 3 148 "$display", "Output: (only %0d bits)", v0x822ce4320_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x822ce4780_0, 0, 32;
T_18.23 ;
    %load/vec4 v0x822ce4780_0;
    %load/vec4 v0x822ce4320_0;
    %cmp/s;
    %jmp/0xz T_18.24, 5;
    %load/vec4 v0x822ce45a0_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0x822ce4780_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %vpi_call/w 3 150 "$display", "  Bit %0d: %b", v0x822ce4780_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v0x822ce4780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x822ce4780_0, 0, 32;
    %jmp T_18.23;
T_18.24 ;
    %vpi_call/w 3 152 "$display", "\012\342\234\227 Got fewer bits than expected (%0d < 16)", v0x822ce4320_0 {0 0 0};
T_18.16 ;
    %vpi_call/w 3 155 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x10504b0f0;
T_19 ;
    %delay 200000000, 0;
    %vpi_call/w 3 160 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 161 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "tb_verify_mapping.v";
    "../src/viterbi_core.v";
    "../src/acs_core.v";
    "../src/branch_metric.v";
    "../src/ham2.v";
    "../src/expected_bits.v";
    "../src/pm_bank.v";
    "../src/survivor_mem.v";
    "../src/traceback_v2.v";
