Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: Top_module_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_module_1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_module_1"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Top_module_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Stop_bit_checker.v" in library work
Compiling verilog file "Start_bit_checker.v" in library work
Module <Stop_bit_checker> compiled
Compiling verilog file "SIPO.v" in library work
Module <Start_bit_checker> compiled
Compiling verilog file "PISO.v" in library work
Module <SIPO> compiled
Compiling verilog file "Parity_generator.v" in library work
Module <PISO> compiled
Compiling verilog file "Parity_checker_odd.v" in library work
Module <Parity_generator> compiled
Compiling verilog file "Mux_4_1.v" in library work
Module <Parity_checker_odd> compiled
Compiling verilog file "FSM_Tx.v" in library work
Module <Mux_4_1> compiled
Compiling verilog file "FSM_Rx.v" in library work
Module <FSM_Tx> compiled
Compiling verilog file "Transmitter_module.v" in library work
Module <FSM_Rx> compiled
Compiling verilog file "seven_segment_driver.v" in library work
Module <Transmitter_module> compiled
Compiling verilog file "Receiver_module.v" in library work
Module <seven_segment_driver> compiled
Compiling verilog file "Binary_to_BCD.v" in library work
Module <Receiver_module> compiled
Compiling verilog file "Baud_generator.v" in library work
Module <Binary_to_BCD> compiled
Compiling verilog file "Top_Module_UART.v" in library work
Module <Baud_generator> compiled
Compiling verilog file "Binary_to_7segment.v" in library work
Module <Top_Module_UART> compiled
Compiling verilog file "Top_module_1.v" in library work
Module <Binary_to_7segment> compiled
Module <Top_module_1> compiled
No errors in compilation
Analysis of file <"Top_module_1.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Top_module_1> in library <work>.

Analyzing hierarchy for module <Top_Module_UART> in library <work>.

Analyzing hierarchy for module <Binary_to_7segment> in library <work>.

Analyzing hierarchy for module <Baud_generator> in library <work> with parameters.
	baud_rate1 = "00000000000000001010001011000011"
	baud_rate2 = "00000000000000000101000101100010"
	baud_rate3 = "00000000000000000010100010110001"
	baud_rate4 = "00000000000000000001010001011001"

Analyzing hierarchy for module <Transmitter_module> in library <work>.

Analyzing hierarchy for module <Receiver_module> in library <work>.

Analyzing hierarchy for module <Binary_to_BCD> in library <work>.

Analyzing hierarchy for module <seven_segment_driver> in library <work>.

Analyzing hierarchy for module <FSM_Tx> in library <work> with parameters.
	data = "010"
	idle = "000"
	parity = "011"
	start = "001"
	stop = "100"

Analyzing hierarchy for module <Parity_generator> in library <work>.

Analyzing hierarchy for module <PISO> in library <work>.

Analyzing hierarchy for module <Mux_4_1> in library <work>.

Analyzing hierarchy for module <Start_bit_checker> in library <work>.

Analyzing hierarchy for module <FSM_Rx> in library <work> with parameters.
	data = "010"
	idle = "000"
	parity = "011"
	stop = "100"

Analyzing hierarchy for module <Parity_checker_odd> in library <work>.

Analyzing hierarchy for module <SIPO> in library <work>.

Analyzing hierarchy for module <Stop_bit_checker> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Top_module_1>.
Module <Top_module_1> is correct for synthesis.
 
Analyzing module <Top_Module_UART> in library <work>.
Module <Top_Module_UART> is correct for synthesis.
 
Analyzing module <Baud_generator> in library <work>.
	baud_rate1 = 32'sb00000000000000001010001011000011
	baud_rate2 = 32'sb00000000000000000101000101100010
	baud_rate3 = 32'sb00000000000000000010100010110001
	baud_rate4 = 32'sb00000000000000000001010001011001
Module <Baud_generator> is correct for synthesis.
 
Analyzing module <Transmitter_module> in library <work>.
Module <Transmitter_module> is correct for synthesis.
 
Analyzing module <FSM_Tx> in library <work>.
	data = 3'b010
	idle = 3'b000
	parity = 3'b011
	start = 3'b001
	stop = 3'b100
Module <FSM_Tx> is correct for synthesis.
 
Analyzing module <Parity_generator> in library <work>.
Module <Parity_generator> is correct for synthesis.
 
Analyzing module <PISO> in library <work>.
Module <PISO> is correct for synthesis.
 
Analyzing module <Mux_4_1> in library <work>.
Module <Mux_4_1> is correct for synthesis.
 
Analyzing module <Receiver_module> in library <work>.
Module <Receiver_module> is correct for synthesis.
 
Analyzing module <Start_bit_checker> in library <work>.
Module <Start_bit_checker> is correct for synthesis.
 
Analyzing module <FSM_Rx> in library <work>.
	data = 3'b010
	idle = 3'b000
	parity = 3'b011
	stop = 3'b100
Module <FSM_Rx> is correct for synthesis.
 
Analyzing module <Parity_checker_odd> in library <work>.
Module <Parity_checker_odd> is correct for synthesis.
 
Analyzing module <SIPO> in library <work>.
Module <SIPO> is correct for synthesis.
 
Analyzing module <Stop_bit_checker> in library <work>.
Module <Stop_bit_checker> is correct for synthesis.
 
Analyzing module <Binary_to_7segment> in library <work>.
Module <Binary_to_7segment> is correct for synthesis.
 
Analyzing module <Binary_to_BCD> in library <work>.
	Enabling task <BCD_task>.
Module <Binary_to_BCD> is correct for synthesis.
 
Analyzing module <seven_segment_driver> in library <work>.
	Calling function <bcd_to_7segment>.
	Calling function <bcd_to_7segment>.
	Calling function <bcd_to_7segment>.
	Calling function <bcd_to_7segment>.
Module <seven_segment_driver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Baud_generator>.
    Related source file is "Baud_generator.v".
    Found 4x16-bit ROM for signal <mod_count>.
    Found 1-bit register for signal <baud_out>.
    Found 16-bit up counter for signal <count>.
    Found 16-bit comparator equal for signal <count$cmp_eq0000> created at line 33.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Baud_generator> synthesized.


Synthesizing Unit <FSM_Tx>.
    Related source file is "FSM_Tx.v".
    Found finite state machine <FSM_0> for signal <p_s>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <count>.
    Found 3-bit adder for signal <count$addsub0000> created at line 62.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FSM_Tx> synthesized.


Synthesizing Unit <Parity_generator>.
    Related source file is "Parity_generator.v".
    Found 1-bit register for signal <parity_bit>.
    Found 1-bit xor8 for signal <parity_bit$xor0000> created at line 22.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <Parity_generator> synthesized.


Synthesizing Unit <PISO>.
    Related source file is "PISO.v".
    Found 8-bit register for signal <temp_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PISO> synthesized.


Synthesizing Unit <Mux_4_1>.
    Related source file is "Mux_4_1.v".
Unit <Mux_4_1> synthesized.


Synthesizing Unit <Start_bit_checker>.
    Related source file is "Start_bit_checker.v".
Unit <Start_bit_checker> synthesized.


Synthesizing Unit <FSM_Rx>.
    Related source file is "FSM_Rx.v".
    Found finite state machine <FSM_1> for signal <p_s>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <count>.
    Found 3-bit adder for signal <count$addsub0000> created at line 65.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FSM_Rx> synthesized.


Synthesizing Unit <Parity_checker_odd>.
    Related source file is "Parity_checker_odd.v".
    Found 1-bit register for signal <parity_error>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit xor9 for signal <data_out$xor0000>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <Parity_checker_odd> synthesized.


Synthesizing Unit <SIPO>.
    Related source file is "SIPO.v".
    Found 8-bit register for signal <temp_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <SIPO> synthesized.


Synthesizing Unit <Stop_bit_checker>.
    Related source file is "Stop_bit_checker.v".
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Stop_bit_checker> synthesized.


Synthesizing Unit <Binary_to_BCD>.
    Related source file is "Binary_to_BCD.v".
    Found 4-bit adder for signal <$add0000> created at line 25.
    Found 4-bit adder for signal <$add0001> created at line 25.
    Found 4-bit adder for signal <$add0002> created at line 25.
    Found 4-bit adder for signal <$add0003> created at line 23.
    Found 4-bit adder for signal <$add0004> created at line 25.
    Found 4-bit adder for signal <$add0005> created at line 23.
    Found 4-bit adder for signal <$add0006> created at line 25.
    Found 4-bit comparator greater for signal <temp$cmp_gt0000> created at line 24.
    Found 4-bit comparator greater for signal <temp$cmp_gt0001> created at line 24.
    Found 4-bit comparator greater for signal <temp$cmp_gt0002> created at line 24.
    Found 4-bit comparator greater for signal <temp$cmp_gt0003> created at line 22.
    Found 4-bit comparator greater for signal <temp$cmp_gt0004> created at line 24.
    Found 4-bit comparator greater for signal <temp$cmp_gt0005> created at line 22.
    Found 4-bit comparator greater for signal <temp$cmp_gt0006> created at line 24.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <Binary_to_BCD> synthesized.


Synthesizing Unit <seven_segment_driver>.
    Related source file is "seven_segment_driver.v".
    Found 16x7-bit ROM for signal <bcd_to_7segment/1/bcd_to_7segment>.
    Found 16x7-bit ROM for signal <bcd_to_7segment/2/bcd_to_7segment>.
    Found 16x7-bit ROM for signal <bcd_to_7segment/3/bcd_to_7segment>.
    Found 7-bit register for signal <seg_data>.
    Found 4-bit register for signal <AN_value>.
    Found 1-of-4 decoder for signal <AN_value$mux0000> created at line 41.
    Found 20-bit up counter for signal <count>.
    Found 7-bit 4-to-1 multiplexer for signal <seg_data$mux0000> created at line 41.
    Summary:
	inferred   3 ROM(s).
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <seven_segment_driver> synthesized.


Synthesizing Unit <Binary_to_7segment>.
    Related source file is "Binary_to_7segment.v".
Unit <Binary_to_7segment> synthesized.


Synthesizing Unit <Transmitter_module>.
    Related source file is "Transmitter_module.v".
Unit <Transmitter_module> synthesized.


Synthesizing Unit <Receiver_module>.
    Related source file is "Receiver_module.v".
Unit <Receiver_module> synthesized.


Synthesizing Unit <Top_Module_UART>.
    Related source file is "Top_Module_UART.v".
Unit <Top_Module_UART> synthesized.


Synthesizing Unit <Top_module_1>.
    Related source file is "Top_module_1.v".
Unit <Top_module_1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 3
 4x16-bit ROM                                          : 1
# Adders/Subtractors                                   : 9
 3-bit adder                                           : 2
 4-bit adder                                           : 7
# Counters                                             : 2
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
# Registers                                            : 11
 1-bit register                                        : 3
 3-bit register                                        : 2
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 8
 16-bit comparator equal                               : 1
 4-bit comparator greater                              : 7
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 2
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <U1/R1/F1/p_s/FSM> on signal <p_s[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 010   | 01
 011   | 11
 100   | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U1/T1/F1/p_s/FSM> on signal <p_s[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 4
 16x7-bit ROM                                          : 3
 4x16-bit ROM                                          : 1
# Adders/Subtractors                                   : 9
 3-bit adder                                           : 2
 4-bit adder                                           : 7
# Counters                                             : 2
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
# Registers                                            : 52
 Flip-Flops                                            : 52
# Comparators                                          : 8
 16-bit comparator equal                               : 1
 4-bit comparator greater                              : 7
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 2
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top_module_1> ...

Optimizing unit <PISO> ...

Optimizing unit <Parity_checker_odd> ...

Optimizing unit <SIPO> ...

Optimizing unit <Stop_bit_checker> ...

Optimizing unit <Binary_to_BCD> ...

Optimizing unit <seven_segment_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_module_1, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top_module_1.ngr
Top Level Output File Name         : Top_module_1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 293
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 19
#      LUT2                        : 40
#      LUT2_L                      : 1
#      LUT3                        : 30
#      LUT4                        : 91
#      MUXCY                       : 48
#      MUXF5                       : 21
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 93
#      FDC                         : 49
#      FDCE                        : 43
#      FDPE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 12
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      100  out of    960    10%  
 Number of Slice Flip Flops:             93  out of   1920     4%  
 Number of 4 input LUTs:                185  out of   1920     9%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of     83    28%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
U1/B1/baud_out1                    | BUFG                   | 45    |
clk                                | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 93    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.201ns (Maximum Frequency: 161.271MHz)
   Minimum input arrival time before clock: 8.198ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/B1/baud_out1'
  Clock period: 5.040ns (frequency: 198.423MHz)
  Total number of paths / destination ports: 383 / 77
-------------------------------------------------------------------------
Delay:               5.040ns (Levels of Logic = 3)
  Source:            U1/T1/F1/p_s_FSM_FFd3 (FF)
  Destination:       U1/R1/S3/data_out_7 (FF)
  Source Clock:      U1/B1/baud_out1 rising
  Destination Clock: U1/B1/baud_out1 rising

  Data Path: U1/T1/F1/p_s_FSM_FFd3 to U1/R1/S3/data_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.514   1.074  U1/T1/F1/p_s_FSM_FFd3 (U1/T1/F1/p_s_FSM_FFd3)
     LUT4:I0->O            1   0.612   0.000  U1/T1/M1/z_G (N53)
     MUXF5:I1->O          11   0.278   0.823  U1/T1/M1/z (U1/tx_out)
     LUT3:I2->O            8   0.612   0.643  U1/R1/S3/data_out_and00001 (U1/R1/S3/data_out_and0000)
     FDCE:CE                   0.483          U1/R1/S3/data_out_0
    ----------------------------------------
    Total                      5.040ns (2.499ns logic, 2.541ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.201ns (frequency: 161.271MHz)
  Total number of paths / destination ports: 3447 / 59
-------------------------------------------------------------------------
Delay:               6.201ns (Levels of Logic = 27)
  Source:            U1/B1/count_2 (FF)
  Destination:       U1/B1/count_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/B1/count_2 to U1/B1/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.380  U1/B1/count_2 (U1/B1/count_2)
     INV:I->O              1   0.612   0.000  U1/B1/Mcompar_count_cmp_eq0000_lut<0>_INV_0 (U1/B1/Mcompar_count_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  U1/B1/Mcompar_count_cmp_eq0000_cy<0> (U1/B1/Mcompar_count_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcompar_count_cmp_eq0000_cy<1> (U1/B1/Mcompar_count_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcompar_count_cmp_eq0000_cy<2> (U1/B1/Mcompar_count_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcompar_count_cmp_eq0000_cy<3> (U1/B1/Mcompar_count_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcompar_count_cmp_eq0000_cy<4> (U1/B1/Mcompar_count_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcompar_count_cmp_eq0000_cy<5> (U1/B1/Mcompar_count_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcompar_count_cmp_eq0000_cy<6> (U1/B1/Mcompar_count_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  U1/B1/Mcompar_count_cmp_eq0000_cy<7> (U1/B1/Mcompar_count_cmp_eq0000_cy<7>)
     MUXCY:CI->O          18   0.289   0.938  U1/B1/Mcompar_count_cmp_eq0000_cy<8> (U1/B1/Mcompar_count_cmp_eq0000_cy<8>)
     LUT3:I2->O            1   0.612   0.000  U1/B1/Mcount_count_lut<0> (U1/B1/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.404   0.000  U1/B1/Mcount_count_cy<0> (U1/B1/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<1> (U1/B1/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<2> (U1/B1/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<3> (U1/B1/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<4> (U1/B1/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<5> (U1/B1/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<6> (U1/B1/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<7> (U1/B1/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<8> (U1/B1/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<9> (U1/B1/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<10> (U1/B1/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<11> (U1/B1/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<12> (U1/B1/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<13> (U1/B1/Mcount_count_cy<13>)
     MUXCY:CI->O           0   0.051   0.000  U1/B1/Mcount_count_cy<14> (U1/B1/Mcount_count_cy<14>)
     XORCY:CI->O           1   0.699   0.000  U1/B1/Mcount_count_xor<15> (U1/B1/Mcount_count15)
     FDC:D                     0.268          U1/B1/count_15
    ----------------------------------------
    Total                      6.201ns (4.883ns logic, 1.318ns route)
                                       (78.7% logic, 21.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/B1/baud_out1'
  Total number of paths / destination ports: 17 / 10
-------------------------------------------------------------------------
Offset:              3.639ns (Levels of Logic = 3)
  Source:            data_in<3> (PAD)
  Destination:       U1/T1/P1/parity_bit (FF)
  Destination Clock: U1/B1/baud_out1 rising

  Data Path: data_in<3> to U1/T1/P1/parity_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  data_in_3_IBUF (data_in_3_IBUF)
     LUT4:I0->O            1   0.612   0.509  U1/T1/P1/Mxor_parity_bit_xor0000_xo<0>4 (U1/T1/P1/Mxor_parity_bit_xor0000_xo<0>4)
     LUT2:I0->O            1   0.612   0.000  U1/T1/P1/Mxor_parity_bit_xor0000_xo<0>10 (U1/T1/P1/parity_bit_xor0000)
     FDCE:D                    0.268          U1/T1/P1/parity_bit
    ----------------------------------------
    Total                      3.639ns (2.598ns logic, 1.041ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3366 / 17
-------------------------------------------------------------------------
Offset:              8.198ns (Levels of Logic = 26)
  Source:            baud_select<1> (PAD)
  Destination:       U1/B1/count_15 (FF)
  Destination Clock: clk rising

  Data Path: baud_select<1> to U1/B1/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.795  baud_select_1_IBUF (U1/B1/Mrom_mod_count4)
     LUT2:I0->O            2   0.612   0.532  U1/B1/Mrom_mod_count61 (U1/B1/Mrom_mod_count6)
     LUT4:I0->O            1   0.612   0.000  U1/B1/Mcompar_count_cmp_eq0000_lut<3> (U1/B1/Mcompar_count_cmp_eq0000_lut<3>)
     MUXCY:S->O            1   0.404   0.000  U1/B1/Mcompar_count_cmp_eq0000_cy<3> (U1/B1/Mcompar_count_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcompar_count_cmp_eq0000_cy<4> (U1/B1/Mcompar_count_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcompar_count_cmp_eq0000_cy<5> (U1/B1/Mcompar_count_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcompar_count_cmp_eq0000_cy<6> (U1/B1/Mcompar_count_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  U1/B1/Mcompar_count_cmp_eq0000_cy<7> (U1/B1/Mcompar_count_cmp_eq0000_cy<7>)
     MUXCY:CI->O          18   0.289   0.938  U1/B1/Mcompar_count_cmp_eq0000_cy<8> (U1/B1/Mcompar_count_cmp_eq0000_cy<8>)
     LUT3:I2->O            1   0.612   0.000  U1/B1/Mcount_count_lut<0> (U1/B1/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.404   0.000  U1/B1/Mcount_count_cy<0> (U1/B1/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<1> (U1/B1/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<2> (U1/B1/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<3> (U1/B1/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<4> (U1/B1/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<5> (U1/B1/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<6> (U1/B1/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<7> (U1/B1/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<8> (U1/B1/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<9> (U1/B1/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<10> (U1/B1/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<11> (U1/B1/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<12> (U1/B1/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  U1/B1/Mcount_count_cy<13> (U1/B1/Mcount_count_cy<13>)
     MUXCY:CI->O           0   0.051   0.000  U1/B1/Mcount_count_cy<14> (U1/B1/Mcount_count_cy<14>)
     XORCY:CI->O           1   0.699   0.000  U1/B1/Mcount_count_xor<15> (U1/B1/Mcount_count15)
     FDC:D                     0.268          U1/B1/count_15
    ----------------------------------------
    Total                      8.198ns (5.932ns logic, 2.265ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            Bts/btss/AN_value_3 (FF)
  Destination:       anode_value<3> (PAD)
  Source Clock:      clk rising

  Data Path: Bts/btss/AN_value_3 to anode_value<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.514   0.357  Bts/btss/AN_value_3 (Bts/btss/AN_value_3)
     OBUF:I->O                 3.169          anode_value_3_OBUF (anode_value<3>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 33.55 secs
 
--> 

Total memory usage is 4581464 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

