{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.19912",
   "Default View_TopLeft":"2009,206",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port FIXED_IO -pg 1 -lvl 11 -x 3140 -y 340 -defaultsOSRD
preplace port DDR -pg 1 -lvl 11 -x 3140 -y 310 -defaultsOSRD
preplace port port-id_vp -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace port port-id_vn -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD
preplace port port-id_uart_rxd -pg 1 -lvl 11 -x 3140 -y 460 -defaultsOSRD -right
preplace port port-id_uart_txd -pg 1 -lvl 11 -x 3140 -y 490 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y 470 -defaultsOSRD
preplace inst ila_1 -pg 1 -lvl 5 -x 1340 -y 760 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 6 -x 1670 -y 430 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 5 -x 1340 -y 450 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 4 -x 1040 -y 360 -defaultsOSRD
preplace inst rst_ps7_0_100M_1 -pg 1 -lvl 2 -x 390 -y 440 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -x 1670 -y 100 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -x 2380 -y 380 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 4 -x 1040 -y 570 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 7 -x 2000 -y 360 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 710 -y 370 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 10 -x 3010 -y 480 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 9 -x 2750 -y 460 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 8 -x 2380 -y 620 -defaultsOSRD
preplace netloc ARESETN_1 1 8 2 2610 590 2900
preplace netloc axi_dma_0_s2mm_introut 1 3 4 910 270 NJ 270 NJ 270 1830
preplace netloc axi_intc_0_irq 1 4 4 NJ 360 NJ 360 1830J 500 2170
preplace netloc axi_uartlite_0_tx 1 10 1 NJ 490
preplace netloc clk_wiz_0_clk_out1 1 1 7 210 340 560 530 880 700 1190 530 1510 220 1860 220 2150
preplace netloc clk_wiz_0_locked 1 1 1 N 480
preplace netloc processing_system7_0_FCLK_CLK0 1 0 10 30 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 2160 520 2600 580 2890
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 9 20 540 220 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 2170 510 2590
preplace netloc rst_ps7_0_100M_1_peripheral_aresetn 1 2 5 570 540 900 450 1170 370 1500 200 1840
preplace netloc uart_rxd_1 1 10 1 3120J 460n
preplace netloc vn_1 1 0 4 NJ 550 NJ 550 NJ 550 NJ
preplace netloc vp_1 1 0 4 NJ 580 NJ 580 NJ 580 890J
preplace netloc S00_AXI_1 1 8 1 N 400
preplace netloc axi_dma_0_M_AXI_S2MM 1 6 1 1850 80n
preplace netloc axi_interconnect_0_M00_AXI 1 7 1 N 350
preplace netloc axi_interconnect_0_M01_AXI 1 7 1 2140 330n
preplace netloc axi_interconnect_1_M00_AXI 1 9 1 N 460
preplace netloc axi_mem_intercon_M00_AXI 1 3 3 850 60 NJ 60 NJ
preplace netloc axi_mem_intercon_M01_AXI 1 3 1 870 370n
preplace netloc axi_mem_intercon_M02_AXI 1 3 1 860 330n
preplace netloc axis_subset_converter_0_M_AXIS 1 5 1 1490 80n
preplace netloc processing_system7_0_DDR 1 8 3 2610J 310 NJ 310 NJ
preplace netloc processing_system7_0_FIXED_IO 1 8 3 NJ 340 NJ 340 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 7 560 210 NJ 210 NJ 210 NJ 210 NJ 210 NJ 210 2590
preplace netloc xadc_wiz_0_M_AXIS 1 4 1 1180 430n
levelinfo -pg 1 0 120 390 710 1040 1340 1670 2000 2380 2750 3010 3140
pagesize -pg 1 -db -bbox -sgen -70 0 3250 840
"
}
{
   "da_axi4_cnt":"16",
   "da_board_cnt":"22",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"18",
   "da_mb_cnt":"1",
   "da_ps7_cnt":"2"
}
