Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul  3 17:36:51 2023
| Host         : AmirHasan-PC running 64-bit major release  (build 9200)
| Command      : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
| Design       : system_top
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 47554 |     0 |    242400 | 19.62 |
|   LUT as Logic             | 47414 |     0 |    242400 | 19.56 |
|   LUT as Memory            |   140 |     0 |    112800 |  0.12 |
|     LUT as Distributed RAM |    72 |     0 |           |       |
|     LUT as Shift Register  |    68 |     0 |           |       |
| CLB Registers              | 14405 |     6 |    484800 |  2.97 |
|   Register as Flip Flop    | 14405 |     6 |    484800 |  2.97 |
|   Register as Latch        |     0 |     0 |    484800 |  0.00 |
| CARRY8                     |  3048 |     0 |     30300 | 10.06 |
| F7 Muxes                   |  1743 |     0 |    121200 |  1.44 |
| F8 Muxes                   |   862 |     0 |     60600 |  1.42 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 14209 |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 190   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  7800 |     0 |     30300 | 25.74 |
|   CLBL                                     |  3685 |     0 |           |       |
|   CLBM                                     |  4115 |     0 |           |       |
| LUT as Logic                               | 47414 |     0 |    242400 | 19.56 |
|   using O5 output only                     |    25 |       |           |       |
|   using O6 output only                     | 39942 |       |           |       |
|   using O5 and O6                          |  7447 |       |           |       |
| LUT as Memory                              |   140 |     0 |    112800 |  0.12 |
|   LUT as Distributed RAM                   |    72 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    72 |       |           |       |
|     using O5 and O6                        |     0 |       |           |       |
|   LUT as Shift Register                    |    68 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    60 |       |           |       |
|     using O5 and O6                        |     8 |       |           |       |
| CLB Registers                              | 14405 |     0 |    484800 |  2.97 |
|   Register driven from within the CLB      | 10175 |       |           |       |
|   Register driven from outside the CLB     |  4230 |       |           |       |
|     LUT in front of the register is unused |  1702 |       |           |       |
|     LUT in front of the register is used   |  2528 |       |           |       |
| Unique Control Sets                        |    85 |       |     60600 |  0.14 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   23 |     0 |       600 |  3.83 |
|   RAMB36/FIFO*    |   19 |     0 |       600 |  3.17 |
|     RAMB36E2 only |   19 |       |           |       |
|   RAMB18          |    8 |     0 |      1200 |  0.67 |
|     RAMB18E2 only |    8 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   69 |     0 |       520 | 13.27 |
| HPIOB            |    0 |     0 |       416 |  0.00 |
| HRIO             |   69 |     0 |       104 | 66.35 |
|   INPUT          |   31 |       |           |       |
|   OUTPUT         |   38 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    1 |     0 |        48 |  2.08 |
|   DIFFINBUF      |    1 |       |           |       |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |   27 |    27 |       520 |  5.19 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       480 |  0.83 |
|   BUFGCE             |    4 |     0 |       240 |  1.67 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| LUT6       | 25378 |                 CLB |
| FDCE       | 14209 |            Register |
| LUT2       | 13181 |                 CLB |
| LUT5       |  7889 |                 CLB |
| LUT4       |  5285 |                 CLB |
| CARRY8     |  3048 |                 CLB |
| LUT3       |  2979 |                 CLB |
| MUXF7      |  1743 |                 CLB |
| MUXF8      |   862 |                 CLB |
| FDRE       |   190 |            Register |
| LUT1       |   149 |                 CLB |
| SRL16E     |    76 |                 CLB |
| RAMD64E    |    72 |                 CLB |
| FDPE       |    33 |            Register |
| OBUF       |    32 |                 I/O |
| IBUFCTRL   |    30 |              Others |
| INBUF      |    29 |                 I/O |
| RAMB36E2   |    19 |           Block Ram |
| RAMB18E2   |     8 |           Block Ram |
| OBUFT      |     6 |                 I/O |
| BUFGCE     |     4 |               Clock |
| MMCME3_ADV |     1 |               Clock |
| DIFFINBUF  |     1 |                 I/O |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| pll_main |    1 |
+----------+------+


