<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WDC65C02-FPGA Integration: RAM Entity Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WDC65C02-FPGA Integration
   </div>
   <div id="projectbrief">This project integrates a WDC65C02 with an FPGA to implement a 6502 based microcomputer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">RAM Entity Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Dual port inferred <a class="el" href="../../dc/d32/class_r_a_m.html" title="Dual port inferred RAM (65KB)">RAM</a> (65KB)  
 <a href="../../dc/d32/class_r_a_m.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for RAM:</div>
<div class="dyncontent">
 <div class="center">
  <img src="../../dc/d32/class_r_a_m.png" usemap="#RAM_map" alt=""/>
  <map id="RAM_map" name="RAM_map">
<area href="../../d7/dff/class_memory_manager.html" title="Manages the memory map of the computer." alt="MemoryManager" shape="rect" coords="160,56,470,80"/>
<area href="../../d6/d0d/class_t___r_a_m.html" alt="T_RAM" shape="rect" coords="480,56,790,80"/>
<area href="../../d9/dde/class_w_d_c65_c02___interface.html" title="Top level module which interfaces directly with the 65C02 CPU." alt="WDC65C02_Interface" shape="rect" coords="0,112,310,136"/>
<area href="../../d9/dbe/class_t___m_e_m_o_r_y___m_a_n_a_g_e_r.html" alt="T_MEMORY_MANAGER" shape="rect" coords="320,112,630,136"/>
<area href="../../d4/d33/classdesign__with__logic__probe___w_d_c65_c02___interface__0__0.html" alt="design_with_logic_probe_WDC65C02_Interface_0_0" shape="rect" coords="0,168,310,192"/>
<area href="../../da/d44/classdesign__with__logic__probe.html" alt="design_with_logic_probe" shape="rect" coords="0,224,310,248"/>
<area href="../../df/de7/classdesign__with__logic__probe__wrapper.html" alt="design_with_logic_probe_wrapper" shape="rect" coords="0,280,310,304"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dfe/class_r_a_m_1_1inferred__ram__arch.html">inferred_ram_arch</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a id="ae4f03c286607f3181e16b9aa12d0c6d4" name="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:aa4b2b25246a821511120e3149b003563"><td class="memItemLeft" align="right" valign="top"><a id="aa4b2b25246a821511120e3149b003563" name="aa4b2b25246a821511120e3149b003563"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:ae00f3f04545af57582ff10609eee23e2"><td class="memItemLeft" align="right" valign="top"><a id="ae00f3f04545af57582ff10609eee23e2" name="ae00f3f04545af57582ff10609eee23e2"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#ae00f3f04545af57582ff10609eee23e2">NUMERIC_STD</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Generics" name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:a3d71b7d13c6c71b17a1174916efea517"><td class="memItemLeft" align="right" valign="top"><a id="a3d71b7d13c6c71b17a1174916efea517" name="a3d71b7d13c6c71b17a1174916efea517"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#a3d71b7d13c6c71b17a1174916efea517">ADDRESS_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ab7bf2871224935c0416631ce6ea79f7b"><td class="memItemLeft" align="right" valign="top"><a id="ab7bf2871224935c0416631ce6ea79f7b" name="ab7bf2871224935c0416631ce6ea79f7b"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#ab7bf2871224935c0416631ce6ea79f7b">DATA_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a027a5f694bb8523f4598a0c6951e5a8c"><td class="memItemLeft" align="right" valign="top"><a id="a027a5f694bb8523f4598a0c6951e5a8c" name="a027a5f694bb8523f4598a0c6951e5a8c"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#a027a5f694bb8523f4598a0c6951e5a8c">RAM_DEPTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a027a5f694bb8523f4598a0c6951e5a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">65KB of <a class="el" href="../../dc/d32/class_r_a_m.html" title="Dual port inferred RAM (65KB)">RAM</a> <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a92eae541fd47b1f5cf518ba85fec2ddb"><td class="memItemLeft" align="right" valign="top"><a id="a92eae541fd47b1f5cf518ba85fec2ddb" name="a92eae541fd47b1f5cf518ba85fec2ddb"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#a92eae541fd47b1f5cf518ba85fec2ddb">addra</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDRESS_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a92eae541fd47b1f5cf518ba85fec2ddb"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Port a address. <br /></td></tr>
<tr class="memitem:ad60c30dbd7127dbd9b409fb424482287"><td class="memItemLeft" align="right" valign="top"><a id="ad60c30dbd7127dbd9b409fb424482287" name="ad60c30dbd7127dbd9b409fb424482287"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#ad60c30dbd7127dbd9b409fb424482287">addrb</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDRESS_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad60c30dbd7127dbd9b409fb424482287"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Port b address. <br /></td></tr>
<tr class="memitem:a91f8797838ee68d7575022cb59825cf7"><td class="memItemLeft" align="right" valign="top"><a id="a91f8797838ee68d7575022cb59825cf7" name="a91f8797838ee68d7575022cb59825cf7"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#a91f8797838ee68d7575022cb59825cf7">clka</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a91f8797838ee68d7575022cb59825cf7"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Port a clock. <br /></td></tr>
<tr class="memitem:a27842456a1b8167d9facf4c37289db5a"><td class="memItemLeft" align="right" valign="top"><a id="a27842456a1b8167d9facf4c37289db5a" name="a27842456a1b8167d9facf4c37289db5a"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#a27842456a1b8167d9facf4c37289db5a">clkb</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a27842456a1b8167d9facf4c37289db5a"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Port b clock. <br /></td></tr>
<tr class="memitem:aa4a2998f16d7fad98d7a4806c7add3ba"><td class="memItemLeft" align="right" valign="top"><a id="aa4a2998f16d7fad98d7a4806c7add3ba" name="aa4a2998f16d7fad98d7a4806c7add3ba"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#aa4a2998f16d7fad98d7a4806c7add3ba">ena</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa4a2998f16d7fad98d7a4806c7add3ba"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable port A. <br /></td></tr>
<tr class="memitem:ad00ddd062d550d25610f8bc41195857a"><td class="memItemLeft" align="right" valign="top"><a id="ad00ddd062d550d25610f8bc41195857a" name="ad00ddd062d550d25610f8bc41195857a"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#ad00ddd062d550d25610f8bc41195857a">enb</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad00ddd062d550d25610f8bc41195857a"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable port B. <br /></td></tr>
<tr class="memitem:a77abd4118c493d4361c8299a3ec0880b"><td class="memItemLeft" align="right" valign="top"><a id="a77abd4118c493d4361c8299a3ec0880b" name="a77abd4118c493d4361c8299a3ec0880b"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#a77abd4118c493d4361c8299a3ec0880b">dina</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a77abd4118c493d4361c8299a3ec0880b"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Data in a. <br /></td></tr>
<tr class="memitem:a249d6c679871645dfd646f76a4ecda11"><td class="memItemLeft" align="right" valign="top"><a id="a249d6c679871645dfd646f76a4ecda11" name="a249d6c679871645dfd646f76a4ecda11"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#a249d6c679871645dfd646f76a4ecda11">dinb</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a249d6c679871645dfd646f76a4ecda11"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Data in b. <br /></td></tr>
<tr class="memitem:a92d324405004aa9769e1bbe24f139fab"><td class="memItemLeft" align="right" valign="top"><a id="a92d324405004aa9769e1bbe24f139fab" name="a92d324405004aa9769e1bbe24f139fab"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#a92d324405004aa9769e1bbe24f139fab">douta</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a92d324405004aa9769e1bbe24f139fab"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Data out a. <br /></td></tr>
<tr class="memitem:adb1d9c1a9928e3756f4e9ee242d2491c"><td class="memItemLeft" align="right" valign="top"><a id="adb1d9c1a9928e3756f4e9ee242d2491c" name="adb1d9c1a9928e3756f4e9ee242d2491c"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#adb1d9c1a9928e3756f4e9ee242d2491c">doutb</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adb1d9c1a9928e3756f4e9ee242d2491c"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Data out b. <br /></td></tr>
<tr class="memitem:a3bef47acecf3c54180e8498ed88b9bda"><td class="memItemLeft" align="right" valign="top"><a id="a3bef47acecf3c54180e8498ed88b9bda" name="a3bef47acecf3c54180e8498ed88b9bda"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#a3bef47acecf3c54180e8498ed88b9bda">wea</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3bef47acecf3c54180e8498ed88b9bda"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Write enable a. <br /></td></tr>
<tr class="memitem:a9166449cc56f8ff8b19ed62c7f4225ee"><td class="memItemLeft" align="right" valign="top"><a id="a9166449cc56f8ff8b19ed62c7f4225ee" name="a9166449cc56f8ff8b19ed62c7f4225ee"></a>
<a class="el" href="../../dc/d32/class_r_a_m.html#a9166449cc56f8ff8b19ed62c7f4225ee">web</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9166449cc56f8ff8b19ed62c7f4225ee"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Write enable b. <br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Dual port inferred <a class="el" href="../../dc/d32/class_r_a_m.html" title="Dual port inferred RAM (65KB)">RAM</a> (65KB) </p>
<dl class="section author"><dt>Author</dt><dd>Brian Tabone</dd></dl>
<p>Dual port inferred <a class="el" href="../../dc/d32/class_r_a_m.html" title="Dual port inferred RAM (65KB)">RAM</a> , note that the peripheral IO is mapped over this so that address range is masked. See PKG_65C02 for the memory map </p>
</div><hr/>The documentation for this design unit was generated from the following file:<ul>
<li>WD6502 Computer.srcs/sources_1/new/RAM.vhd</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
