<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>hdv_engine</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.639</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>3</DSP>
            <FF>13390</FF>
            <LUT>20445</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>hdv_engine</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>hdv_engine</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>hdv_engine</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>hdv_engine</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>hdv_engine</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>hdv_engine</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>nrst_i</name>
            <Object>nrst_i</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>op_mode_i</name>
            <Object>op_mode_i</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_in</name>
            <Object>frame_in</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TDATA</name>
            <Object>sdata_i_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TVALID</name>
            <Object>sdata_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TREADY</name>
            <Object>sdata_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TDEST</name>
            <Object>sdata_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TKEEP</name>
            <Object>sdata_i_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TSTRB</name>
            <Object>sdata_i_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TUSER</name>
            <Object>sdata_i_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TLAST</name>
            <Object>sdata_i_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sdata_i_TID</name>
            <Object>sdata_i_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chv_i</name>
            <Object>chv_i</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bhv_i</name>
            <Object>bhv_i</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lhv_i</name>
            <Object>lhv_i</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pred_class_o</name>
            <Object>pred_class_o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>status_o</name>
            <Object>status_o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>hdv_engine</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_hdv_engine_Pipeline_VITIS_LOOP_273_1_fu_720</InstName>
                    <ModuleName>hdv_engine_Pipeline_VITIS_LOOP_273_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>720</ID>
                </Instance>
                <Instance>
                    <InstName>grp_hdv_engine_Pipeline_VITIS_LOOP_281_2_fu_738</InstName>
                    <ModuleName>hdv_engine_Pipeline_VITIS_LOOP_281_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>738</ID>
                    <BindInstances>add_ln281_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_hdv_engine_Pipeline_VITIS_LOOP_494_4_fu_760</InstName>
                    <ModuleName>hdv_engine_Pipeline_VITIS_LOOP_494_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>760</ID>
                    <BindInstances>state_2_fu_1584_p2 add_ln472_fu_2372_p2 add_ln472_1_fu_2388_p2 add_ln472_2_fu_2404_p2 add_ln472_3_fu_2420_p2 add_ln472_4_fu_2436_p2 add_ln472_5_fu_2452_p2 add_ln472_6_fu_2468_p2 add_ln472_7_fu_2484_p2 add_ln472_8_fu_2500_p2 add_ln472_9_fu_2516_p2 add_ln472_10_fu_2532_p2 add_ln472_11_fu_2548_p2 add_ln472_12_fu_2564_p2 add_ln472_13_fu_2580_p2 add_ln472_14_fu_2596_p2 add_ln472_15_fu_2612_p2 add_ln472_16_fu_2628_p2 add_ln472_17_fu_2644_p2 add_ln472_18_fu_2660_p2 add_ln472_19_fu_2676_p2 add_ln472_20_fu_2692_p2 add_ln472_21_fu_2708_p2 add_ln472_22_fu_2724_p2 add_ln472_23_fu_2740_p2 add_ln472_24_fu_2756_p2 add_ln472_25_fu_2772_p2 add_ln472_26_fu_2788_p2 add_ln472_27_fu_2804_p2 add_ln472_28_fu_2820_p2 add_ln472_29_fu_2836_p2 add_ln472_30_fu_2852_p2 add_ln472_31_fu_2868_p2 add_ln472_32_fu_2884_p2 add_ln472_33_fu_2900_p2 add_ln472_34_fu_2916_p2 add_ln472_35_fu_2932_p2 add_ln472_36_fu_2948_p2 add_ln472_37_fu_2964_p2 add_ln472_38_fu_2980_p2 add_ln472_39_fu_2996_p2 add_ln472_40_fu_3012_p2 add_ln472_41_fu_3028_p2 add_ln472_42_fu_3044_p2 add_ln472_43_fu_3060_p2 add_ln472_44_fu_3076_p2 add_ln472_45_fu_3092_p2 add_ln472_46_fu_3108_p2 add_ln472_47_fu_3124_p2 add_ln472_48_fu_3140_p2 add_ln472_49_fu_3156_p2 add_ln472_50_fu_3172_p2 add_ln472_51_fu_3188_p2 add_ln472_52_fu_3204_p2 add_ln472_53_fu_3220_p2 add_ln472_54_fu_3236_p2 add_ln472_55_fu_3252_p2 add_ln472_56_fu_3268_p2 add_ln472_57_fu_3284_p2 add_ln472_58_fu_3300_p2 add_ln472_59_fu_3316_p2 add_ln472_60_fu_3332_p2 add_ln472_61_fu_3348_p2 add_ln472_62_fu_3364_p2 add_ln472_63_fu_3380_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_hdv_engine_Pipeline_VITIS_LOOP_899_7_fu_1149</InstName>
                    <ModuleName>hdv_engine_Pipeline_VITIS_LOOP_899_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1149</ID>
                    <BindInstances>add_ln899_fu_375_p2 mul_32s_15ns_47_1_1_U17 add_ln286_fu_414_p2 sub_ln286_fu_488_p2 sub_ln286_1_fu_570_p2 sub_ln286_2_fu_845_p2 sub_ln286_3_fu_927_p2 sub_ln286_4_fu_1009_p2 sub_ln286_5_fu_1323_p2 sub_ln286_6_fu_1405_p2 sub_ln286_7_fu_1487_p2 sub_ln286_8_fu_1801_p2 sub_ln286_9_fu_1883_p2 sub_ln286_10_fu_1965_p2 sub_ln286_11_fu_2302_p2 sub_ln286_12_fu_2384_p2 sub_ln286_13_fu_2683_p2 sub_ln286_14_fu_2744_p2 res_I_30_fu_2945_p2 add_ln286_1_fu_609_p2 sub_ln286_15_fu_683_p2 sub_ln286_16_fu_765_p2 sub_ln286_17_fu_1084_p2 sub_ln286_18_fu_1166_p2 sub_ln286_19_fu_1248_p2 sub_ln286_20_fu_1562_p2 sub_ln286_21_fu_1644_p2 sub_ln286_22_fu_1726_p2 sub_ln286_23_fu_2040_p2 sub_ln286_24_fu_2122_p2 sub_ln286_25_fu_2204_p2 sub_ln286_26_fu_2517_p2 sub_ln286_27_fu_2599_p2 sub_ln286_28_fu_2822_p2 sub_ln286_29_fu_2883_p2 res_I_62_fu_2956_p2 mul_17ns_17ns_34_1_1_U21</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_hdv_engine_Pipeline_VITIS_LOOP_912_8_fu_1168</InstName>
                    <ModuleName>hdv_engine_Pipeline_VITIS_LOOP_912_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1168</ID>
                    <BindInstances>i_2_fu_81_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln169_fu_3013_p2 denom_a_3_fu_3031_p2 denom_b_3_fu_3049_p2 add_ln169_1_fu_3077_p2 denom_a_5_fu_3091_p2 denom_b_5_fu_3105_p2 add_ln169_2_fu_3129_p2 denom_a_7_fu_3143_p2 denom_b_7_fu_3157_p2 add_ln169_3_fu_3201_p2 denom_a_9_fu_3171_p2 denom_b_9_fu_3213_p2 add_ln169_4_fu_3234_p2 denom_a_11_fu_3252_p2 denom_b_11_fu_3267_p2 add_ln169_5_fu_3294_p2 denom_a_13_fu_3308_p2 denom_b_13_fu_3321_p2 add_ln169_6_fu_3357_p2 denom_a_15_fu_3335_p2 denom_b_15_fu_3369_p2 add_ln169_7_fu_3390_p2 denom_a_17_fu_3404_p2 denom_b_17_fu_3415_p2 add_ln169_8_fu_3438_p2 denom_a_19_fu_3452_p2 denom_b_19_fu_3465_p2 add_ln169_9_fu_3501_p2 denom_a_21_fu_3479_p2 denom_b_21_fu_3513_p2 add_ln169_10_fu_3534_p2 denom_a_23_fu_3548_p2 denom_b_23_fu_3559_p2 add_ln169_11_fu_3582_p2 denom_a_25_fu_3596_p2 denom_b_25_fu_3609_p2 add_ln169_12_fu_3645_p2 denom_a_27_fu_3623_p2 denom_b_27_fu_3664_p2 add_ln169_13_fu_3689_p2 denom_a_29_fu_3703_p2 denom_b_29_fu_3716_p2 add_ln169_14_fu_3739_p2 denom_a_31_fu_3753_p2 denom_b_31_fu_3766_p2 add_ln169_15_fu_3802_p2 denom_a_33_fu_3780_p2 denom_b_33_fu_3814_p2 add_ln169_16_fu_3835_p2 denom_a_35_fu_3849_p2 denom_b_35_fu_3860_p2 add_ln169_17_fu_3883_p2 denom_a_37_fu_3897_p2 denom_b_37_fu_3910_p2 add_ln169_18_fu_3946_p2 denom_a_39_fu_3924_p2 denom_b_39_fu_3958_p2 add_ln169_19_fu_3979_p2 denom_a_41_fu_3993_p2 denom_b_41_fu_4004_p2 add_ln169_20_fu_4027_p2 denom_a_43_fu_4041_p2 denom_b_43_fu_4054_p2 add_ln169_21_fu_4090_p2 denom_a_45_fu_4068_p2 denom_b_45_fu_4102_p2 add_ln169_22_fu_4123_p2 denom_a_47_fu_4137_p2 denom_b_47_fu_4148_p2 add_ln169_23_fu_4171_p2 denom_a_49_fu_4185_p2 denom_b_49_fu_4198_p2 add_ln169_24_fu_4234_p2 denom_a_51_fu_4212_p2 denom_b_51_fu_4246_p2 add_ln169_25_fu_4267_p2 denom_a_53_fu_4281_p2 denom_b_53_fu_4292_p2 add_ln169_26_fu_4315_p2 denom_a_55_fu_4329_p2 denom_b_55_fu_4342_p2 add_ln169_27_fu_4378_p2 denom_a_57_fu_4356_p2 denom_b_57_fu_4390_p2 add_ln169_28_fu_4411_p2 denom_a_59_fu_4429_p2 denom_b_59_fu_4444_p2 add_ln169_29_fu_4471_p2 denom_a_61_fu_4485_p2 denom_b_61_fu_4498_p2 add_ln169_30_fu_4534_p2 denom_a_63_fu_4512_p2 denom_b_63_fu_4546_p2 add_ln169_31_fu_4567_p2 denom_a_65_fu_4581_p2 denom_b_65_fu_4592_p2 add_ln169_32_fu_4615_p2 denom_a_67_fu_4629_p2 denom_b_67_fu_4642_p2 add_ln169_33_fu_4678_p2 denom_a_69_fu_4656_p2 denom_b_69_fu_4690_p2 add_ln169_34_fu_4711_p2 denom_a_71_fu_4725_p2 denom_b_71_fu_4736_p2 add_ln169_35_fu_4759_p2 denom_a_73_fu_4773_p2 denom_b_73_fu_4786_p2 add_ln169_36_fu_4822_p2 denom_a_75_fu_4800_p2 denom_b_75_fu_4834_p2 add_ln169_37_fu_4855_p2 denom_a_77_fu_4869_p2 denom_b_77_fu_4880_p2 add_ln169_38_fu_4903_p2 denom_a_79_fu_4917_p2 denom_b_79_fu_4930_p2 add_ln169_39_fu_4953_p2 denom_a_81_fu_4965_p2 denom_b_81_fu_4976_p2 add_ln169_40_fu_4997_p2 denom_a_83_fu_5011_p2 denom_b_83_fu_5024_p2 add_ln169_41_fu_5047_p2 denom_a_85_fu_5061_p2 denom_b_85_fu_5074_p2 add_ln169_42_fu_5097_p2 denom_a_87_fu_5109_p2 denom_b_87_fu_5120_p2 add_ln169_43_fu_5141_p2 denom_a_89_fu_5155_p2 denom_b_89_fu_5168_p2 add_ln169_44_fu_5191_p2 denom_a_91_fu_5205_p2 denom_b_91_fu_5218_p2 add_ln169_45_fu_5241_p2 denom_a_93_fu_5253_p2 denom_b_93_fu_5264_p2 add_ln169_46_fu_5285_p2 denom_a_95_fu_5299_p2 denom_b_95_fu_5312_p2 add_ln169_47_fu_5335_p2 denom_a_97_fu_5349_p2 denom_b_97_fu_5362_p2 add_ln169_48_fu_5385_p2 denom_a_99_fu_5397_p2 denom_b_99_fu_5408_p2 add_ln169_49_fu_5429_p2 denom_a_101_fu_5443_p2 denom_b_101_fu_5456_p2 add_ln169_50_fu_5479_p2 denom_a_103_fu_5493_p2 denom_b_103_fu_5506_p2 add_ln169_51_fu_5529_p2 denom_a_105_fu_5541_p2 denom_b_105_fu_5552_p2 add_ln169_52_fu_5573_p2 denom_a_107_fu_5587_p2 denom_b_107_fu_5600_p2 add_ln169_53_fu_5623_p2 denom_a_109_fu_5637_p2 denom_b_109_fu_5650_p2 add_ln169_54_fu_5673_p2 denom_a_111_fu_5685_p2 denom_b_111_fu_5696_p2 add_ln169_55_fu_5717_p2 denom_a_113_fu_5731_p2 denom_b_113_fu_5744_p2 add_ln169_56_fu_5767_p2 denom_a_115_fu_5781_p2 denom_b_115_fu_5794_p2 add_ln169_57_fu_5817_p2 denom_a_117_fu_5829_p2 denom_b_117_fu_5840_p2 add_ln169_58_fu_5861_p2 denom_a_119_fu_5875_p2 denom_b_119_fu_5888_p2 add_ln169_59_fu_5911_p2 denom_a_121_fu_5925_p2 denom_b_121_fu_5938_p2 add_ln169_60_fu_5961_p2 denom_a_123_fu_5973_p2 denom_b_123_fu_5984_p2 add_ln169_61_fu_6014_p2 denom_a_125_fu_6032_p2 denom_b_125_fu_6049_p2 add_ln848_fu_6090_p2 add_ln849_fu_6125_p2 add_ln850_fu_6160_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>hdv_engine_Pipeline_VITIS_LOOP_273_1</Name>
            <Loops>
                <VITIS_LOOP_273_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_273_1>
                        <Name>VITIS_LOOP_273_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_273_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>22</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>hdv_engine_Pipeline_VITIS_LOOP_281_2</Name>
            <Loops>
                <VITIS_LOOP_281_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>0.975</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_281_2>
                        <Name>VITIS_LOOP_281_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>15.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_281_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>45</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_fu_60_p2" SOURCE="./../src/hw/hls_xilinx/main.cpp:281" URAM="0" VARIABLE="add_ln281"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hdv_engine_Pipeline_VITIS_LOOP_899_7</Name>
            <Loops>
                <VITIS_LOOP_899_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>87</Best-caseLatency>
                    <Average-caseLatency>87</Average-caseLatency>
                    <Worst-caseLatency>87</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.435 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.435 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.435 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>87</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_899_7>
                        <Name>VITIS_LOOP_899_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>3</TripCount>
                        <Latency>85</Latency>
                        <AbsoluteTimeLatency>0.425 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>76</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_899_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10043</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>10102</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln899_fu_375_p2" SOURCE="./../src/hw/hls_xilinx/main.cpp:899" URAM="0" VARIABLE="add_ln899"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_15ns_47_1_1_U17" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:309" URAM="0" VARIABLE="mul_ln309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_fu_414_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="add_ln286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_fu_488_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_1_fu_570_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_2_fu_845_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_3_fu_927_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_4_fu_1009_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_5_fu_1323_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_6_fu_1405_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_7_fu_1487_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_8_fu_1801_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_9_fu_1883_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_10_fu_1965_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_11_fu_2302_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_12_fu_2384_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_13_fu_2683_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_14_fu_2744_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="add" PRAGMA="" RTLNAME="res_I_30_fu_2945_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:363" URAM="0" VARIABLE="res_I_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_1_fu_609_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="add_ln286_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_15_fu_683_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_16_fu_765_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_17_fu_1084_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_18_fu_1166_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_19_fu_1248_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_20_fu_1562_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_21_fu_1644_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_22_fu_1726_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_23_fu_2040_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_24_fu_2122_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_25_fu_2204_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_26_fu_2517_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_27_fu_2599_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_28_fu_2822_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_29_fu_2883_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286" URAM="0" VARIABLE="sub_ln286_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="add" PRAGMA="" RTLNAME="res_I_62_fu_2956_p2" SOURCE="C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:363" URAM="0" VARIABLE="res_I_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_899_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17ns_17ns_34_1_1_U21" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:309" URAM="0" VARIABLE="mul_ln309_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hdv_engine_Pipeline_VITIS_LOOP_912_8</Name>
            <Loops>
                <VITIS_LOOP_912_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.275</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_912_8>
                        <Name>VITIS_LOOP_912_8</Name>
                        <Slack>3.65</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>15.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_912_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>143</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_912_8" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_81_p2" SOURCE="./../src/hw/hls_xilinx/main.cpp:912" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hdv_engine_Pipeline_VITIS_LOOP_494_4</Name>
            <Loops>
                <VITIS_LOOP_494_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.443</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_494_4>
                        <Name>VITIS_LOOP_494_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>10.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_494_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3577</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="state_2_fu_1584_p2" SOURCE="./../src/hw/hls_xilinx/main.cpp:494" URAM="0" VARIABLE="state_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_fu_2372_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_1_fu_2388_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_2_fu_2404_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_3_fu_2420_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_4_fu_2436_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_5_fu_2452_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_6_fu_2468_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_7_fu_2484_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_8_fu_2500_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_9_fu_2516_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_10_fu_2532_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_11_fu_2548_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_12_fu_2564_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_13_fu_2580_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_14_fu_2596_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_15_fu_2612_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_16_fu_2628_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_17_fu_2644_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_18_fu_2660_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_19_fu_2676_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_20_fu_2692_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_21_fu_2708_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_22_fu_2724_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_23_fu_2740_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_24_fu_2756_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_25_fu_2772_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_26_fu_2788_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_27_fu_2804_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_28_fu_2820_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_29_fu_2836_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_30_fu_2852_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_31_fu_2868_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_32_fu_2884_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_33_fu_2900_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_34_fu_2916_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_35_fu_2932_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_36_fu_2948_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_37_fu_2964_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_38_fu_2980_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_39_fu_2996_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_40_fu_3012_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_41_fu_3028_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_42_fu_3044_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_43_fu_3060_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_44_fu_3076_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_45_fu_3092_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_46_fu_3108_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_47_fu_3124_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_48_fu_3140_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_49_fu_3156_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_50_fu_3172_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_51_fu_3188_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_52_fu_3204_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_53_fu_3220_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_54_fu_3236_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_55_fu_3252_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_56_fu_3268_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_57_fu_3284_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_58_fu_3300_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_59_fu_3316_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_60_fu_3332_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_61_fu_3348_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_62_fu_3364_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_494_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_63_fu_3380_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472" URAM="0" VARIABLE="add_ln472_63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hdv_engine</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>13390</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>20445</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_3013_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_3_fu_3031_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_3_fu_3049_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_1_fu_3077_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_5_fu_3091_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_5_fu_3105_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_2_fu_3129_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_7_fu_3143_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_7_fu_3157_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_3_fu_3201_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_9_fu_3171_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_9_fu_3213_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_4_fu_3234_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_11_fu_3252_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_11_fu_3267_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_5_fu_3294_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_13_fu_3308_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_13_fu_3321_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_6_fu_3357_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_15_fu_3335_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_15_fu_3369_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_7_fu_3390_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_17_fu_3404_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_17_fu_3415_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_8_fu_3438_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_19_fu_3452_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_19_fu_3465_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_9_fu_3501_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_21_fu_3479_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_21_fu_3513_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_10_fu_3534_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_23_fu_3548_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_23_fu_3559_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_11_fu_3582_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_25_fu_3596_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_25_fu_3609_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_12_fu_3645_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_27_fu_3623_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_27_fu_3664_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_13_fu_3689_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_29_fu_3703_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_29_fu_3716_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_14_fu_3739_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_31_fu_3753_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_31_fu_3766_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_15_fu_3802_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_33_fu_3780_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_33_fu_3814_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_16_fu_3835_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_35_fu_3849_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_35_fu_3860_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_17_fu_3883_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_37_fu_3897_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_37_fu_3910_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_18_fu_3946_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_39_fu_3924_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_39_fu_3958_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_19_fu_3979_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_41_fu_3993_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_41_fu_4004_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_20_fu_4027_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_43_fu_4041_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_43_fu_4054_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_21_fu_4090_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_45_fu_4068_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_45_fu_4102_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_22_fu_4123_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_47_fu_4137_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_47_fu_4148_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_23_fu_4171_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_49_fu_4185_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_49_fu_4198_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_24_fu_4234_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_51_fu_4212_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_51_fu_4246_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_25_fu_4267_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_53_fu_4281_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_53_fu_4292_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_26_fu_4315_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_55_fu_4329_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_55_fu_4342_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_27_fu_4378_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_57_fu_4356_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_57_fu_4390_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_28_fu_4411_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_59_fu_4429_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_59_fu_4444_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_29_fu_4471_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_61_fu_4485_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_61_fu_4498_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_30_fu_4534_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_63_fu_4512_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_63_fu_4546_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_31_fu_4567_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_65_fu_4581_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_65_fu_4592_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_32_fu_4615_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_67_fu_4629_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_67_fu_4642_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_33_fu_4678_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_69_fu_4656_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_69_fu_4690_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_34_fu_4711_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_71_fu_4725_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_71_fu_4736_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_35_fu_4759_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_73_fu_4773_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_73_fu_4786_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_36_fu_4822_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_75_fu_4800_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_75_fu_4834_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_37_fu_4855_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_77_fu_4869_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_77_fu_4880_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_38_fu_4903_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_79_fu_4917_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_79_fu_4930_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_39_fu_4953_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_81_fu_4965_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_81_fu_4976_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_40_fu_4997_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_83_fu_5011_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_83_fu_5024_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_41_fu_5047_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_85_fu_5061_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_85_fu_5074_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_42_fu_5097_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_87_fu_5109_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_87_fu_5120_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_43_fu_5141_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_89_fu_5155_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_89_fu_5168_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_44_fu_5191_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_91_fu_5205_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_91_fu_5218_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_45_fu_5241_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_93_fu_5253_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_93_fu_5264_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_46_fu_5285_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_95_fu_5299_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_95_fu_5312_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_47_fu_5335_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_97_fu_5349_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_97_fu_5362_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_48_fu_5385_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_99_fu_5397_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_99_fu_5408_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_49_fu_5429_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_101_fu_5443_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_101_fu_5456_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_50_fu_5479_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_103_fu_5493_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_103_fu_5506_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_51_fu_5529_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_105_fu_5541_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_105_fu_5552_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_52_fu_5573_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_107_fu_5587_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_107_fu_5600_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_53_fu_5623_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_109_fu_5637_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_109_fu_5650_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_54_fu_5673_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_111_fu_5685_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_111_fu_5696_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_55_fu_5717_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_113_fu_5731_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_113_fu_5744_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_56_fu_5767_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_115_fu_5781_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_115_fu_5794_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_57_fu_5817_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_117_fu_5829_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_117_fu_5840_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_58_fu_5861_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_119_fu_5875_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_119_fu_5888_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_59_fu_5911_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_121_fu_5925_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_121_fu_5938_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_60_fu_5961_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_123_fu_5973_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_123_fu_5984_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_61_fu_6014_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:169" URAM="0" VARIABLE="add_ln169_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_a_125_fu_6032_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:175" URAM="0" VARIABLE="denom_a_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="denom_b_125_fu_6049_p2" SOURCE="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:179" URAM="0" VARIABLE="denom_b_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln848_fu_6090_p2" SOURCE="./../src/hw/hls_xilinx/main.cpp:848" URAM="0" VARIABLE="add_ln848"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln849_fu_6125_p2" SOURCE="./../src/hw/hls_xilinx/main.cpp:849" URAM="0" VARIABLE="add_ln849"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln850_fu_6160_p2" SOURCE="./../src/hw/hls_xilinx/main.cpp:850" URAM="0" VARIABLE="add_ln850"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="nrst_i" index="0" direction="in" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="nrst_i" name="nrst_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="op_mode_i" index="1" direction="in" srcType="" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="op_mode_i" name="op_mode_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="frame_in" index="2" direction="in" srcType="" srcSize="48">
            <hwRefs>
                <hwRef type="port" interface="frame_in" name="frame_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sdata_i" index="3" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="56">
            <hwRefs>
                <hwRef type="interface" interface="sdata_i" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="chv_i" index="4" direction="in" srcType="&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="chv_i" name="chv_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bhv_i" index="5" direction="in" srcType="&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="bhv_i" name="bhv_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lhv_i" index="6" direction="in" srcType="&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="lhv_i" name="lhv_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pred_class_o" index="7" direction="out" srcType="*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="pred_class_o" name="pred_class_o" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="status_o" index="8" direction="out" srcType="*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="status_o" name="status_o" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">sdata_i</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="nrst_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="nrst_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>nrst_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="nrst_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="op_mode_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="op_mode_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>op_mode_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="op_mode_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frame_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="48">
            <portMaps>
                <portMap portMapName="frame_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>frame_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="frame_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sdata_i" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="sdata_i_">
            <ports>
                <port>sdata_i_TDATA</port>
                <port>sdata_i_TDEST</port>
                <port>sdata_i_TID</port>
                <port>sdata_i_TKEEP</port>
                <port>sdata_i_TLAST</port>
                <port>sdata_i_TREADY</port>
                <port>sdata_i_TSTRB</port>
                <port>sdata_i_TUSER</port>
                <port>sdata_i_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="sdata_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chv_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="chv_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>chv_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="chv_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bhv_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="bhv_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>bhv_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="bhv_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lhv_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="lhv_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>lhv_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="lhv_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pred_class_o" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="pred_class_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>pred_class_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="pred_class_o"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="status_o" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="status_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>status_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="status_o"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="sdata_i">in, both, 8, 1, 1, 1, 1, 1, 1, 1, 1</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="bhv_i">ap_none, in, 64</column>
                    <column name="chv_i">ap_none, in, 64</column>
                    <column name="frame_in">ap_none, in, 48</column>
                    <column name="lhv_i">ap_none, in, 64</column>
                    <column name="nrst_i">ap_none, in, 1</column>
                    <column name="op_mode_i">ap_none, in, 16</column>
                    <column name="pred_class_o">ap_none, out, 6</column>
                    <column name="status_o">ap_none, out, 5</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="nrst_i">in, bool&amp;</column>
                    <column name="op_mode_i">in, </column>
                    <column name="frame_in">in, </column>
                    <column name="sdata_i">in, stream&lt;hls::axis&lt;ap_uint&lt;8&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="chv_i">in, &amp;</column>
                    <column name="bhv_i">in, &amp;</column>
                    <column name="lhv_i">in, &amp;</column>
                    <column name="pred_class_o">out, pointer</column>
                    <column name="status_o">out, pointer</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="nrst_i">nrst_i, port</column>
                    <column name="op_mode_i">op_mode_i, port</column>
                    <column name="frame_in">frame_in, port</column>
                    <column name="sdata_i">sdata_i, interface</column>
                    <column name="chv_i">chv_i, port</column>
                    <column name="bhv_i">bhv_i, port</column>
                    <column name="lhv_i">lhv_i, port</column>
                    <column name="pred_class_o">pred_class_o, port</column>
                    <column name="status_o">status_o, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/../headers/sqrt_approx.hpp:46" status="valid" parentFunction="compute" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:12" status="valid" parentFunction="add" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:14" status="valid" parentFunction="add" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:20" status="valid" parentFunction="multiply" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:22" status="valid" parentFunction="multiply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:28" status="valid" parentFunction="xor_op" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:30" status="valid" parentFunction="xor_op" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:36" status="valid" parentFunction="xnor_op" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:38" status="valid" parentFunction="xnor_op" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:44" status="valid" parentFunction="or_op" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:46" status="valid" parentFunction="or_op" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:52" status="valid" parentFunction="nand_op" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/./../../lib/hdc_lib/operations.hpp:54" status="valid" parentFunction="nand_op" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:126" status="valid" parentFunction="similarity_phase1" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:133" status="valid" parentFunction="similarity_phase1" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:136" status="valid" parentFunction="similarity_phase1" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:280" status="valid" parentFunction="similarity_phase2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:368" status="valid" parentFunction="bind" variable="Binded_HV" isDirective="0" options="variable=Binded_HV complete"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:370" status="valid" parentFunction="bind" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:373" status="valid" parentFunction="bind" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:398" status="valid" parentFunction="permute" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:453" status="valid" parentFunction="bundle" variable="HV2" isDirective="0" options="variable=HV2 complete"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:455" status="valid" parentFunction="bundle" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:462" status="valid" parentFunction="bundle" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:465" status="valid" parentFunction="bundle" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:530" status="valid" parentFunction="clip" variable="clipped_HV" isDirective="0" options="variable=clipped_HV complete"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:534" status="valid" parentFunction="clip" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:550" status="valid" parentFunction="clip" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:608" status="valid" parentFunction="clip" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:628" status="valid" parentFunction="clip" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:665" status="valid" parentFunction="generate_basehvs" variable="baseVector" isDirective="0" options="variable=baseVector complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:717" status="valid" parentFunction="generate_levelhvs" variable="levelVector" isDirective="0" options="variable=levelVector complete"/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:853" status="valid" parentFunction="random_hv" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="./../src/hw/hls_xilinx/main.cpp:141" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="ap_none port = nrst_i"/>
        <Pragma type="interface" location="./../src/hw/hls_xilinx/main.cpp:144" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="axis port = sdata_i depth = 1"/>
        <Pragma type="interface" location="./../src/hw/hls_xilinx/main.cpp:151" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="ap_none port = chv_i"/>
        <Pragma type="interface" location="./../src/hw/hls_xilinx/main.cpp:154" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="ap_none port = bhv_i"/>
        <Pragma type="interface" location="./../src/hw/hls_xilinx/main.cpp:157" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="ap_none port = lhv_i"/>
        <Pragma type="interface" location="./../src/hw/hls_xilinx/main.cpp:168" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="ap_none port = pred_class_o"/>
        <Pragma type="aggregate" location="./../src/hw/hls_xilinx/main.cpp:169" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="compact=bit variable = pred_class_o"/>
        <Pragma type="interface" location="./../src/hw/hls_xilinx/main.cpp:189" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="ap_none port = status_o"/>
        <Pragma type="aggregate" location="./../src/hw/hls_xilinx/main.cpp:190" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="compact=bit variable = status_o"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:247" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _bhv_i complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:248" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _lhv_i complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:249" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _chv_i complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:250" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _bhv complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:251" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _lhv complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:252" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _chv complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:253" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = _n_gram_idx complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:254" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = BundledHV complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:255" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = Clipped_BundledHV complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:256" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = Encoded_HV complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:257" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = similarity_classes complete"/>
        <Pragma type="array_partition" location="./../src/hw/hls_xilinx/main.cpp:258" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = Binded_Features complete"/>
        <Pragma type="dependence" location="./../src/hw/hls_xilinx/main.cpp:259" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = BundledHV type=inter distance=1 true"/>
        <Pragma type="dependence" location="./../src/hw/hls_xilinx/main.cpp:260" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = Clipped_BundledHV type=inter distance=1 true"/>
        <Pragma type="dependence" location="./../src/hw/hls_xilinx/main.cpp:261" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = similarity_classes type=inter distance=16 true"/>
        <Pragma type="dependence" location="./../src/hw/hls_xilinx/main.cpp:262" status="warning" parentFunction="hdv_engine" variable="" isDirective="0" options="variable = similarity_max type=inter distance=16 true">
            <Msg msg_id="214-199" msg_severity="WARNING" msg_body="Ignoring dependence pragma on local scalar variable 'similarity_max'."/>
        </Pragma>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:265" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:269" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:298" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:349" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:476" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/main.cpp:490" status="warning" parentFunction="hdv_engine" variable="" isDirective="0" options="">
            <Msg msg_id="207-5575" msg_severity="WARNING" msg_body="'#pragma HLS unroll' can only be applied inside loop body"/>
        </Pragma>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:493" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="pipeline" location="./../src/hw/hls_xilinx/main.cpp:496" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="II = 5"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:503" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:537" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:612" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:624" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/main.cpp:628" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:655" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:717" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:791" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="./../src/hw/hls_xilinx/main.cpp:794" status="warning" parentFunction="hdv_engine" variable="" isDirective="0" options="">
            <Msg msg_id="207-5575" msg_severity="WARNING" msg_body="'#pragma HLS unroll' can only be applied inside loop body"/>
        </Pragma>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:798" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="pipeline" location="./../src/hw/hls_xilinx/main.cpp:818" status="warning" parentFunction="hdv_engine" variable="" isDirective="0" options="II=5">
            <Msg msg_id="207-5564" msg_severity="WARNING" msg_body="Only for/while/do loop or function body support the pipeline pragma"/>
        </Pragma>
        <Pragma type="inline" location="./../src/hw/hls_xilinx/main.cpp:891" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="recursive"/>
        <Pragma type="pipeline" location="./../src/hw/hls_xilinx/main.cpp:901" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="II=3"/>
        <Pragma type="pipeline" location="./../src/hw/hls_xilinx/main.cpp:914" status="valid" parentFunction="hdv_engine" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="hdv_engine" options="dim=1 type=cyclic factor=13 variable=_bhv_i359" pragmaLocId="./../src/hw/hls_xilinx/main.cpp:0:1" srcPragmaType="pipeline" srcPragmaLoc="./../src/hw/hls_xilinx/main.cpp:496" srcPragmaSource="pragma" srcIsDirective="0" variable="_bhv_i359" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="hdv_engine" options="dim=1 type=cyclic factor=13 variable=_lhv_i360" pragmaLocId="./../src/hw/hls_xilinx/main.cpp:0:2" srcPragmaType="pipeline" srcPragmaLoc="./../src/hw/hls_xilinx/main.cpp:496" srcPragmaSource="pragma" srcIsDirective="0" variable="_lhv_i360" varLoc=""/>
    </AutoPragmaReport>
</profile>

