##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock:R vs. Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock                 | Frequency: 89.07 MHz  | Target: 12.00 MHz  | 
Clock: Clock_Millis          | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Millis(routed)  | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK             | Frequency: 43.79 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock         Clock          83333.3          72106       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          18828       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
RC_Ch1(0)_PAD  26958         CyBUS_CLK:R       
RC_Ch2(0)_PAD  27144         CyBUS_CLK:R       
RC_Ch3(0)_PAD  24769         CyBUS_CLK:R       
RC_Ch4(0)_PAD  24641         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name                  Clock to Out  Clock Name:Phase  
-------------------------  ------------  ----------------  
Motor_A_Output_In1(0)_PAD  24369         Clock:R           
Motor_A_Output_In2(0)_PAD  24503         Clock:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 89.07 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  72106  RISE       1
\Motor_A_PWM:PWMUDB:status_2\/main_1          macrocell1      2769   5059  72106  RISE       1
\Motor_A_PWM:PWMUDB:status_2\/q               macrocell1      3350   8409  72106  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 43.79 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18608
-------------------------------------   ----- 
End-of-path arrival time (ps)           18608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_1                     macrocell10      2803   4013  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10      3350   7363  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8    2816  10178  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell8    5130  15308  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell9       0  15308  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell9    3300  18608  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell10      0  18608  18828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18608
-------------------------------------   ----- 
End-of-path arrival time (ps)           18608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_1                     macrocell10      2803   4013  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10      3350   7363  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8    2816  10178  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell8    5130  15308  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell9       0  15308  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell9    3300  18608  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell10      0  18608  18828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1


5.2::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  72106  RISE       1
\Motor_A_PWM:PWMUDB:status_2\/main_1          macrocell1      2769   5059  72106  RISE       1
\Motor_A_PWM:PWMUDB:status_2\/q               macrocell1      3350   8409  72106  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18608
-------------------------------------   ----- 
End-of-path arrival time (ps)           18608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_1                     macrocell10      2803   4013  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10      3350   7363  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8    2816  10178  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell8    5130  15308  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell9       0  15308  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell9    3300  18608  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell10      0  18608  18828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18853p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18584
-------------------------------------   ----- 
End-of-path arrival time (ps)           18584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2792   4002  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7352  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   2802  10154  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell5   5130  15284  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell6      0  15284  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell6   3300  18584  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell7      0  18584  18853  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18455
-------------------------------------   ----- 
End-of-path arrival time (ps)           18455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      2649   3859  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   7209  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   2816  10025  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell11   5130  15155  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell12      0  15155  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell12   3300  18455  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell13      0  18455  18982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 19024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18413
-------------------------------------   ----- 
End-of-path arrival time (ps)           18413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      2701   3911  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7261  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2722   9983  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  15113  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  15113  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  18413  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  18413  19024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22128p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15308
-------------------------------------   ----- 
End-of-path arrival time (ps)           15308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_1                     macrocell10     2803   4013  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7363  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8   2816  10178  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell8   5130  15308  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell9      0  15308  22128  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15284
-------------------------------------   ----- 
End-of-path arrival time (ps)           15284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2792   4002  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7352  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   2802  10154  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell5   5130  15284  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell6      0  15284  22153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15155
-------------------------------------   ----- 
End-of-path arrival time (ps)           15155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      2649   3859  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   7209  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   2816  10025  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell11   5130  15155  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell12      0  15155  22282  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22324p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15113
-------------------------------------   ----- 
End-of-path arrival time (ps)           15113
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      2701   3911  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7261  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2722   9983  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  15113  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  15113  22324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11069
-------------------------------------   ----- 
End-of-path arrival time (ps)           11069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_1                     macrocell10      2803   4013  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10      3350   7363  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell10   3706  11069  24538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10988
-------------------------------------   ----- 
End-of-path arrival time (ps)           10988
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2792   4002  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7352  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell7   3636  10988  24619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10915
-------------------------------------   ----- 
End-of-path arrival time (ps)           10915
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      2649   3859  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   7209  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell13   3706  10915  24692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24710p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10897
-------------------------------------   ----- 
End-of-path arrival time (ps)           10897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      2701   3911  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7261  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell4   3635  10897  24710  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25428p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_1                     macrocell10     2803   4013  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7363  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8   2816  10178  25428  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25433p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10173
-------------------------------------   ----- 
End-of-path arrival time (ps)           10173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_1                     macrocell10     2803   4013  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7363  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell9   2811  10173  25433  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25453p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10154
-------------------------------------   ----- 
End-of-path arrival time (ps)           10154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2792   4002  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7352  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   2802  10154  25453  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25482p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10124
-------------------------------------   ----- 
End-of-path arrival time (ps)           10124
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2792   4002  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7352  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell6   2773  10124  25482  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25582p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10025
-------------------------------------   ----- 
End-of-path arrival time (ps)           10025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      2649   3859  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   7209  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   2816  10025  25582  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25587p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10020
-------------------------------------   ----- 
End-of-path arrival time (ps)           10020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      2649   3859  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   7209  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell12   2811  10020  25587  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9983
-------------------------------------   ---- 
End-of-path arrival time (ps)           9983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      2701   3911  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7261  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2722   9983  25624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9978
-------------------------------------   ---- 
End-of-path arrival time (ps)           9978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      2701   3911  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7261  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell3   2717   9978  25628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26627p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14540
-------------------------------------   ----- 
End-of-path arrival time (ps)           14540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:status_tc\/main_2         macrocell6      3606   8316  26627  RISE       1
\RC_Ch2_Timer:TimerUDB:status_tc\/q              macrocell6      3350  11666  26627  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2874  14540  26627  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14475
-------------------------------------   ----- 
End-of-path arrival time (ps)           14475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell8     760    760  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell9       0    760  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell9    1210   1970  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell10      0   1970  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell10   2740   4710  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:status_tc\/main_2         macrocell9       3517   8227  26692  RISE       1
\RC_Ch4_Timer:TimerUDB:status_tc\/q              macrocell9       3350  11577  26692  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell4     2897  14475  26692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14469
-------------------------------------   ----- 
End-of-path arrival time (ps)           14469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:status_tc\/main_2         macrocell3      3542   8252  26697  RISE       1
\RC_Ch1_Timer:TimerUDB:status_tc\/q              macrocell3      3350  11602  26697  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2868  14469  26697  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 26887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    2649   3859  26887  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   7209  26887  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_2             macrocell40    4061  11270  26887  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell40         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    2649   3859  26887  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   7209  26887  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_2                macrocell42    4061  11270  26887  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell42         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : MODIN8_1/main_0
Capture Clock  : MODIN8_1/clock_0
Path slack     : 26918p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11238
-------------------------------------   ----- 
End-of-path arrival time (ps)           11238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell8     2803   4013  26918  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7363  26918  RISE       1
MODIN8_1/main_0                                             macrocell34    3875  11238  26918  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26918p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11238
-------------------------------------   ----- 
End-of-path arrival time (ps)           11238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell8     2803   4013  26918  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7363  26918  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_0                macrocell36    3875  11238  26918  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell36         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 26970p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11187
-------------------------------------   ----- 
End-of-path arrival time (ps)           11187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5     2792   4002  26970  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5     3350   7352  26970  RISE       1
MODIN5_1/main_0                                             macrocell28    3835  11187  26970  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26970p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11187
-------------------------------------   ----- 
End-of-path arrival time (ps)           11187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5     2792   4002  26970  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5     3350   7352  26970  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_0                macrocell30    3835  11187  26970  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell30         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27003p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11      2649   3859  26887  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   7209  26887  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell13   4324  11534  27003  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 27095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11062
-------------------------------------   ----- 
End-of-path arrival time (ps)           11062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     2701   3911  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   7261  27095  RISE       1
MODIN2_0/main_0                                             macrocell23    3801  11062  27095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 27120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11037
-------------------------------------   ----- 
End-of-path arrival time (ps)           11037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     2701   3911  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   7261  27095  RISE       1
MODIN2_1/main_0                                             macrocell22    3775  11037  27120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11037
-------------------------------------   ----- 
End-of-path arrival time (ps)           11037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     2701   3911  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   7261  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_0                macrocell24    3775  11037  27120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell24         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 27170p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10987
-------------------------------------   ----- 
End-of-path arrival time (ps)           10987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5     2792   4002  26970  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5     3350   7352  26970  RISE       1
MODIN5_0/main_0                                             macrocell29    3635  10987  27170  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27177p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11359
-------------------------------------   ----- 
End-of-path arrival time (ps)           11359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell8       2803   4013  26918  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8       3350   7363  26918  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell10   3996  11359  27177  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8350
-------------------------------------   ---- 
End-of-path arrival time (ps)           8350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3640   8350  27256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8349
-------------------------------------   ---- 
End-of-path arrival time (ps)           8349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell6   3639   8349  27258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27290p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13877
-------------------------------------   ----- 
End-of-path arrival time (ps)           13877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell11    760    760  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell12      0    760  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell12   1210   1970  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell13      0   1970  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell13   2740   4710  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:status_tc\/main_2         macrocell12      3505   8215  27290  RISE       1
\RC_Ch3_Timer:TimerUDB:status_tc\/q              macrocell12      3350  11565  27290  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2312  13877  27290  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27353p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8253
-------------------------------------   ---- 
End-of-path arrival time (ps)           8253
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    3543   8253  27353  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8253
-------------------------------------   ---- 
End-of-path arrival time (ps)           8253
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell9    3543   8253  27354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27356p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8251
-------------------------------------   ---- 
End-of-path arrival time (ps)           8251
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell11   3541   8251  27356  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell12   3540   8250  27357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27362p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11174
-------------------------------------   ----- 
End-of-path arrival time (ps)           11174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5      2792   4002  26970  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5      3350   7352  26970  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell7   3823  11174  27362  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27369p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8238
-------------------------------------   ---- 
End-of-path arrival time (ps)           8238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell3   3528   8238  27369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27369p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8238
-------------------------------------   ---- 
End-of-path arrival time (ps)           8238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3528   8238  27369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27651p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10886
-------------------------------------   ----- 
End-of-path arrival time (ps)           10886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      2701   3911  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7261  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell4   3624  10886  27651  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 27659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10497
-------------------------------------   ----- 
End-of-path arrival time (ps)           10497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    2649   3859  26887  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   7209  26887  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_2             macrocell41    3288  10497  27659  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell41         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : MODIN8_0/main_0
Capture Clock  : MODIN8_0/clock_0
Path slack     : 27834p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10323
-------------------------------------   ----- 
End-of-path arrival time (ps)           10323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell8     2803   4013  26918  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7363  26918  RISE       1
MODIN8_0/main_0                                             macrocell35    2960  10323  27834  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10639
-------------------------------------   ----- 
End-of-path arrival time (ps)           10639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11      2649   3859  26887  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   7209  26887  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell12   3430  10639  27898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10639
-------------------------------------   ----- 
End-of-path arrival time (ps)           10639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11      2649   3859  26887  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   7209  26887  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell11   3430  10639  27898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 28072p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10465
-------------------------------------   ----- 
End-of-path arrival time (ps)           10465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell8      2803   4013  26918  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7363  26918  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell9   3102  10465  28072  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 28072p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell8      2803   4013  26918  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7363  26918  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell8   3102  10464  28072  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20656  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell7   2536   7246  28360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 28399p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10138
-------------------------------------   ----- 
End-of-path arrival time (ps)           10138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5      2792   4002  26970  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5      3350   7352  26970  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell6   2786  10138  28399  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 28409p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5      2792   4002  26970  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5      3350   7352  26970  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell5   2776  10128  28409  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 28557p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9980
-------------------------------------   ---- 
End-of-path arrival time (ps)           9980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      2701   3911  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7261  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell2   2719   9980  28557  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 28569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9968
-------------------------------------   ---- 
End-of-path arrival time (ps)           9968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      2701   3911  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7261  27095  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell3   2707   9968  28569  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20769  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell4   2304   7014  28592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20753  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell10   2299   7009  28598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  20756  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell13   2299   7009  28598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 32645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  32645  RISE       1
MODIN2_1/main_4                                             macrocell22    4302   5512  32645  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  32645  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_4                macrocell24    4302   5512  32645  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 33197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  32645  RISE       1
MODIN2_0/main_4                                             macrocell23    3749   4959  33197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN8_1/main_3
Capture Clock  : MODIN8_1/clock_0
Path slack     : 33535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33535  RISE       1
MODIN8_1/main_3                                             macrocell34    3412   4622  33535  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33535  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_3                macrocell36    3412   4622  33535  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell36         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  33573  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_0             macrocell40    3374   4584  33573  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell40         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  33573  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_0                macrocell42    3374   4584  33573  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell42         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q       macrocell40   1250   1250  33680  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_3  macrocell41   3226   4476  33680  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell41         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : MODIN8_0/main_1
Capture Clock  : MODIN8_0/clock_0
Path slack     : 33689p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell34         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q       macrocell34   1250   1250  33689  RISE       1
MODIN8_0/main_1  macrocell35   3217   4467  33689  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : MODIN8_1/main_2
Capture Clock  : MODIN8_1/clock_0
Path slack     : 33693p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q       macrocell35   1250   1250  33693  RISE       1
MODIN8_1/main_2  macrocell34   3213   4463  33693  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33693p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q                                    macrocell35   1250   1250  33693  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_2  macrocell36   3213   4463  33693  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell36         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN8_1/main_4
Capture Clock  : MODIN8_1/clock_0
Path slack     : 33702p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33702  RISE       1
MODIN8_1/main_4                                             macrocell34    3245   4455  33702  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33702p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33702  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_4                macrocell36    3245   4455  33702  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell36         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33704p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q       macrocell41   1250   1250  33704  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_4  macrocell40   3203   4453  33704  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell40         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33704p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q    macrocell41   1250   1250  33704  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_4  macrocell42   3203   4453  33704  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell42         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  33758  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_1             macrocell40    3189   4399  33758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell40         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  33758  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_1                macrocell42    3189   4399  33758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell42         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 33821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33821  RISE       1
MODIN2_1/main_3                                             macrocell22    3126   4336  33821  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33821  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_3                macrocell24    3126   4336  33821  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell24         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 33823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33821  RISE       1
MODIN2_0/main_3                                             macrocell23    3124   4334  33823  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 33875p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  33875  RISE       1
MODIN5_1/main_4                                             macrocell28    3072   4282  33875  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33875p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  33875  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_4                macrocell30    3072   4282  33875  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell30         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 33876p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33876  RISE       1
MODIN5_1/main_3                                             macrocell28    3071   4281  33876  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33876p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33876  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_3                macrocell30    3071   4281  33876  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell30         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN5_0/main_4
Capture Clock  : MODIN5_0/clock_0
Path slack     : 33883p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  33875  RISE       1
MODIN5_0/main_4                                             macrocell29    3063   4273  33883  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 33885p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33876  RISE       1
MODIN5_0/main_3                                             macrocell29    3061   4271  33885  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34144p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell38    2803   4013  34144  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell38         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34144p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  18828  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell37    2803   4013  34144  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell37         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4003
-------------------------------------   ---- 
End-of-path arrival time (ps)           4003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell32    2793   4003  34154  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell32         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4002
-------------------------------------   ---- 
End-of-path arrival time (ps)           4002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18853  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell31    2792   4002  34155  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell31         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell26    2714   3924  34233  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell26         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3911
-------------------------------------   ---- 
End-of-path arrival time (ps)           3911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19024  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell25    2701   3911  34245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell25         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell43    2649   3859  34298  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell43         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  18982  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell44    2641   3851  34306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell44         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN8_0/main_3
Capture Clock  : MODIN8_0/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33535  RISE       1
MODIN8_0/main_3                                             macrocell35    2640   3850  34306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell22   1250   1250  34308  RISE       1
MODIN2_0/main_1  macrocell23   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q             macrocell27   1250   1250  27126  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell32   2596   3846  34311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell32         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q             macrocell27   1250   1250  27126  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell31   2595   3845  34311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell31         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell22   1250   1250  34308  RISE       1
MODIN2_1/main_1  macrocell22   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q                                    macrocell22   1250   1250  34308  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_1  macrocell24   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell24         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  33573  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_0             macrocell41    2631   3841  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell41         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell37    2631   3841  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell37         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  19003  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell43    2629   3839  34318  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell43         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell38    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell38         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  19020  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_2           macrocell31    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell31         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capture_last\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capture_last\/q             macrocell39   1250   1250  26915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell44   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell44         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capture_last\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capture_last\/q             macrocell39   1250   1250  26915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell43   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell43         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  19003  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell44    2617   3827  34329  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell44         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  19020  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_2           macrocell32    2616   3826  34331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell32         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell23   1250   1250  34331  RISE       1
MODIN2_1/main_2  macrocell22   2576   3826  34331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q                                    macrocell23   1250   1250  34331  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_2  macrocell24   2576   3826  34331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell24         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34332p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3825
-------------------------------------   ---- 
End-of-path arrival time (ps)           3825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell23   1250   1250  34331  RISE       1
MODIN2_0/main_2  macrocell23   2575   3825  34332  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell28   1250   1250  34374  RISE       1
MODIN5_0/main_1  macrocell29   2533   3783  34374  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q       macrocell29   1250   1250  34376  RISE       1
MODIN5_1/main_2  macrocell28   2531   3781  34376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q                                    macrocell29   1250   1250  34376  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_2  macrocell30   2531   3781  34376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell30         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q       macrocell29   1250   1250  34376  RISE       1
MODIN5_0/main_2  macrocell29   2530   3780  34376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell28   1250   1250  34374  RISE       1
MODIN5_1/main_1  macrocell28   2528   3778  34378  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q                                    macrocell28   1250   1250  34374  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_1  macrocell30   2528   3778  34378  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell30         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q             macrocell21   1250   1250  27235  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell26   2524   3774  34382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell26         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34385p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  19164  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_2           macrocell25    2561   3771  34385  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell25         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q             macrocell21   1250   1250  27235  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell25   2521   3771  34386  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell25         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3760
-------------------------------------   ---- 
End-of-path arrival time (ps)           3760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  19164  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_2           macrocell26    2550   3760  34397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell26         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34585p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q       macrocell40   1250   1250  33680  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_3  macrocell40   2321   3571  34585  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell40         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34585p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q    macrocell40   1250   1250  33680  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_3  macrocell42   2321   3571  34585  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell42         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q             macrocell33   1250   1250  27384  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell38   2307   3557  34599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell38         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/q       macrocell32   1250   1250  34603  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell32   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell32         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : MODIN8_1/main_1
Capture Clock  : MODIN8_1/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell34         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q       macrocell34   1250   1250  33689  RISE       1
MODIN8_1/main_1  macrocell34   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q                                    macrocell34   1250   1250  33689  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_1  macrocell36   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell36         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q             macrocell33   1250   1250  27384  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell37   2297   3547  34609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell37         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/q       macrocell37   1250   1250  19294  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell37   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell37         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell43         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/q       macrocell43   1250   1250  19294  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell43   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell43         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/q       macrocell31   1250   1250  19308  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell31   2296   3546  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell31         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : MODIN8_0/main_2
Capture Clock  : MODIN8_0/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q       macrocell35   1250   1250  33693  RISE       1
MODIN8_0/main_2  macrocell35   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/q       macrocell44   1250   1250  34613  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell44   2294   3544  34613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell44         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/q       macrocell38   1250   1250  34617  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell38   2290   3540  34617  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell38         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q       macrocell41   1250   1250  33704  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_4  macrocell41   2287   3537  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell41         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN8_0/main_4
Capture Clock  : MODIN8_0/clock_0
Path slack     : 34630p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3526
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33702  RISE       1
MODIN8_0/main_4                                             macrocell35    2316   3526  34630  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3518
-------------------------------------   ---- 
End-of-path arrival time (ps)           3518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  33758  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_1             macrocell41    2308   3518  34639  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell41         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell25         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/q       macrocell25   1250   1250  19441  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell25   2245   3495  34662  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell25         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/q       macrocell26   1250   1250  34680  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell26   2227   3477  34680  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell26         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37025p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/q         macrocell42    1250   1250  37025  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell5   2891   4141  37025  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/q         macrocell24    1250   1250  37604  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2313   3563  37604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/q         macrocell36    1250   1250  37604  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell4   2313   3563  37604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/q         macrocell30    1250   1250  37663  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2254   3504  37663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  72106  RISE       1
\Motor_A_PWM:PWMUDB:status_2\/main_1          macrocell1      2769   5059  72106  RISE       1
\Motor_A_PWM:PWMUDB:status_2\/q               macrocell1      3350   8409  72106  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72218p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  72106  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2765   5055  72218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:runmode_enable\/q
Path End       : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72945p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:runmode_enable\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:runmode_enable\/q        macrocell14     1250   1250  72945  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3078   4328  72945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_140/main_1
Capture Clock  : Net_140/clock_0
Path slack     : 74713p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74713  RISE       1
Net_140/main_1                              macrocell19     2600   5110  74713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_A_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_A_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74722p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74713  RISE       1
\Motor_A_PWM:PWMUDB:prevCompare1\/main_0    macrocell15     2591   5101  74722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:prevCompare1\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_A_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_A_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74722p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74713  RISE       1
\Motor_A_PWM:PWMUDB:status_0\/main_1        macrocell17     2591   5101  74722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:status_0\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 75509p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:runmode_enable\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  72945  RISE       1
Net_140/main_0                         macrocell19   3065   4315  75509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_156/main_0
Capture Clock  : Net_156/clock_0
Path slack     : 75635p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:runmode_enable\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  72945  RISE       1
Net_156/main_0                         macrocell20   2938   4188  75635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_156/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:status_0\/q
Path End       : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 76010p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:status_0\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:status_0\/q               macrocell17    1250   1250  76010  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   5573   6823  76010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:prevCompare2\/q
Path End       : \Motor_A_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Motor_A_PWM:PWMUDB:status_1\/clock_0
Path slack     : 76269p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:prevCompare2\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:prevCompare2\/q   macrocell16   1250   1250  76269  RISE       1
\Motor_A_PWM:PWMUDB:status_1\/main_0  macrocell18   2304   3554  76269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:status_1\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Motor_A_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_A_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76273p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:genblk1:ctrlreg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  76273  RISE       1
\Motor_A_PWM:PWMUDB:runmode_enable\/main_0      macrocell14    2340   3550  76273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:runmode_enable\/clock_0                macrocell14         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:prevCompare1\/q
Path End       : \Motor_A_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_A_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:prevCompare1\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:prevCompare1\/q   macrocell15   1250   1250  76279  RISE       1
\Motor_A_PWM:PWMUDB:status_0\/main_0  macrocell17   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:status_0\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:status_1\/q
Path End       : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79270p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:status_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:status_1\/q               macrocell18    1250   1250  79270  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2313   3563  79270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

