//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_89
.address_size 64

	// .globl	fp8_gemm_bf16_naive
// _ZZ19fp8_gemm_bf16_tiledE10input_tile has been demoted
// _ZZ19fp8_gemm_bf16_tiledE11weight_tile has been demoted
// _ZZ23fp8_gemm_bf16_with_biasE10input_tile has been demoted
// _ZZ23fp8_gemm_bf16_with_biasE11weight_tile has been demoted
// _ZZ23fp8_quantize_input_bf16E9row_scale has been demoted
.extern .shared .align 16 .b8 smem[];

.visible .entry fp8_gemm_bf16_naive(
	.param .u64 fp8_gemm_bf16_naive_param_0,
	.param .u64 fp8_gemm_bf16_naive_param_1,
	.param .u64 fp8_gemm_bf16_naive_param_2,
	.param .u64 fp8_gemm_bf16_naive_param_3,
	.param .u32 fp8_gemm_bf16_naive_param_4,
	.param .u32 fp8_gemm_bf16_naive_param_5,
	.param .u32 fp8_gemm_bf16_naive_param_6,
	.param .u8 fp8_gemm_bf16_naive_param_7
)
{
	.reg .pred 	%p<12>;
	.reg .b16 	%rs<40>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<18>;


	ld.param.s8 	%rs19, [fp8_gemm_bf16_naive_param_7];
	ld.param.u64 	%rd3, [fp8_gemm_bf16_naive_param_0];
	ld.param.u64 	%rd4, [fp8_gemm_bf16_naive_param_1];
	ld.param.u64 	%rd5, [fp8_gemm_bf16_naive_param_2];
	ld.param.u64 	%rd6, [fp8_gemm_bf16_naive_param_3];
	ld.param.u32 	%r9, [fp8_gemm_bf16_naive_param_4];
	ld.param.u32 	%r7, [fp8_gemm_bf16_naive_param_5];
	ld.param.u32 	%r8, [fp8_gemm_bf16_naive_param_6];
	mov.u32 	%r10, %ntid.y;
	mov.u32 	%r11, %ctaid.y;
	mov.u32 	%r12, %tid.y;
	mad.lo.s32 	%r1, %r11, %r10, %r12;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r2, %r14, %r13, %r15;
	setp.ge.s32 	%p1, %r1, %r9;
	setp.ge.s32 	%p2, %r2, %r7;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB0_14;

	setp.lt.s32 	%p4, %r8, 1;
	mov.f32 	%f13, 0f00000000;
	@%p4 bra 	$L__BB0_13;

	cvta.to.global.u64 	%rd7, %rd6;
	mul.wide.s32 	%rd8, %r2, 4;
	add.s64 	%rd9, %rd7, %rd8;
	setp.eq.s16 	%p5, %rs19, 0;
	selp.b64 	%rd10, %rd7, %rd9, %p5;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.lo.s32 	%r3, %r1, %r8;
	mul.lo.s32 	%r4, %r2, %r8;
	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r20, 0;

$L__BB0_3:
	add.s32 	%r17, %r20, %r3;
	mul.wide.s32 	%rd11, %r17, 2;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.nc.u16 	%rs20, [%rd12];
	// begin inline asm
	{ mov.b32 %f8, {0,%rs20};}

	// end inline asm
	add.s32 	%r18, %r20, %r4;
	cvt.s64.s32 	%rd13, %r18;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.nc.u8 	%rs22, [%rd14];
	shl.b16 	%rs23, %rs22, 8;
	and.b16  	%rs2, %rs23, -32768;
	and.b16  	%rs3, %rs23, 30720;
	shr.u16 	%rs24, %rs3, 1;
	add.s16 	%rs35, %rs24, 8192;
	and.b16  	%rs36, %rs23, 1792;
	shr.u16 	%rs38, %rs36, 1;
	and.b16  	%rs25, %rs22, 127;
	setp.eq.s16 	%p6, %rs25, 127;
	mov.u16 	%rs39, 32767;
	@%p6 bra 	$L__BB0_12;

	setp.eq.s16 	%p7, %rs3, 0;
	@%p7 bra 	$L__BB0_6;

	or.b16  	%rs26, %rs38, %rs2;
	or.b16  	%rs39, %rs26, %rs35;
	bra.uni 	$L__BB0_12;

$L__BB0_6:
	setp.eq.s16 	%p8, %rs36, 0;
	mov.u16 	%rs37, 0;
	@%p8 bra 	$L__BB0_11;

	and.b16  	%rs28, %rs22, 4;
	setp.ne.s16 	%p9, %rs28, 0;
	@%p9 bra 	$L__BB0_10;

	mov.u16 	%rs33, %rs36;

$L__BB0_9:
	shl.b16 	%rs36, %rs33, 1;
	add.s16 	%rs35, %rs35, -1024;
	and.b16  	%rs29, %rs33, 512;
	setp.eq.s16 	%p10, %rs29, 0;
	mov.u16 	%rs33, %rs36;
	@%p10 bra 	$L__BB0_9;

$L__BB0_10:
	and.b16  	%rs38, %rs36, 1022;
	mov.u16 	%rs37, %rs35;

$L__BB0_11:
	or.b16  	%rs30, %rs37, %rs2;
	or.b16  	%rs39, %rs30, %rs38;

$L__BB0_12:
	// begin inline asm
	{cvt.f32.f16 %f9, %rs39;}

	// end inline asm
	mul.ftz.f32 	%f10, %f1, %f9;
	fma.rn.ftz.f32 	%f13, %f8, %f10, %f13;
	add.s32 	%r20, %r20, 1;
	setp.lt.s32 	%p11, %r20, %r8;
	@%p11 bra 	$L__BB0_3;

$L__BB0_13:
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs32, %f13;}

	// end inline asm
	mad.lo.s32 	%r19, %r1, %r7, %r2;
	cvta.to.global.u64 	%rd15, %rd3;
	mul.wide.s32 	%rd16, %r19, 2;
	add.s64 	%rd17, %rd15, %rd16;
	st.global.u16 	[%rd17], %rs32;

$L__BB0_14:
	ret;

}
	// .globl	fp8_gemm_bf16_tiled
.visible .entry fp8_gemm_bf16_tiled(
	.param .u64 fp8_gemm_bf16_tiled_param_0,
	.param .u64 fp8_gemm_bf16_tiled_param_1,
	.param .u64 fp8_gemm_bf16_tiled_param_2,
	.param .u64 fp8_gemm_bf16_tiled_param_3,
	.param .u32 fp8_gemm_bf16_tiled_param_4,
	.param .u32 fp8_gemm_bf16_tiled_param_5,
	.param .u32 fp8_gemm_bf16_tiled_param_6,
	.param .u8 fp8_gemm_bf16_tiled_param_7
)
{
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<40>;
	.reg .f32 	%f<50>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<17>;
	// demoted variable
	.shared .align 4 .b8 _ZZ19fp8_gemm_bf16_tiledE10input_tile[2112];
	// demoted variable
	.shared .align 4 .b8 _ZZ19fp8_gemm_bf16_tiledE11weight_tile[2112];

	ld.param.u64 	%rd4, [fp8_gemm_bf16_tiled_param_0];
	ld.param.s8 	%rs19, [fp8_gemm_bf16_tiled_param_7];
	ld.param.u64 	%rd5, [fp8_gemm_bf16_tiled_param_1];
	ld.param.u64 	%rd6, [fp8_gemm_bf16_tiled_param_2];
	ld.param.u64 	%rd7, [fp8_gemm_bf16_tiled_param_3];
	ld.param.u32 	%r29, [fp8_gemm_bf16_tiled_param_4];
	ld.param.u32 	%r30, [fp8_gemm_bf16_tiled_param_5];
	ld.param.u32 	%r31, [fp8_gemm_bf16_tiled_param_6];
	cvta.to.global.u64 	%rd1, %rd7;
	mov.u32 	%r32, %ctaid.y;
	shl.b32 	%r33, %r32, 4;
	mov.u32 	%r1, %tid.y;
	add.s32 	%r2, %r33, %r1;
	mov.u32 	%r34, %ctaid.x;
	shl.b32 	%r35, %r34, 4;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r4, %r35, %r3;
	setp.lt.s32 	%p1, %r4, %r30;
	setp.ne.s16 	%p2, %rs19, 0;
	and.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB1_3;
	bra.uni 	$L__BB1_1;

$L__BB1_3:
	mul.wide.s32 	%rd8, %r4, 4;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.nc.f32 	%f42, [%rd9];
	bra.uni 	$L__BB1_4;

$L__BB1_1:
	setp.ge.s32 	%p4, %r4, %r30;
	mov.f32 	%f42, 0f3F800000;
	@%p4 bra 	$L__BB1_4;

	ld.global.nc.f32 	%f42, [%rd1];

$L__BB1_4:
	setp.lt.s32 	%p5, %r31, 1;
	mov.f32 	%f48, 0f00000000;
	@%p5 bra 	$L__BB1_35;

	mul.lo.s32 	%r5, %r2, %r31;
	mul.lo.s32 	%r6, %r4, %r31;
	not.b32 	%r7, %r31;
	cvta.to.global.u64 	%rd2, %rd5;
	cvta.to.global.u64 	%rd3, %rd6;
	mov.u32 	%r71, 0;
	mov.u32 	%r72, %r71;

$L__BB1_6:
	add.s32 	%r38, %r71, %r7;
	max.s32 	%r39, %r38, -33;
	not.b32 	%r40, %r39;
	max.s32 	%r10, %r40, 1;
	add.s32 	%r41, %r3, %r72;
	setp.ge.s32 	%p6, %r41, %r31;
	setp.gt.s32 	%p7, %r3, 31;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB1_11;

	add.s32 	%r11, %r72, %r5;
	mov.u32 	%r73, %r3;

$L__BB1_8:
	setp.ge.s32 	%p9, %r2, %r29;
	mov.f32 	%f44, 0f00000000;
	@%p9 bra 	$L__BB1_10;

	add.s32 	%r42, %r11, %r73;
	mul.wide.s32 	%rd10, %r42, 2;
	add.s64 	%rd11, %rd2, %rd10;
	ld.global.nc.u16 	%rs20, [%rd11];
	// begin inline asm
	{ mov.b32 %f44, {0,%rs20};}

	// end inline asm

$L__BB1_10:
	mov.u32 	%r43, _ZZ19fp8_gemm_bf16_tiledE10input_tile;
	mad.lo.s32 	%r44, %r1, 132, %r43;
	shl.b32 	%r45, %r73, 2;
	add.s32 	%r46, %r44, %r45;
	st.shared.f32 	[%r46], %f44;
	add.s32 	%r13, %r73, 16;
	add.s32 	%r47, %r13, %r72;
	setp.lt.s32 	%p10, %r47, %r31;
	setp.lt.s32 	%p11, %r73, 16;
	and.pred  	%p12, %p11, %p10;
	mov.u32 	%r73, %r13;
	@%p12 bra 	$L__BB1_8;

$L__BB1_11:
	setp.gt.s32 	%p13, %r1, 31;
	add.s32 	%r48, %r1, %r72;
	setp.ge.s32 	%p14, %r48, %r31;
	or.pred  	%p15, %p13, %p14;
	@%p15 bra 	$L__BB1_26;

	add.s32 	%r14, %r72, %r6;
	mov.u32 	%r74, %r1;

$L__BB1_13:
	mov.u32 	%r49, _ZZ19fp8_gemm_bf16_tiledE11weight_tile;
	mad.lo.s32 	%r50, %r3, 132, %r49;
	shl.b32 	%r51, %r74, 2;
	add.s32 	%r16, %r50, %r51;
	@%p1 bra 	$L__BB1_15;
	bra.uni 	$L__BB1_14;

$L__BB1_15:
	add.s32 	%r53, %r14, %r74;
	cvt.s64.s32 	%rd12, %r53;
	add.s64 	%rd13, %rd3, %rd12;
	ld.global.nc.u8 	%rs22, [%rd13];
	shl.b16 	%rs23, %rs22, 8;
	and.b16  	%rs2, %rs23, -32768;
	and.b16  	%rs3, %rs23, 30720;
	shr.u16 	%rs24, %rs3, 1;
	add.s16 	%rs35, %rs24, 8192;
	and.b16  	%rs36, %rs23, 1792;
	shr.u16 	%rs38, %rs36, 1;
	and.b16  	%rs25, %rs22, 127;
	setp.eq.s16 	%p17, %rs25, 127;
	mov.u16 	%rs39, 32767;
	@%p17 bra 	$L__BB1_24;

	setp.eq.s16 	%p18, %rs3, 0;
	@%p18 bra 	$L__BB1_18;

	or.b16  	%rs26, %rs38, %rs2;
	or.b16  	%rs39, %rs26, %rs35;
	bra.uni 	$L__BB1_24;

$L__BB1_14:
	mov.u32 	%r52, 0;
	st.shared.u32 	[%r16], %r52;
	bra.uni 	$L__BB1_25;

$L__BB1_18:
	setp.eq.s16 	%p19, %rs36, 0;
	mov.u16 	%rs37, 0;
	@%p19 bra 	$L__BB1_23;

	and.b16  	%rs28, %rs22, 4;
	setp.ne.s16 	%p20, %rs28, 0;
	@%p20 bra 	$L__BB1_22;

	mov.u16 	%rs33, %rs36;

$L__BB1_21:
	shl.b16 	%rs36, %rs33, 1;
	add.s16 	%rs35, %rs35, -1024;
	and.b16  	%rs29, %rs33, 512;
	setp.eq.s16 	%p21, %rs29, 0;
	mov.u16 	%rs33, %rs36;
	@%p21 bra 	$L__BB1_21;

$L__BB1_22:
	and.b16  	%rs38, %rs36, 1022;
	mov.u16 	%rs37, %rs35;

$L__BB1_23:
	or.b16  	%rs30, %rs37, %rs2;
	or.b16  	%rs39, %rs30, %rs38;

$L__BB1_24:
	// begin inline asm
	{cvt.f32.f16 %f21, %rs39;}

	// end inline asm
	mul.ftz.f32 	%f22, %f42, %f21;
	st.shared.f32 	[%r16], %f22;

$L__BB1_25:
	add.s32 	%r17, %r74, 16;
	add.s32 	%r54, %r17, %r72;
	setp.lt.s32 	%p22, %r54, %r31;
	setp.lt.s32 	%p23, %r74, 16;
	and.pred  	%p24, %p23, %p22;
	mov.u32 	%r74, %r17;
	@%p24 bra 	$L__BB1_13;

$L__BB1_26:
	bar.sync 	0;
	setp.ge.s32 	%p25, %r72, %r31;
	@%p25 bra 	$L__BB1_34;

	and.b32  	%r18, %r10, 3;
	add.s32 	%r56, %r10, -1;
	setp.lt.u32 	%p26, %r56, 3;
	mov.u32 	%r77, 0;
	@%p26 bra 	$L__BB1_30;

	sub.s32 	%r76, %r10, %r18;

$L__BB1_29:
	mov.u32 	%r58, _ZZ19fp8_gemm_bf16_tiledE11weight_tile;
	mad.lo.s32 	%r59, %r3, 132, %r58;
	shl.b32 	%r60, %r77, 2;
	add.s32 	%r61, %r59, %r60;
	ld.shared.f32 	%f24, [%r61];
	mov.u32 	%r62, _ZZ19fp8_gemm_bf16_tiledE10input_tile;
	mad.lo.s32 	%r63, %r1, 132, %r62;
	add.s32 	%r64, %r63, %r60;
	ld.shared.f32 	%f25, [%r64];
	fma.rn.ftz.f32 	%f26, %f25, %f24, %f48;
	ld.shared.f32 	%f27, [%r61+4];
	ld.shared.f32 	%f28, [%r64+4];
	fma.rn.ftz.f32 	%f29, %f28, %f27, %f26;
	ld.shared.f32 	%f30, [%r61+8];
	ld.shared.f32 	%f31, [%r64+8];
	fma.rn.ftz.f32 	%f32, %f31, %f30, %f29;
	ld.shared.f32 	%f33, [%r61+12];
	ld.shared.f32 	%f34, [%r64+12];
	fma.rn.ftz.f32 	%f48, %f34, %f33, %f32;
	add.s32 	%r77, %r77, 4;
	add.s32 	%r76, %r76, -4;
	setp.ne.s32 	%p27, %r76, 0;
	@%p27 bra 	$L__BB1_29;

$L__BB1_30:
	setp.eq.s32 	%p28, %r18, 0;
	@%p28 bra 	$L__BB1_34;

	mov.u32 	%r65, _ZZ19fp8_gemm_bf16_tiledE10input_tile;
	mad.lo.s32 	%r66, %r1, 132, %r65;
	shl.b32 	%r67, %r77, 2;
	add.s32 	%r25, %r66, %r67;
	mov.u32 	%r68, _ZZ19fp8_gemm_bf16_tiledE11weight_tile;
	mad.lo.s32 	%r69, %r3, 132, %r68;
	add.s32 	%r26, %r69, %r67;
	ld.shared.f32 	%f35, [%r26];
	ld.shared.f32 	%f36, [%r25];
	fma.rn.ftz.f32 	%f48, %f36, %f35, %f48;
	setp.eq.s32 	%p29, %r18, 1;
	@%p29 bra 	$L__BB1_34;

	ld.shared.f32 	%f37, [%r26+4];
	ld.shared.f32 	%f38, [%r25+4];
	fma.rn.ftz.f32 	%f48, %f38, %f37, %f48;
	setp.eq.s32 	%p30, %r18, 2;
	@%p30 bra 	$L__BB1_34;

	ld.shared.f32 	%f39, [%r26+8];
	ld.shared.f32 	%f40, [%r25+8];
	fma.rn.ftz.f32 	%f48, %f40, %f39, %f48;

$L__BB1_34:
	bar.sync 	0;
	add.s32 	%r72, %r72, 32;
	setp.lt.s32 	%p31, %r72, %r31;
	add.s32 	%r71, %r71, 32;
	@%p31 bra 	$L__BB1_6;

$L__BB1_35:
	setp.ge.s32 	%p32, %r2, %r29;
	setp.ge.s32 	%p33, %r4, %r30;
	or.pred  	%p34, %p32, %p33;
	@%p34 bra 	$L__BB1_37;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs32, %f48;}

	// end inline asm
	mad.lo.s32 	%r70, %r2, %r30, %r4;
	cvta.to.global.u64 	%rd14, %rd4;
	mul.wide.s32 	%rd15, %r70, 2;
	add.s64 	%rd16, %rd14, %rd15;
	st.global.u16 	[%rd16], %rs32;

$L__BB1_37:
	ret;

}
	// .globl	fp8_gemm_bf16_with_bias
.visible .entry fp8_gemm_bf16_with_bias(
	.param .u64 fp8_gemm_bf16_with_bias_param_0,
	.param .u64 fp8_gemm_bf16_with_bias_param_1,
	.param .u64 fp8_gemm_bf16_with_bias_param_2,
	.param .u64 fp8_gemm_bf16_with_bias_param_3,
	.param .u64 fp8_gemm_bf16_with_bias_param_4,
	.param .u32 fp8_gemm_bf16_with_bias_param_5,
	.param .u32 fp8_gemm_bf16_with_bias_param_6,
	.param .u32 fp8_gemm_bf16_with_bias_param_7,
	.param .u8 fp8_gemm_bf16_with_bias_param_8,
	.param .u8 fp8_gemm_bf16_with_bias_param_9
)
{
	.reg .pred 	%p<38>;
	.reg .b16 	%rs<42>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<21>;
	// demoted variable
	.shared .align 4 .b8 _ZZ23fp8_gemm_bf16_with_biasE10input_tile[2112];
	// demoted variable
	.shared .align 4 .b8 _ZZ23fp8_gemm_bf16_with_biasE11weight_tile[2112];

	ld.param.s8 	%rs19, [fp8_gemm_bf16_with_bias_param_9];
	ld.param.u64 	%rd4, [fp8_gemm_bf16_with_bias_param_0];
	ld.param.s8 	%rs20, [fp8_gemm_bf16_with_bias_param_8];
	ld.param.u64 	%rd5, [fp8_gemm_bf16_with_bias_param_1];
	ld.param.u64 	%rd6, [fp8_gemm_bf16_with_bias_param_2];
	ld.param.u64 	%rd8, [fp8_gemm_bf16_with_bias_param_3];
	ld.param.u64 	%rd7, [fp8_gemm_bf16_with_bias_param_4];
	ld.param.u32 	%r29, [fp8_gemm_bf16_with_bias_param_5];
	ld.param.u32 	%r30, [fp8_gemm_bf16_with_bias_param_6];
	ld.param.u32 	%r31, [fp8_gemm_bf16_with_bias_param_7];
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r32, %ctaid.y;
	shl.b32 	%r33, %r32, 4;
	mov.u32 	%r1, %tid.y;
	add.s32 	%r2, %r33, %r1;
	mov.u32 	%r34, %ctaid.x;
	shl.b32 	%r35, %r34, 4;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r4, %r35, %r3;
	setp.lt.s32 	%p1, %r4, %r30;
	setp.ne.s16 	%p2, %rs20, 0;
	and.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB2_3;
	bra.uni 	$L__BB2_1;

$L__BB2_3:
	mul.wide.s32 	%rd9, %r4, 4;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.nc.f32 	%f45, [%rd10];
	bra.uni 	$L__BB2_4;

$L__BB2_1:
	setp.ge.s32 	%p4, %r4, %r30;
	mov.f32 	%f45, 0f3F800000;
	@%p4 bra 	$L__BB2_4;

	ld.global.nc.f32 	%f45, [%rd1];

$L__BB2_4:
	setp.lt.s32 	%p5, %r31, 1;
	mov.f32 	%f51, 0f00000000;
	@%p5 bra 	$L__BB2_35;

	mul.lo.s32 	%r5, %r2, %r31;
	mul.lo.s32 	%r6, %r4, %r31;
	not.b32 	%r7, %r31;
	cvta.to.global.u64 	%rd2, %rd5;
	cvta.to.global.u64 	%rd3, %rd6;
	mov.u32 	%r71, 0;
	mov.u32 	%r72, %r71;

$L__BB2_6:
	add.s32 	%r38, %r71, %r7;
	max.s32 	%r39, %r38, -33;
	not.b32 	%r40, %r39;
	max.s32 	%r10, %r40, 1;
	add.s32 	%r41, %r3, %r72;
	setp.ge.s32 	%p6, %r41, %r31;
	setp.gt.s32 	%p7, %r3, 31;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB2_11;

	add.s32 	%r11, %r72, %r5;
	mov.u32 	%r73, %r3;

$L__BB2_8:
	setp.ge.s32 	%p9, %r2, %r29;
	mov.f32 	%f47, 0f00000000;
	@%p9 bra 	$L__BB2_10;

	add.s32 	%r42, %r11, %r73;
	mul.wide.s32 	%rd11, %r42, 2;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.nc.u16 	%rs21, [%rd12];
	// begin inline asm
	{ mov.b32 %f47, {0,%rs21};}

	// end inline asm

$L__BB2_10:
	mov.u32 	%r43, _ZZ23fp8_gemm_bf16_with_biasE10input_tile;
	mad.lo.s32 	%r44, %r1, 132, %r43;
	shl.b32 	%r45, %r73, 2;
	add.s32 	%r46, %r44, %r45;
	st.shared.f32 	[%r46], %f47;
	add.s32 	%r13, %r73, 16;
	add.s32 	%r47, %r13, %r72;
	setp.lt.s32 	%p10, %r47, %r31;
	setp.lt.s32 	%p11, %r73, 16;
	and.pred  	%p12, %p11, %p10;
	mov.u32 	%r73, %r13;
	@%p12 bra 	$L__BB2_8;

$L__BB2_11:
	setp.gt.s32 	%p13, %r1, 31;
	add.s32 	%r48, %r1, %r72;
	setp.ge.s32 	%p14, %r48, %r31;
	or.pred  	%p15, %p13, %p14;
	@%p15 bra 	$L__BB2_26;

	add.s32 	%r14, %r72, %r6;
	mov.u32 	%r74, %r1;

$L__BB2_13:
	mov.u32 	%r49, _ZZ23fp8_gemm_bf16_with_biasE11weight_tile;
	mad.lo.s32 	%r50, %r3, 132, %r49;
	shl.b32 	%r51, %r74, 2;
	add.s32 	%r16, %r50, %r51;
	@%p1 bra 	$L__BB2_15;
	bra.uni 	$L__BB2_14;

$L__BB2_15:
	add.s32 	%r53, %r14, %r74;
	cvt.s64.s32 	%rd13, %r53;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.u8 	%rs23, [%rd14];
	shl.b16 	%rs24, %rs23, 8;
	and.b16  	%rs2, %rs24, -32768;
	and.b16  	%rs3, %rs24, 30720;
	shr.u16 	%rs25, %rs3, 1;
	add.s16 	%rs37, %rs25, 8192;
	and.b16  	%rs38, %rs24, 1792;
	shr.u16 	%rs40, %rs38, 1;
	and.b16  	%rs26, %rs23, 127;
	setp.eq.s16 	%p17, %rs26, 127;
	mov.u16 	%rs41, 32767;
	@%p17 bra 	$L__BB2_24;

	setp.eq.s16 	%p18, %rs3, 0;
	@%p18 bra 	$L__BB2_18;

	or.b16  	%rs27, %rs40, %rs2;
	or.b16  	%rs41, %rs27, %rs37;
	bra.uni 	$L__BB2_24;

$L__BB2_14:
	mov.u32 	%r52, 0;
	st.shared.u32 	[%r16], %r52;
	bra.uni 	$L__BB2_25;

$L__BB2_18:
	setp.eq.s16 	%p19, %rs38, 0;
	mov.u16 	%rs39, 0;
	@%p19 bra 	$L__BB2_23;

	and.b16  	%rs29, %rs23, 4;
	setp.ne.s16 	%p20, %rs29, 0;
	@%p20 bra 	$L__BB2_22;

	mov.u16 	%rs35, %rs38;

$L__BB2_21:
	shl.b16 	%rs38, %rs35, 1;
	add.s16 	%rs37, %rs37, -1024;
	and.b16  	%rs30, %rs35, 512;
	setp.eq.s16 	%p21, %rs30, 0;
	mov.u16 	%rs35, %rs38;
	@%p21 bra 	$L__BB2_21;

$L__BB2_22:
	and.b16  	%rs40, %rs38, 1022;
	mov.u16 	%rs39, %rs37;

$L__BB2_23:
	or.b16  	%rs31, %rs39, %rs2;
	or.b16  	%rs41, %rs31, %rs40;

$L__BB2_24:
	// begin inline asm
	{cvt.f32.f16 %f23, %rs41;}

	// end inline asm
	mul.ftz.f32 	%f24, %f45, %f23;
	st.shared.f32 	[%r16], %f24;

$L__BB2_25:
	add.s32 	%r17, %r74, 16;
	add.s32 	%r54, %r17, %r72;
	setp.lt.s32 	%p22, %r54, %r31;
	setp.lt.s32 	%p23, %r74, 16;
	and.pred  	%p24, %p23, %p22;
	mov.u32 	%r74, %r17;
	@%p24 bra 	$L__BB2_13;

$L__BB2_26:
	bar.sync 	0;
	setp.ge.s32 	%p25, %r72, %r31;
	@%p25 bra 	$L__BB2_34;

	and.b32  	%r18, %r10, 3;
	add.s32 	%r56, %r10, -1;
	setp.lt.u32 	%p26, %r56, 3;
	mov.u32 	%r77, 0;
	@%p26 bra 	$L__BB2_30;

	sub.s32 	%r76, %r10, %r18;

$L__BB2_29:
	mov.u32 	%r58, _ZZ23fp8_gemm_bf16_with_biasE11weight_tile;
	mad.lo.s32 	%r59, %r3, 132, %r58;
	shl.b32 	%r60, %r77, 2;
	add.s32 	%r61, %r59, %r60;
	ld.shared.f32 	%f26, [%r61];
	mov.u32 	%r62, _ZZ23fp8_gemm_bf16_with_biasE10input_tile;
	mad.lo.s32 	%r63, %r1, 132, %r62;
	add.s32 	%r64, %r63, %r60;
	ld.shared.f32 	%f27, [%r64];
	fma.rn.ftz.f32 	%f28, %f27, %f26, %f51;
	ld.shared.f32 	%f29, [%r61+4];
	ld.shared.f32 	%f30, [%r64+4];
	fma.rn.ftz.f32 	%f31, %f30, %f29, %f28;
	ld.shared.f32 	%f32, [%r61+8];
	ld.shared.f32 	%f33, [%r64+8];
	fma.rn.ftz.f32 	%f34, %f33, %f32, %f31;
	ld.shared.f32 	%f35, [%r61+12];
	ld.shared.f32 	%f36, [%r64+12];
	fma.rn.ftz.f32 	%f51, %f36, %f35, %f34;
	add.s32 	%r77, %r77, 4;
	add.s32 	%r76, %r76, -4;
	setp.ne.s32 	%p27, %r76, 0;
	@%p27 bra 	$L__BB2_29;

$L__BB2_30:
	setp.eq.s32 	%p28, %r18, 0;
	@%p28 bra 	$L__BB2_34;

	mov.u32 	%r65, _ZZ23fp8_gemm_bf16_with_biasE10input_tile;
	mad.lo.s32 	%r66, %r1, 132, %r65;
	shl.b32 	%r67, %r77, 2;
	add.s32 	%r25, %r66, %r67;
	mov.u32 	%r68, _ZZ23fp8_gemm_bf16_with_biasE11weight_tile;
	mad.lo.s32 	%r69, %r3, 132, %r68;
	add.s32 	%r26, %r69, %r67;
	ld.shared.f32 	%f37, [%r26];
	ld.shared.f32 	%f38, [%r25];
	fma.rn.ftz.f32 	%f51, %f38, %f37, %f51;
	setp.eq.s32 	%p29, %r18, 1;
	@%p29 bra 	$L__BB2_34;

	ld.shared.f32 	%f39, [%r26+4];
	ld.shared.f32 	%f40, [%r25+4];
	fma.rn.ftz.f32 	%f51, %f40, %f39, %f51;
	setp.eq.s32 	%p30, %r18, 2;
	@%p30 bra 	$L__BB2_34;

	ld.shared.f32 	%f41, [%r26+8];
	ld.shared.f32 	%f42, [%r25+8];
	fma.rn.ftz.f32 	%f51, %f42, %f41, %f51;

$L__BB2_34:
	bar.sync 	0;
	add.s32 	%r72, %r72, 32;
	setp.lt.s32 	%p31, %r72, %r31;
	add.s32 	%r71, %r71, 32;
	@%p31 bra 	$L__BB2_6;

$L__BB2_35:
	setp.ge.s32 	%p32, %r2, %r29;
	setp.ge.s32 	%p33, %r4, %r30;
	or.pred  	%p34, %p32, %p33;
	@%p34 bra 	$L__BB2_39;

	setp.eq.s16 	%p35, %rs19, 0;
	setp.eq.s64 	%p36, %rd7, 0;
	or.pred  	%p37, %p36, %p35;
	@%p37 bra 	$L__BB2_38;

	cvta.to.global.u64 	%rd15, %rd7;
	mul.wide.s32 	%rd16, %r4, 2;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.u16 	%rs33, [%rd17];
	// begin inline asm
	{ mov.b32 %f43, {0,%rs33};}

	// end inline asm
	add.ftz.f32 	%f51, %f51, %f43;

$L__BB2_38:
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs34, %f51;}

	// end inline asm
	mad.lo.s32 	%r70, %r2, %r30, %r4;
	cvta.to.global.u64 	%rd18, %rd4;
	mul.wide.s32 	%rd19, %r70, 2;
	add.s64 	%rd20, %rd18, %rd19;
	st.global.u16 	[%rd20], %rs34;

$L__BB2_39:
	ret;

}
	// .globl	fp8_dequant_weights_bf16
.visible .entry fp8_dequant_weights_bf16(
	.param .u64 fp8_dequant_weights_bf16_param_0,
	.param .u64 fp8_dequant_weights_bf16_param_1,
	.param .u64 fp8_dequant_weights_bf16_param_2,
	.param .u32 fp8_dequant_weights_bf16_param_3,
	.param .u32 fp8_dequant_weights_bf16_param_4,
	.param .u8 fp8_dequant_weights_bf16_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<39>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<14>;


	ld.param.s8 	%rs19, [fp8_dequant_weights_bf16_param_5];
	ld.param.u64 	%rd2, [fp8_dequant_weights_bf16_param_0];
	ld.param.u64 	%rd3, [fp8_dequant_weights_bf16_param_1];
	ld.param.u64 	%rd4, [fp8_dequant_weights_bf16_param_2];
	ld.param.u32 	%r4, [fp8_dequant_weights_bf16_param_3];
	ld.param.u32 	%r3, [fp8_dequant_weights_bf16_param_4];
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	mov.u32 	%r2, %ctaid.y;
	setp.ge.s32 	%p1, %r2, %r4;
	setp.ge.s32 	%p2, %r1, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB3_11;

	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd5, %rd7;
	setp.eq.s16 	%p4, %rs19, 0;
	selp.b64 	%rd9, %rd5, %rd8, %p4;
	ld.global.nc.f32 	%f1, [%rd9];
	mad.lo.s32 	%r8, %r2, %r3, %r1;
	cvt.s64.s32 	%rd1, %r8;
	add.s64 	%rd10, %rd6, %rd1;
	ld.global.nc.u8 	%rs21, [%rd10];
	shl.b16 	%rs22, %rs21, 8;
	and.b16  	%rs2, %rs22, -32768;
	and.b16  	%rs3, %rs22, 30720;
	shr.u16 	%rs23, %rs3, 1;
	add.s16 	%rs34, %rs23, 8192;
	and.b16  	%rs35, %rs22, 1792;
	shr.u16 	%rs37, %rs35, 1;
	and.b16  	%rs24, %rs21, 127;
	setp.eq.s16 	%p5, %rs24, 127;
	mov.u16 	%rs38, 32767;
	@%p5 bra 	$L__BB3_10;

	setp.eq.s16 	%p6, %rs3, 0;
	@%p6 bra 	$L__BB3_4;

	or.b16  	%rs25, %rs37, %rs2;
	or.b16  	%rs38, %rs25, %rs34;
	bra.uni 	$L__BB3_10;

$L__BB3_4:
	setp.eq.s16 	%p7, %rs35, 0;
	mov.u16 	%rs36, 0;
	@%p7 bra 	$L__BB3_9;

	and.b16  	%rs27, %rs21, 4;
	setp.ne.s16 	%p8, %rs27, 0;
	@%p8 bra 	$L__BB3_8;

	mov.u16 	%rs32, %rs35;

$L__BB3_7:
	shl.b16 	%rs35, %rs32, 1;
	add.s16 	%rs34, %rs34, -1024;
	and.b16  	%rs28, %rs32, 512;
	setp.eq.s16 	%p9, %rs28, 0;
	mov.u16 	%rs32, %rs35;
	@%p9 bra 	$L__BB3_7;

$L__BB3_8:
	and.b16  	%rs37, %rs35, 1022;
	mov.u16 	%rs36, %rs34;

$L__BB3_9:
	or.b16  	%rs29, %rs36, %rs2;
	or.b16  	%rs38, %rs29, %rs37;

$L__BB3_10:
	// begin inline asm
	{cvt.f32.f16 %f2, %rs38;}

	// end inline asm
	mul.ftz.f32 	%f3, %f1, %f2;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs31, %f3;}

	// end inline asm
	cvta.to.global.u64 	%rd11, %rd2;
	shl.b64 	%rd12, %rd1, 1;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.u16 	[%rd13], %rs31;

$L__BB3_11:
	ret;

}
	// .globl	fp8_quantize_input_bf16
.visible .entry fp8_quantize_input_bf16(
	.param .u64 fp8_quantize_input_bf16_param_0,
	.param .u64 fp8_quantize_input_bf16_param_1,
	.param .u64 fp8_quantize_input_bf16_param_2,
	.param .u32 fp8_quantize_input_bf16_param_3,
	.param .u32 fp8_quantize_input_bf16_param_4
)
{
	.reg .pred 	%p<36>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<43>;
	.reg .b32 	%r<97>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<35>;
	// demoted variable
	.shared .align 4 .f32 _ZZ23fp8_quantize_input_bf16E9row_scale;

	ld.param.u64 	%rd8, [fp8_quantize_input_bf16_param_0];
	ld.param.u64 	%rd9, [fp8_quantize_input_bf16_param_1];
	ld.param.u64 	%rd10, [fp8_quantize_input_bf16_param_2];
	ld.param.u32 	%r17, [fp8_quantize_input_bf16_param_3];
	ld.param.u32 	%r16, [fp8_quantize_input_bf16_param_4];
	mov.u32 	%r1, %ctaid.x;
	setp.ge.s32 	%p1, %r1, %r17;
	@%p1 bra 	$L__BB4_25;

	mov.u32 	%r95, %tid.x;
	setp.lt.s32 	%p2, %r95, %r16;
	@%p2 bra 	$L__BB4_3;
	bra.uni 	$L__BB4_2;

$L__BB4_3:
	mov.u32 	%r3, %ntid.x;
	cvta.to.global.u64 	%rd1, %rd10;
	mul.lo.s32 	%r18, %r1, %r16;
	cvt.s64.s32 	%rd2, %r18;
	mov.f32 	%f41, 0f00000000;
	mov.u32 	%r94, %r95;

$L__BB4_4:
	cvt.s64.s32 	%rd11, %r94;
	add.s64 	%rd12, %rd11, %rd2;
	shl.b64 	%rd13, %rd12, 1;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.nc.u16 	%rs1, [%rd14];
	// begin inline asm
	{ mov.b32 %f11, {0,%rs1};}

	// end inline asm
	abs.ftz.f32 	%f12, %f11;
	max.ftz.f32 	%f41, %f41, %f12;
	add.s32 	%r94, %r94, %r3;
	setp.lt.s32 	%p3, %r94, %r16;
	@%p3 bra 	$L__BB4_4;
	bra.uni 	$L__BB4_5;

$L__BB4_2:
	mov.f32 	%f41, 0f00000000;

$L__BB4_5:
	mov.b32 	%r19, %f41;
	mov.u32 	%r20, 31;
	mov.u32 	%r21, 16;
	mov.u32 	%r22, -1;
	shfl.sync.bfly.b32 	%r23|%p4, %r19, %r21, %r20, %r22;
	mov.b32 	%f13, %r23;
	max.ftz.f32 	%f14, %f41, %f13;
	mov.b32 	%r24, %f14;
	mov.u32 	%r25, 8;
	shfl.sync.bfly.b32 	%r26|%p5, %r24, %r25, %r20, %r22;
	mov.b32 	%f15, %r26;
	max.ftz.f32 	%f16, %f14, %f15;
	mov.b32 	%r27, %f16;
	mov.u32 	%r28, 4;
	shfl.sync.bfly.b32 	%r29|%p6, %r27, %r28, %r20, %r22;
	mov.b32 	%f17, %r29;
	max.ftz.f32 	%f18, %f16, %f17;
	mov.b32 	%r30, %f18;
	mov.u32 	%r31, 2;
	shfl.sync.bfly.b32 	%r32|%p7, %r30, %r31, %r20, %r22;
	mov.b32 	%f19, %r32;
	max.ftz.f32 	%f20, %f18, %f19;
	mov.b32 	%r33, %f20;
	mov.u32 	%r34, 1;
	shfl.sync.bfly.b32 	%r35|%p8, %r33, %r34, %r20, %r22;
	mov.b32 	%f21, %r35;
	max.ftz.f32 	%f4, %f20, %f21;
	shr.s32 	%r36, %r95, 31;
	shr.u32 	%r37, %r36, 27;
	add.s32 	%r38, %r95, %r37;
	and.b32  	%r39, %r38, -32;
	sub.s32 	%r6, %r95, %r39;
	setp.ne.s32 	%p9, %r6, 0;
	@%p9 bra 	$L__BB4_7;

	shr.s32 	%r43, %r38, 5;
	shl.b32 	%r44, %r43, 2;
	mov.u32 	%r45, smem;
	add.s32 	%r46, %r45, %r44;
	st.shared.f32 	[%r46], %f4;

$L__BB4_7:
	bar.sync 	0;
	add.s32 	%r47, %r95, 31;
	setp.gt.u32 	%p10, %r47, 62;
	@%p10 bra 	$L__BB4_12;

	mov.u32 	%r48, %ntid.x;
	shr.u32 	%r49, %r48, 5;
	setp.ge.s32 	%p11, %r6, %r49;
	mov.f32 	%f42, 0f00000000;
	@%p11 bra 	$L__BB4_10;

	shl.b32 	%r50, %r6, 2;
	mov.u32 	%r51, smem;
	add.s32 	%r52, %r51, %r50;
	ld.shared.f32 	%f42, [%r52];

$L__BB4_10:
	mov.b32 	%r53, %f42;
	mov.u32 	%r54, 31;
	mov.u32 	%r55, 16;
	mov.u32 	%r56, -1;
	shfl.sync.bfly.b32 	%r57|%p12, %r53, %r55, %r54, %r56;
	mov.b32 	%f23, %r57;
	max.ftz.f32 	%f24, %f42, %f23;
	mov.b32 	%r58, %f24;
	mov.u32 	%r59, 8;
	shfl.sync.bfly.b32 	%r60|%p13, %r58, %r59, %r54, %r56;
	mov.b32 	%f25, %r60;
	max.ftz.f32 	%f26, %f24, %f25;
	mov.b32 	%r61, %f26;
	mov.u32 	%r62, 4;
	shfl.sync.bfly.b32 	%r63|%p14, %r61, %r62, %r54, %r56;
	mov.b32 	%f27, %r63;
	max.ftz.f32 	%f28, %f26, %f27;
	mov.b32 	%r64, %f28;
	mov.u32 	%r65, 2;
	shfl.sync.bfly.b32 	%r66|%p15, %r64, %r65, %r54, %r56;
	mov.b32 	%f29, %r66;
	max.ftz.f32 	%f30, %f28, %f29;
	mov.b32 	%r67, %f30;
	mov.u32 	%r68, 1;
	shfl.sync.bfly.b32 	%r69|%p16, %r67, %r68, %r54, %r56;
	mov.b32 	%f31, %r69;
	max.ftz.f32 	%f7, %f30, %f31;
	@%p9 bra 	$L__BB4_12;

	st.shared.f32 	[smem], %f7;

$L__BB4_12:
	bar.sync 	0;
	setp.ne.s32 	%p18, %r95, 0;
	@%p18 bra 	$L__BB4_14;

	ld.shared.f32 	%f32, [smem];
	mov.f32 	%f33, 0f43E00000;
	div.approx.ftz.f32 	%f34, %f32, %f33;
	mov.f32 	%f35, 0f2B8CBCCC;
	max.ftz.f32 	%f36, %f34, %f35;
	st.shared.f32 	[_ZZ23fp8_quantize_input_bf16E9row_scale], %f36;
	cvta.to.global.u64 	%rd15, %rd9;
	mul.wide.s32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd15, %rd16;
	st.global.f32 	[%rd17], %f36;

$L__BB4_14:
	setp.ge.s32 	%p19, %r95, %r16;
	bar.sync 	0;
	@%p19 bra 	$L__BB4_25;

	ld.shared.f32 	%f37, [_ZZ23fp8_quantize_input_bf16E9row_scale];
	rcp.approx.ftz.f32 	%f8, %f37;
	mul.lo.s32 	%r73, %r1, %r16;
	cvt.s64.s32 	%rd18, %r73;
	cvta.to.global.u64 	%rd20, %rd10;
	cvta.to.global.u64 	%rd33, %rd8;

$L__BB4_16:
	cvt.s64.s32 	%rd19, %r95;
	add.s64 	%rd3, %rd19, %rd18;
	shl.b64 	%rd21, %rd3, 1;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.nc.u16 	%rs2, [%rd22];
	// begin inline asm
	{ mov.b32 %f38, {0,%rs2};}

	// end inline asm
	mul.ftz.f32 	%f39, %f8, %f38;
	mov.b32 	%r74, %f39;
	and.b32  	%r75, %r74, 2147483647;
	setp.gt.u32 	%p20, %r75, 2139095040;
	cvt.ftz.f64.f32 	%fd1, %f39;
	mov.b64 	%rd23, %fd1;
	selp.b64 	%rd4, 9223372036317904896, %rd23, %p20;
	shr.u64 	%rd24, %rd4, 52;
	cvt.u32.u64 	%r76, %rd24;
	add.s32 	%r8, %r76, 8;
	shr.u64 	%rd25, %rd4, 49;
	cvt.u32.u64 	%r9, %rd25;
	and.b32  	%r10, %r9, 7;
	and.b64  	%rd5, %rd4, 9223372036854775807;
	setp.lt.u64 	%p21, %rd5, 4562146422526312449;
	mov.u32 	%r96, 0;
	@%p21 bra 	$L__BB4_24;

	setp.gt.u64 	%p22, %rd5, 9218868437227405312;
	mov.u32 	%r96, 127;
	@%p22 bra 	$L__BB4_24;

	setp.gt.u64 	%p23, %rd5, 4646870390516219904;
	mov.u32 	%r96, 126;
	@%p23 bra 	$L__BB4_24;

	setp.lt.u64 	%p24, %rd5, 4580160821035794432;
	@%p24 bra 	$L__BB4_21;
	bra.uni 	$L__BB4_20;

$L__BB4_21:
	cvt.u16.u32 	%rs3, %r8;
	mov.u16 	%rs4, 1;
	sub.s16 	%rs5, %rs4, %rs3;
	cvt.u32.u16 	%r85, %rs5;
	and.b32  	%r86, %r85, 255;
	or.b32  	%r87, %r10, 8;
	shr.u32 	%r96, %r87, %r86;
	mov.u64 	%rd27, 562949953421312;
	shl.b64 	%rd28, %rd27, %r86;
	add.s64 	%rd29, %rd28, -1;
	or.b64  	%rd30, %rd4, 4503599627370496;
	and.b64  	%rd6, %rd29, %rd30;
	mov.u64 	%rd31, 281474976710656;
	shl.b64 	%rd7, %rd31, %r86;
	setp.gt.u64 	%p30, %rd6, %rd7;
	@%p30 bra 	$L__BB4_23;

	setp.ne.s64 	%p31, %rd6, %rd7;
	and.b32  	%r88, %r96, 1;
	setp.eq.b32 	%p32, %r88, 1;
	not.pred 	%p33, %p32;
	or.pred  	%p34, %p33, %p31;
	@%p34 bra 	$L__BB4_24;

$L__BB4_23:
	and.b32  	%r89, %r96, 255;
	add.s32 	%r96, %r89, 1;
	bra.uni 	$L__BB4_24;

$L__BB4_20:
	shl.b32 	%r79, %r8, 3;
	and.b32  	%r80, %r79, 2040;
	or.b32  	%r81, %r80, %r10;
	and.b64  	%rd26, %rd4, 562949953421311;
	setp.gt.u64 	%p25, %rd26, 281474976710656;
	setp.eq.s64 	%p26, %rd26, 281474976710656;
	and.b32  	%r82, %r9, 1;
	setp.eq.b32 	%p27, %r82, 1;
	and.pred  	%p28, %p26, %p27;
	or.pred  	%p29, %p25, %p28;
	and.b32  	%r83, %r81, 255;
	add.s32 	%r84, %r83, 1;
	selp.b32 	%r96, %r84, %r81, %p29;

$L__BB4_24:
	shr.u64 	%rd32, %rd4, 63;
	cvt.u32.u64 	%r90, %rd32;
	shl.b32 	%r91, %r90, 7;
	or.b32  	%r92, %r96, %r91;
	add.s64 	%rd34, %rd33, %rd3;
	st.global.u8 	[%rd34], %r92;
	mov.u32 	%r93, %ntid.x;
	add.s32 	%r95, %r95, %r93;
	setp.lt.s32 	%p35, %r95, %r16;
	@%p35 bra 	$L__BB4_16;

$L__BB4_25:
	ret;

}

