INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link
	Log files: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xclbin.link_summary, at Fri May 19 03:40:51 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri May 19 03:40:51 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/v++_link_alveo_hls4ml_guidance.html', at Fri May 19 03:40:52 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_xdma_201920_1/xilinx_u50_xdma_201920_1.xpfm
INFO: [v++ 60-1578]   This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u50_xdma_201920_1/hw/xilinx_u50_xdma_201920_1.dsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_xdma_201920_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:40:59] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xo -keep --config /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_xdma_201920_1/xilinx_u50_xdma_201920_1.xpfm --target hw --output_dir /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int --temp_dir /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri May 19 03:41:01 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xo
INFO: [KernelCheck 83-118] 'alveo_hls4ml' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'in1' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'in2' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'out' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:41:01] build_xd_ip_db started: /opt/Xilinx/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/xilinx_u50_xdma_201920_1.hpfm -clkid 0 -ip /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/iprepo/xilinx_com_hls_alveo_hls4ml_1_0,alveo_hls4ml -o /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:41:04] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 292.641 ; gain = 0.000 ; free physical = 48177 ; free virtual = 116750
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:41:04] cfgen started: /opt/Xilinx/Vitis/2019.2/bin/cfgen  -nk alveo_hls4ml:2:alveo_hls4ml_1.alveo_hls4ml_2 -sp alveo_hls4ml_1.in1:HBM[0:1] -sp alveo_hls4ml_1.in2:HBM[2:3] -sp alveo_hls4ml_1.out:HBM[4:5] -sp alveo_hls4ml_2.in1:HBM[6:7] -sp alveo_hls4ml_2.in2:HBM[8:9] -sp alveo_hls4ml_2.out:HBM[10:11] -dmclkid 0 -r /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml, num: 2  {alveo_hls4ml_1 alveo_hls4ml_2}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: in1, sptag: HBM[0:1]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: in2, sptag: HBM[2:3]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: out, sptag: HBM[4:5]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: in1, sptag: HBM[6:7]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: in2, sptag: HBM[8:9]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: out, sptag: HBM[10:11]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_1.in1 to HBM[0:1] for directive alveo_hls4ml_1.in1:HBM[0:1]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_1.in2 to HBM[2:3] for directive alveo_hls4ml_1.in2:HBM[2:3]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_1.out to HBM[4:5] for directive alveo_hls4ml_1.out:HBM[4:5]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_2.in1 to HBM[6:7] for directive alveo_hls4ml_2.in1:HBM[6:7]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_2.in2 to HBM[8:9] for directive alveo_hls4ml_2.in2:HBM[8:9]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_2.out to HBM[10:11] for directive alveo_hls4ml_2.out:HBM[10:11]
INFO: [SYSTEM_LINK 82-37] [03:41:06] cfgen finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 292.641 ; gain = 0.000 ; free physical = 48177 ; free virtual = 116750
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:41:06] cf2bd started: /opt/Xilinx/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.xsd --temp_dir /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link --output_dir /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:41:08] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 292.641 ; gain = 0.000 ; free physical = 48170 ; free virtual = 116748
INFO: [v++ 60-1441] [03:41:08] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 712.145 ; gain = 0.000 ; free physical = 48188 ; free virtual = 116766
INFO: [v++ 60-1443] [03:41:08] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/sdsl.dat -rtd /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/cf2sw.rtd -xclbin /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/xclbin_orig.xml -o /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [v++ 60-1441] [03:41:09] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 712.145 ; gain = 0.000 ; free physical = 48191 ; free virtual = 116769
INFO: [v++ 60-1443] [03:41:09] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/cf2sw.rtd --diagramJsonFileName /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u50_xdma_201920_1/xilinx_u50_xdma_201920_1.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw --platform xilinx_u50_xdma_201920_1 --save-temps --temp_dir ./build_dir.hw.xilinx_u50_xdma_201920_1 -l -obuild_dir.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xclbin _x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xo --config config.ini --kernel_frequency 200  --generatedByXclbinName alveo_hls4ml --kernelInfoDataFileName /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [v++ 60-839] Read in kernel information from file '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/kernel_info.dat'.
WARNING: [v++ 82-157] Unable to populate kernel available resources BRAM entry.
WARNING: [v++ 82-158] Unable to populate kernel available resources DSP entry.
INFO: [v++ 60-1441] [03:41:11] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 712.145 ; gain = 0.000 ; free physical = 48190 ; free virtual = 116768
INFO: [v++ 60-1443] [03:41:11] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u50_xdma_201920_1 --kernel_frequency 200 -s --output_dir /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int --log_dir /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/logs/link --report_dir /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link --config /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/vplConfig.ini -k /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link --no-info --tlog_dir /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/.tlog/v++_link_alveo_hls4ml --iprepo /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0 --messageDb /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link/vpl.pb /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link

****** vpl v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u50_xdma_201920_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/vivado/vpl/.local/hw_platform
[03:41:31] Run vpl: Step create_project: Started
Creating Vivado project.
[03:41:33] Run vpl: Step create_project: Completed
[03:41:33] Run vpl: Step create_bd: Started
[03:42:49] Run vpl: Step create_bd: RUNNING...
[03:42:52] Run vpl: Step create_bd: Completed
[03:42:52] Run vpl: Step update_bd: Started
[03:42:54] Run vpl: Step update_bd: Completed
[03:42:54] Run vpl: Step generate_target: Started
[03:44:09] Run vpl: Step generate_target: RUNNING...
[03:44:12] Run vpl: Step generate_target: Completed
[03:44:12] Run vpl: Step config_hw_runs: Started
[03:44:22] Run vpl: Step config_hw_runs: Completed
[03:44:22] Run vpl: Step synth: Started
[03:44:53] Block-level synthesis in progress, 0 of 73 jobs complete, 8 jobs running.
[03:45:23] Block-level synthesis in progress, 0 of 73 jobs complete, 8 jobs running.
[03:45:54] Block-level synthesis in progress, 0 of 73 jobs complete, 8 jobs running.
[03:46:25] Block-level synthesis in progress, 0 of 73 jobs complete, 8 jobs running.
[03:46:55] Block-level synthesis in progress, 0 of 73 jobs complete, 8 jobs running.
[03:47:25] Block-level synthesis in progress, 6 of 73 jobs complete, 2 jobs running.
[03:47:56] Block-level synthesis in progress, 7 of 73 jobs complete, 7 jobs running.
[03:48:26] Block-level synthesis in progress, 8 of 73 jobs complete, 8 jobs running.
[03:48:56] Block-level synthesis in progress, 8 of 73 jobs complete, 8 jobs running.
[03:49:27] Block-level synthesis in progress, 8 of 73 jobs complete, 8 jobs running.
[03:49:57] Block-level synthesis in progress, 8 of 73 jobs complete, 8 jobs running.
[03:50:28] Block-level synthesis in progress, 11 of 73 jobs complete, 6 jobs running.
[03:50:58] Block-level synthesis in progress, 13 of 73 jobs complete, 7 jobs running.
[03:51:29] Block-level synthesis in progress, 18 of 73 jobs complete, 6 jobs running.
[03:51:59] Block-level synthesis in progress, 20 of 73 jobs complete, 7 jobs running.
[03:52:30] Block-level synthesis in progress, 21 of 73 jobs complete, 8 jobs running.
[03:53:00] Block-level synthesis in progress, 22 of 73 jobs complete, 7 jobs running.
[03:53:31] Block-level synthesis in progress, 25 of 73 jobs complete, 6 jobs running.
[03:54:01] Block-level synthesis in progress, 28 of 73 jobs complete, 6 jobs running.
[03:54:32] Block-level synthesis in progress, 31 of 73 jobs complete, 6 jobs running.
[03:55:02] Block-level synthesis in progress, 32 of 73 jobs complete, 8 jobs running.
[03:55:33] Block-level synthesis in progress, 33 of 73 jobs complete, 8 jobs running.
[03:56:03] Block-level synthesis in progress, 35 of 73 jobs complete, 7 jobs running.
[03:56:34] Block-level synthesis in progress, 37 of 73 jobs complete, 7 jobs running.
[03:57:05] Block-level synthesis in progress, 37 of 73 jobs complete, 8 jobs running.
[03:57:35] Block-level synthesis in progress, 40 of 73 jobs complete, 5 jobs running.
[03:58:06] Block-level synthesis in progress, 43 of 73 jobs complete, 6 jobs running.
[03:58:37] Block-level synthesis in progress, 44 of 73 jobs complete, 7 jobs running.
[03:59:07] Block-level synthesis in progress, 47 of 73 jobs complete, 6 jobs running.
[03:59:38] Block-level synthesis in progress, 50 of 73 jobs complete, 8 jobs running.
[04:00:09] Block-level synthesis in progress, 50 of 73 jobs complete, 8 jobs running.
[04:00:39] Block-level synthesis in progress, 52 of 73 jobs complete, 7 jobs running.
[04:01:10] Block-level synthesis in progress, 54 of 73 jobs complete, 7 jobs running.
[04:01:41] Block-level synthesis in progress, 54 of 73 jobs complete, 8 jobs running.
[04:02:11] Block-level synthesis in progress, 57 of 73 jobs complete, 5 jobs running.
[04:02:42] Block-level synthesis in progress, 59 of 73 jobs complete, 7 jobs running.
[04:03:13] Block-level synthesis in progress, 60 of 73 jobs complete, 7 jobs running.
[04:03:44] Block-level synthesis in progress, 62 of 73 jobs complete, 7 jobs running.
[04:04:14] Block-level synthesis in progress, 62 of 73 jobs complete, 7 jobs running.
[04:04:45] Block-level synthesis in progress, 62 of 73 jobs complete, 7 jobs running.
[04:05:16] Block-level synthesis in progress, 63 of 73 jobs complete, 6 jobs running.
[04:05:47] Block-level synthesis in progress, 67 of 73 jobs complete, 3 jobs running.
[04:06:17] Block-level synthesis in progress, 69 of 73 jobs complete, 2 jobs running.
[04:06:48] Block-level synthesis in progress, 69 of 73 jobs complete, 2 jobs running.
[04:07:19] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:07:50] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:08:20] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:08:51] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:09:22] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:09:53] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:10:23] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:10:54] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:11:25] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:11:55] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:12:26] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:12:57] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:13:28] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:13:58] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:14:29] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:15:00] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:15:31] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:16:01] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:16:32] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:17:03] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:17:34] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:18:04] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:18:35] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:19:06] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:19:37] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:20:07] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:20:38] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:21:09] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:21:40] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:22:10] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:22:41] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:23:12] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:23:43] Block-level synthesis in progress, 71 of 73 jobs complete, 1 job running.
[04:24:14] Block-level synthesis in progress, 72 of 73 jobs complete, 0 jobs running.
[04:24:44] Top-level synthesis in progress.
[04:25:15] Top-level synthesis in progress.
[04:25:46] Top-level synthesis in progress.
[04:26:17] Top-level synthesis in progress.
[04:26:47] Top-level synthesis in progress.
[04:27:18] Top-level synthesis in progress.
[04:27:49] Top-level synthesis in progress.
[04:28:20] Top-level synthesis in progress.
[04:28:50] Top-level synthesis in progress.
[04:29:21] Top-level synthesis in progress.
[04:29:52] Top-level synthesis in progress.
[04:30:23] Top-level synthesis in progress.
[04:30:54] Top-level synthesis in progress.
[04:31:24] Top-level synthesis in progress.
[04:31:55] Top-level synthesis in progress.
[04:32:26] Top-level synthesis in progress.
[04:32:57] Top-level synthesis in progress.
[04:33:27] Top-level synthesis in progress.
[04:33:58] Top-level synthesis in progress.
[04:34:29] Top-level synthesis in progress.
[04:35:00] Top-level synthesis in progress.
[04:35:30] Top-level synthesis in progress.
[04:36:01] Top-level synthesis in progress.
[04:36:32] Top-level synthesis in progress.
[04:37:03] Top-level synthesis in progress.
[04:37:33] Top-level synthesis in progress.
[04:38:04] Top-level synthesis in progress.
[04:38:35] Top-level synthesis in progress.
[04:39:06] Top-level synthesis in progress.
[04:39:36] Top-level synthesis in progress.
[04:40:07] Top-level synthesis in progress.
[04:40:38] Top-level synthesis in progress.
[04:41:09] Top-level synthesis in progress.
[04:41:40] Top-level synthesis in progress.
[04:42:10] Top-level synthesis in progress.
[04:42:41] Top-level synthesis in progress.
[04:43:12] Top-level synthesis in progress.
[04:43:43] Top-level synthesis in progress.
[04:44:13] Top-level synthesis in progress.
[04:44:44] Top-level synthesis in progress.
[04:45:15] Top-level synthesis in progress.
[04:45:46] Top-level synthesis in progress.
[04:46:17] Top-level synthesis in progress.
[04:46:47] Top-level synthesis in progress.
[04:47:18] Top-level synthesis in progress.
[04:47:49] Top-level synthesis in progress.
[04:48:20] Top-level synthesis in progress.
[04:48:50] Top-level synthesis in progress.
[04:49:21] Top-level synthesis in progress.
[04:49:52] Top-level synthesis in progress.
[04:50:23] Top-level synthesis in progress.
[04:50:53] Top-level synthesis in progress.
[04:51:24] Top-level synthesis in progress.
[04:51:55] Top-level synthesis in progress.
[04:52:26] Top-level synthesis in progress.
[04:52:57] Top-level synthesis in progress.
[04:53:27] Top-level synthesis in progress.
[04:53:58] Top-level synthesis in progress.
[04:54:29] Top-level synthesis in progress.
[04:55:00] Top-level synthesis in progress.
[04:55:30] Top-level synthesis in progress.
[04:56:01] Top-level synthesis in progress.
[04:56:32] Top-level synthesis in progress.
[04:57:03] Top-level synthesis in progress.
[04:57:34] Top-level synthesis in progress.
[04:58:04] Top-level synthesis in progress.
[04:58:35] Top-level synthesis in progress.
[04:59:06] Top-level synthesis in progress.
[04:59:37] Top-level synthesis in progress.
[05:00:07] Top-level synthesis in progress.
[05:00:38] Top-level synthesis in progress.
[05:01:09] Top-level synthesis in progress.
[05:01:27] Run vpl: Step synth: Completed
[05:01:27] Run vpl: Step impl: Started
[05:14:46] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 33m 33s 

[05:14:46] Starting logic optimization..
[05:15:17] Phase 1 Generate And Synthesize Debug Cores
[05:18:21] Phase 2 Retarget
[05:18:52] Phase 3 Constant propagation
[05:18:52] Phase 4 Sweep
[05:20:24] Phase 5 BUFG optimization
[05:20:54] Phase 6 Shift Register Optimization
[05:21:25] Phase 7 Post Processing Netlist
[05:22:57] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 08m 11s 

[05:22:57] Starting logic placement..
[05:23:59] Phase 1 Placer Initialization
[05:23:59] Phase 1.1 Placer Initialization Netlist Sorting
[05:26:01] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[05:27:33] Phase 1.3 Build Placer Netlist Model
[05:30:07] Phase 1.4 Constrain Clocks/Macros
[05:30:38] Phase 2 Global Placement
[05:30:38] Phase 2.1 Floorplanning
[05:34:44] Phase 2.2 Global Placement Core
[05:43:29] Phase 2.2.1 Physical Synthesis In Placer
[05:48:06] Phase 3 Detail Placement
[05:48:06] Phase 3.1 Commit Multi Column Macros
[05:48:06] Phase 3.2 Commit Most Macros & LUTRAMs
[05:49:08] Phase 3.3 Area Swap Optimization
[05:49:39] Phase 3.4 Pipeline Register Optimization
[05:49:39] Phase 3.5 IO Cut Optimizer
[05:49:39] Phase 3.6 Fast Optimization
[05:50:41] Phase 3.7 Small Shape DP
[05:50:41] Phase 3.7.1 Small Shape Clustering
[05:51:43] Phase 3.7.2 Flow Legalize Slice Clusters
[05:51:43] Phase 3.7.3 Slice Area Swap
[05:53:15] Phase 3.7.4 Commit Slice Clusters
[05:54:17] Phase 3.8 Place Remaining
[05:54:17] Phase 3.9 Re-assign LUT pins
[05:55:19] Phase 3.10 Pipeline Register Optimization
[05:55:19] Phase 3.11 Fast Optimization
[05:57:22] Phase 4 Post Placement Optimization and Clean-Up
[05:57:22] Phase 4.1 Post Commit Optimization
[05:58:55] Phase 4.1.1 Post Placement Optimization
[05:58:55] Phase 4.1.1.1 BUFG Insertion
[06:00:58] Phase 4.1.1.2 BUFG Replication
[06:02:31] Phase 4.1.1.3 Replication
[06:03:02] Phase 4.2 Post Placement Cleanup
[06:04:04] Phase 4.3 Placer Reporting
[06:04:04] Phase 4.4 Final Placement Cleanup
[06:11:16] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 48m 18s 

[06:11:16] Starting logic routing..
[06:12:17] Phase 1 Build RT Design
[06:16:24] Phase 2 Router Initialization
[06:16:24] Phase 2.1 Fix Topology Constraints
[06:16:24] Phase 2.2 Pre Route Cleanup
[06:16:55] Phase 2.3 Global Clock Net Routing
[06:17:57] Phase 2.4 Update Timing
[06:22:04] Phase 2.5 Update Timing for Bus Skew
[06:22:04] Phase 2.5.1 Update Timing
[06:24:08] Phase 3 Initial Routing
[06:24:08] Phase 3.1 Global Routing
[06:27:13] Phase 4 Rip-up And Reroute
[06:27:13] Phase 4.1 Global Iteration 0
[06:42:39] Phase 4.2 Global Iteration 1
[06:47:48] Phase 4.3 Global Iteration 2
[06:53:58] Phase 4.4 Global Iteration 3
[07:09:24] Phase 4.5 Global Iteration 4
[07:12:29] Phase 4.6 Global Iteration 5
[07:18:40] Phase 5 Delay and Skew Optimization
[07:18:40] Phase 5.1 Delay CleanUp
[07:18:40] Phase 5.1.1 Update Timing
[07:20:12] Phase 5.1.2 Update Timing
[07:21:45] Phase 5.2 Clock Skew Optimization
[07:22:16] Phase 6 Post Hold Fix
[07:22:16] Phase 6.1 Hold Fix Iter
[07:22:16] Phase 6.1.1 Update Timing
[07:23:48] Phase 7 Leaf Clock Prog Delay Opt
[07:27:25] Phase 7.1 Delay CleanUp
[07:27:25] Phase 7.1.1 Update Timing
[07:28:58] Phase 7.2 Hold Fix Iter
[07:28:58] Phase 7.2.1 Update Timing
[07:32:34] Phase 8 Route finalize
[07:33:05] Phase 9 Verifying routed nets
[07:33:05] Phase 10 Depositing Routes
[07:34:37] Phase 11 Post Router Timing
[07:35:08] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 23m 52s 

[07:35:08] Starting bitstream generation..
[07:49:02] Creating bitmap...
[07:55:43] Writing bitstream ./pfm_top_i_L1_L1_URP_my_rm_partial.bit...
[07:55:43] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 20m 35s 
[07:56:38] Run vpl: Step impl: Completed
[07:56:39] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [07:56:39] Run run_link: Step vpl: Completed
Time (s): cpu = 00:05:52 ; elapsed = 04:15:28 . Memory (MB): peak = 712.145 ; gain = 0.000 ; free physical = 44450 ; free virtual = 116628
INFO: [v++ 60-1443] [07:56:39] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 200
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/address_map.xml -sdsl /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/sdsl.dat -xclbin /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/xclbin_orig.xml -rtd /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.rtd -o /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xml
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [07:56:42] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 712.145 ; gain = 0.000 ; free physical = 44452 ; free virtual = 116630
INFO: [v++ 60-1443] [07:56:42] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/partial.bit --force --key-value SYS:mode:hw_pr --add-section :JSON:/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.rtd --append-section :JSON:/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml_xml.rtd --add-section BUILD_METADATA:JSON:/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xml --add-section SYSTEM_METADATA:RAW:/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/systemDiagramModelSlrBaseAddress.json --output /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
XRT Build Version: 2.3.1301
       Build Date: 2019-10-25 03:04:42
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 52828798 bytes
Format : RAW
File   : '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 274 bytes
Format : JSON
File   : '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3096 bytes
Format : JSON
File   : '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 225933 bytes
Format : RAW
File   : '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 14143 bytes
Format : RAW
File   : '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (53090603 bytes) to the output file: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [07:56:42] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 712.145 ; gain = 0.000 ; free physical = 44401 ; free virtual = 116630
INFO: [v++ 60-1443] [07:56:42] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --info /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xclbin.info --input /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [v++ 60-1441] [07:56:42] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.43 . Memory (MB): peak = 712.145 ; gain = 0.000 ; free physical = 44399 ; free virtual = 116628
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/system_estimate_alveo_hls4ml.xtxt
INFO: [v++ 60-586] Created /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.ltx
INFO: [v++ 60-586] Created build_dir.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/v++_link_alveo_hls4ml_guidance.html
	Timing Report: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/imp/xilinx_u50_xdma_201920_1_bb_locked_timing_summary_routed.rpt
	Utilizations Report: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/imp/kernel_util_routed.rpt
	Vivado Log: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/logs/link/vivado.log
	Steps Log File: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/build_dir.hw.xilinx_u50_xdma_201920_1/logs/link/link.steps.log

INFO: [v++ 60-791] Total elapsed time: 4h 15m 52s
