`timescale 1ns/1ps
//---------------------------------------------------------------
// Testbench for mac_mem_controller_combined
// - éªŒè¯ï¼šè¿ç»­é€å…¥2ä¸ªtileçš„è®¿å­˜ä¸xtåŒæ­¥æ˜¯å¦æ­£ç¡®
// - åœ¨ä»¿çœŸä¸­ç›´æ¥åˆå§‹åŒ–WBUFå’ŒXT ROMçš„å†…å®¹ï¼ˆæ— éœ€COEæ–‡ä»¶ï¼‰
//---------------------------------------------------------------
module tb_mac_mem_controller_combined;

    // ---------------- å‚æ•°è®¾ç½® ----------------
    localparam int TILE_SIZE  = 4;
    localparam int DATA_WIDTH = 16;
    localparam int ACC_WIDTH  = 32;
    localparam int FRAC_BITS  = 8;
    localparam int N_BANK     = 12;
    localparam int ADDR_W     = 10;
    localparam int DATA_W     = 256;

    // ---------------- DUT ç«¯å£ ----------------
    logic clk, rst_n;
    logic s_axis_TVALID, s_axis_TREADY;
    logic m_axis_TVALID, m_axis_TREADY;
    logic signed [ACC_WIDTH-1:0] reduced_vec [TILE_SIZE-1:0];

    // ---------------- æ—¶é’Ÿä¸å¤ä½ ----------------
    initial begin
        clk = 0;
        forever #1 clk = ~clk; // 2nså‘¨æœŸ => 500MHz
    end

    initial begin
        rst_n = 0;
        s_axis_TVALID = 0;
        m_axis_TREADY = 1;
        #10;
        rst_n = 1;
    end

    // ---------------- DUT å®ä¾‹ ----------------
    mac_mem_controller_combined #(
        .TILE_SIZE (TILE_SIZE),
        .DATA_WIDTH(DATA_WIDTH),
        .ACC_WIDTH (ACC_WIDTH),
        .FRAC_BITS (FRAC_BITS),
        .N_BANK    (N_BANK),
        .ADDR_W    (ADDR_W),
        .DATA_W    (DATA_W)
    ) u_dut (
        .clk(clk),
        .rst_n(rst_n),
        .s_axis_TVALID(s_axis_TVALID),
        .s_axis_TREADY(s_axis_TREADY),
        .m_axis_TVALID(m_axis_TVALID),
        .m_axis_TREADY(m_axis_TREADY),
        .reduced_vec(reduced_vec)
    );

    // ==========================================================
    // åˆå§‹åŒ–å—ï¼šä¸ºæ‰€æœ‰WBUFå’ŒXT ROMå†™å…¥ä¼ªæ•°æ®
    // ==========================================================
    initial begin
        // ç­‰å¾…DUTå†…æ¨¡å—å®ä¾‹åŒ–å®Œæˆ
        #5;

        // ---------- åˆå§‹åŒ– WBUF ----------
        $display("[%0t] ğŸ”§ Initializing WBUF banks...", $time);
        for (int b = 0; b < 12; b++) begin
            for (int addr = 0; addr < 64; addr++) begin
                // ä¸ºæ¯ä¸ªåœ°å€æ‰“åŒ…16ä¸ª16-bitæƒé‡åˆ°256-bit
                logic [DATA_W-1:0] line = '0;
                for (int w = 0; w < 16; w++) begin
                    // ç®€å•éé›¶é€’å¢æ¨¡å¼ï¼šä¾¿äºè§‚æµ‹æ‹†ç‰‡æ˜¯å¦æ­£ç¡®
                    line[w*DATA_WIDTH +: DATA_WIDTH] = 16'((b*1000) + (addr*16) + w + 1);
                end
                u_dut.u_wbuf.mem_sim[b][addr] = line;
            end
        end

        // ---------- åˆå§‹åŒ– XT ROM ----------
        $display("[%0t] ğŸ”§ Initializing X_T_ROM...", $time);
        for (int addr = 0; addr < 16; addr++) begin
            // æ¯ä¸ªåœ°å€è¾“å‡º4ä¸ª16-bitæ•°æ®ï¼Œæ€»è®¡64-bit
            // ä½ä½å­˜ xt[0]ï¼Œé«˜ä½å­˜ xt[3]
            u_dut.u_xt.mem_sim[addr] = {
                16'(4*addr + 4),
                16'(4*addr + 3),
                16'(4*addr + 2),
                16'(4*addr + 1)
            };
        end
    end

    // ==========================================================
    // é©±åŠ¨è¾“å…¥
    // æ¨¡æ‹Ÿ AXI Stream æ¥å£ï¼šè¿ç»­é€ 2 ä¸ª tile ä»»åŠ¡
    // ==========================================================
    initial begin
        wait(rst_n == 1);
        @(posedge clk);

        $display("[%0t] ğŸš€ Start feeding tile 1...", $time);
        s_axis_TVALID = 1;
        wait (s_axis_TREADY);
        @(posedge clk);
        s_axis_TVALID = 0;

        // æ¨¡æ‹Ÿtile 1æ‰§è¡Œé˜¶æ®µï¼ˆ64æ‹ï¼‰
        repeat (70) @(posedge clk);

        $display("[%0t] ğŸš€ Start feeding tile 2...", $time);
        s_axis_TVALID = 1;
        wait (s_axis_TREADY);
        @(posedge clk);
        s_axis_TVALID = 0;

        // æ¨¡æ‹Ÿtile 2æ‰§è¡Œé˜¶æ®µ
        repeat (70) @(posedge clk);

        $display("[%0t] âœ… Done sending 2 tiles.", $time);
        repeat (20) @(posedge clk);
        $finish;
    end

    // ==========================================================
    // è¾“å‡ºç›‘è§†
    // ==========================================================
    always_ff @(posedge clk) begin
        if (m_axis_TVALID && m_axis_TREADY) begin
            $display("[%0t] âœ… Output valid:", $time);
            for (int i = 0; i < TILE_SIZE; i++)
                $display("    reduced_vec[%0d] = %0d", i, reduced_vec[i]);
        end
    end

endmodule
