rc file Version 1.0

[Design]
COMPILE_PATH=/home/u108/u108061217/RISC-V-pipeline-CPU
VERDI_HOME=/usr/cad/synopsys/verdi/2022.06
SystemC=FALSE
UUM=TRUE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
ENV="SYNOPSYS_SIM_SETUP=/home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/verdi_synopsys_sim.setup" 
TOP=top 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
