// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/*
 * Copyright (c) 2021-2023 TQ-Systems GmbH <u-boot@ew.tq-group.com>,
 * D-82229 Seefeld, Germany.
 * Author: Markus Niebel
 */

/* SOM shared settings for U-Boot */
#include "imx8mp-tqma8mpql-u-boot.dtsi"

/ {
	aliases {
		i2c_eeprom0 = &at24c02;
	};

	config {
		u-boot,mmc-env-offset = <0x400000>;
		u-boot,mmc-env-offset-redundant = <0x408000>;
	};

	firmware {
		optee {
			compatible = "linaro,optee-tz";
			method = "smc";
		};
	};

	gpio-keys {
		status = "disabled";
	};

	gpio-leds {
		status = "disabled";
	};
};

&adc {
	status = "disabled";
};

&ecspi2 {
	status = "disabled";
};

&ecspi3 {
	status = "disabled";
};

&eqos {
	compatible = "fsl,imx-eqos";
	/delete-property/ assigned-clocks;
	/delete-property/ assigned-clock-parents;
	/delete-property/ assigned-clock-rates;
};

&flexcan1 {
	status = "disabled";
};

&flexcan2 {
	status = "disabled";
};

&gpio1 {
	pinctrl-0 = <&pinctrl_gpio1>, <&pinctrl_usbhub>, <&pinctrl_regotgvbus>,
		    <&pinctrl_usbcon0>;
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>, <&pinctrl_gpiobutton>, <&pinctrl_gpioled>,
		    <&pinctrl_hoggpio>, <&pinctrl_usb0>;
	u-boot,dm-spl;

	pinctrl_hoggpio: gpiohoggrp {
		fsl,pins = <
			MX8MP_IOMUXC_NAND_DQS__GPIO3_IO14	0x19
			MX8MP_IOMUXC_SAI5_RXFS__GPIO3_IO19	0x19
			MX8MP_IOMUXC_SAI5_RXC__GPIO3_IO20	0x19
			MX8MP_IOMUXC_SAI1_TXD6__GPIO4_IO18	0x19
			MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19	0x19
			MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20	0x19
		>;
	};
};

&pcie {
	status = "disabled";
};

&pcie_phy {
	status = "disabled";
};

&pinctrl_uart4 {
	u-boot,dm-spl;
};

&pinctrl_usdhc2_gpio {
	u-boot,dm-spl;
};

&pinctrl_usdhc2 {
	u-boot,dm-spl;
};

&tlv320aic3x04 {
	status = "disabled";
};

&uart4 {
	u-boot,dm-spl;
};

&usdhc2 {
	u-boot,dm-spl;
	sd-uhs-sdr104;
	sd-uhs-ddr50;
	assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
	assigned-clock-rates = <400000000>;
	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_400M>;
};

&wdog1 {
	status = "disabled";
};
