[2021-09-09 10:05:15,737]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-09 10:05:15,737]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:05:15,970]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; ".

Peak memory: 14127104 bytes

[2021-09-09 10:05:15,970]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:05:16,095]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34500608 bytes

[2021-09-09 10:05:16,096]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 10:05:16,096]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:05:16,116]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :14
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():14
		max delay       :3
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 6336512 bytes

[2021-09-09 10:05:16,117]mapper_test.py:220:[INFO]: area: 14 level: 3
[2021-09-09 12:06:09,585]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-09 12:06:09,585]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:06:09,869]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; ".

Peak memory: 14401536 bytes

[2021-09-09 12:06:09,870]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:06:10,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34721792 bytes

[2021-09-09 12:06:10,005]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 12:06:10,005]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:06:11,939]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():14
		max delay       :3
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 13676544 bytes

[2021-09-09 12:06:11,940]mapper_test.py:220:[INFO]: area: 14 level: 3
[2021-09-09 13:35:59,558]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-09 13:35:59,558]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:35:59,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; ".

Peak memory: 14131200 bytes

[2021-09-09 13:35:59,835]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:35:59,958]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34205696 bytes

[2021-09-09 13:35:59,959]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 13:35:59,959]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:36:01,734]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():14
		max delay       :3
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 13660160 bytes

[2021-09-09 13:36:01,735]mapper_test.py:220:[INFO]: area: 14 level: 3
[2021-09-09 15:09:14,705]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-09 15:09:14,706]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:09:14,706]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:09:14,837]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34373632 bytes

[2021-09-09 15:09:14,838]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 15:09:14,838]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:09:16,773]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 13549568 bytes

[2021-09-09 15:09:16,774]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-09 15:38:18,751]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-09 15:38:18,752]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:38:18,752]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:38:18,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34676736 bytes

[2021-09-09 15:38:18,886]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 15:38:18,886]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:38:20,836]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 13746176 bytes

[2021-09-09 15:38:20,837]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-09 16:16:22,363]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-09 16:16:22,363]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:16:22,363]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:16:22,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34537472 bytes

[2021-09-09 16:16:22,495]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 16:16:22,495]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:16:24,431]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 13656064 bytes

[2021-09-09 16:16:24,432]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-09 16:51:06,692]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-09 16:51:06,692]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:51:06,692]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:51:06,870]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34574336 bytes

[2021-09-09 16:51:06,871]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 16:51:06,872]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:51:08,797]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 13586432 bytes

[2021-09-09 16:51:08,798]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-09 17:27:26,762]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-09 17:27:26,763]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:27:26,763]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:27:26,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34615296 bytes

[2021-09-09 17:27:26,896]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 17:27:26,896]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:27:28,834]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 13520896 bytes

[2021-09-09 17:27:28,835]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-13 23:32:04,652]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-13 23:32:04,653]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:32:04,653]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:32:04,774]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33980416 bytes

[2021-09-13 23:32:04,774]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-13 23:32:04,775]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:32:06,463]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 12177408 bytes

[2021-09-13 23:32:06,464]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-13 23:42:44,176]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-13 23:42:44,176]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:44,177]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:44,300]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34263040 bytes

[2021-09-13 23:42:44,301]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-13 23:42:44,302]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:44,330]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 6402048 bytes

[2021-09-13 23:42:44,331]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-14 09:01:59,971]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-14 09:01:59,971]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:01:59,971]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:02:00,132]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34201600 bytes

[2021-09-14 09:02:00,133]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-14 09:02:00,133]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:02:01,866]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 13537280 bytes

[2021-09-14 09:02:01,867]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-14 09:21:42,433]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-14 09:21:42,433]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:42,433]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:42,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34115584 bytes

[2021-09-14 09:21:42,561]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-14 09:21:42,561]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:42,589]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 6615040 bytes

[2021-09-14 09:21:42,590]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-15 15:35:09,639]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-15 15:35:09,639]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:35:09,640]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:35:09,749]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33878016 bytes

[2021-09-15 15:35:09,750]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-15 15:35:09,750]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:35:11,462]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 13664256 bytes

[2021-09-15 15:35:11,462]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-15 15:55:01,634]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-15 15:55:01,634]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:01,635]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:01,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34045952 bytes

[2021-09-15 15:55:01,744]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-15 15:55:01,744]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:01,774]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 6254592 bytes

[2021-09-15 15:55:01,774]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-18 14:05:39,059]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-18 14:05:39,059]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:39,060]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:39,216]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33955840 bytes

[2021-09-18 14:05:39,217]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-18 14:05:39,217]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:40,813]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11767808 bytes

[2021-09-18 14:05:40,813]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-18 16:30:12,401]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-18 16:30:12,401]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:30:12,402]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:30:12,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33984512 bytes

[2021-09-18 16:30:12,514]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-18 16:30:12,515]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:30:14,085]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11739136 bytes

[2021-09-18 16:30:14,085]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-22 08:59:54,968]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-22 08:59:54,968]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:54,969]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:55,084]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33947648 bytes

[2021-09-22 08:59:55,085]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-22 08:59:55,085]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:55,932]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11325440 bytes

[2021-09-22 08:59:55,932]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-22 11:28:51,873]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-22 11:28:51,874]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:51,874]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:51,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34238464 bytes

[2021-09-22 11:28:51,985]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-22 11:28:51,986]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:53,612]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11902976 bytes

[2021-09-22 11:28:53,612]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-23 16:47:59,745]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-23 16:47:59,745]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:47:59,745]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:47:59,856]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34201600 bytes

[2021-09-23 16:47:59,857]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-23 16:47:59,857]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:48:01,413]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
balancing!
	current map manager:
		current min nodes:49
		current min depth:6
rewriting!
	current map manager:
		current min nodes:49
		current min depth:6
balancing!
	current map manager:
		current min nodes:49
		current min depth:6
rewriting!
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11329536 bytes

[2021-09-23 16:48:01,414]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-23 17:10:56,233]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-23 17:10:56,233]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:56,233]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:10:56,345]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34025472 bytes

[2021-09-23 17:10:56,347]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-23 17:10:56,347]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:58,022]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
balancing!
	current map manager:
		current min nodes:49
		current min depth:6
rewriting!
	current map manager:
		current min nodes:49
		current min depth:6
balancing!
	current map manager:
		current min nodes:49
		current min depth:6
rewriting!
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11956224 bytes

[2021-09-23 17:10:58,022]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-23 18:12:33,722]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-23 18:12:33,722]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:12:33,722]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:12:33,831]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34316288 bytes

[2021-09-23 18:12:33,832]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-23 18:12:33,833]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:12:35,439]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
balancing!
	current map manager:
		current min nodes:49
		current min depth:6
rewriting!
	current map manager:
		current min nodes:49
		current min depth:6
balancing!
	current map manager:
		current min nodes:49
		current min depth:6
rewriting!
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11317248 bytes

[2021-09-23 18:12:35,440]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-27 16:39:40,886]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-27 16:39:40,887]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:40,887]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:41,059]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33976320 bytes

[2021-09-27 16:39:41,060]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-27 16:39:41,060]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:42,631]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
balancing!
	current map manager:
		current min nodes:49
		current min depth:6
rewriting!
	current map manager:
		current min nodes:49
		current min depth:6
balancing!
	current map manager:
		current min nodes:49
		current min depth:6
rewriting!
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11935744 bytes

[2021-09-27 16:39:42,632]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-27 17:46:24,373]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-27 17:46:24,373]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:46:24,373]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:46:24,486]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34168832 bytes

[2021-09-27 17:46:24,487]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-27 17:46:24,487]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:46:26,048]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
balancing!
	current map manager:
		current min nodes:49
		current min depth:6
rewriting!
	current map manager:
		current min nodes:49
		current min depth:6
balancing!
	current map manager:
		current min nodes:49
		current min depth:6
rewriting!
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 12017664 bytes

[2021-09-27 17:46:26,049]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-28 02:12:38,104]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-28 02:12:38,104]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:38,104]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:38,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34308096 bytes

[2021-09-28 02:12:38,245]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-28 02:12:38,245]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:39,826]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 12021760 bytes

[2021-09-28 02:12:39,827]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-28 16:51:59,688]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-28 16:51:59,688]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:59,689]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:59,801]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34160640 bytes

[2021-09-28 16:51:59,802]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-28 16:51:59,802]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:52:01,370]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11997184 bytes

[2021-09-28 16:52:01,371]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-28 17:31:01,961]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-09-28 17:31:01,961]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:31:01,961]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:31:02,073]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34344960 bytes

[2021-09-28 17:31:02,074]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-28 17:31:02,074]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:31:03,614]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 12009472 bytes

[2021-09-28 17:31:03,615]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-10-09 10:43:09,504]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-09 10:43:09,504]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:09,505]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:09,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34287616 bytes

[2021-10-09 10:43:09,617]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-09 10:43:09,617]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:09,661]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 6680576 bytes

[2021-10-09 10:43:09,661]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-09 11:25:41,869]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-09 11:25:41,869]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:41,869]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:41,980]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34254848 bytes

[2021-10-09 11:25:41,981]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-09 11:25:41,981]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:42,024]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 6631424 bytes

[2021-10-09 11:25:42,024]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-09 16:33:47,220]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-09 16:33:47,221]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:47,221]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:47,333]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34091008 bytes

[2021-10-09 16:33:47,334]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-09 16:33:47,334]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:48,152]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11091968 bytes

[2021-10-09 16:33:48,152]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-09 16:50:50,497]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-09 16:50:50,497]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:50,498]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:50,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33976320 bytes

[2021-10-09 16:50:50,610]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-09 16:50:50,610]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:51,412]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11173888 bytes

[2021-10-09 16:50:51,412]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-12 11:02:26,626]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-12 11:02:26,627]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:02:26,627]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:02:26,747]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34312192 bytes

[2021-10-12 11:02:26,748]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-12 11:02:26,748]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:02:28,428]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11239424 bytes

[2021-10-12 11:02:28,428]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-12 11:19:59,494]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-12 11:19:59,495]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:59,495]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:59,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34177024 bytes

[2021-10-12 11:19:59,612]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-12 11:19:59,612]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:59,657]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 6352896 bytes

[2021-10-12 11:19:59,657]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-12 13:37:55,375]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-12 13:37:55,375]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:55,375]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:55,492]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34107392 bytes

[2021-10-12 13:37:55,493]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-12 13:37:55,494]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:57,217]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11472896 bytes

[2021-10-12 13:37:57,217]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-12 15:08:34,170]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-12 15:08:34,170]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:08:34,170]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:08:34,285]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34349056 bytes

[2021-10-12 15:08:34,286]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-12 15:08:34,286]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:08:35,927]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11182080 bytes

[2021-10-12 15:08:35,928]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-12 18:53:33,642]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-12 18:53:33,642]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:53:33,643]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:53:33,804]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34222080 bytes

[2021-10-12 18:53:33,805]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-12 18:53:33,805]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:53:35,456]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11382784 bytes

[2021-10-12 18:53:35,457]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-18 11:47:05,028]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-18 11:47:05,029]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:47:05,029]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:47:05,145]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34140160 bytes

[2021-10-18 11:47:05,146]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-18 11:47:05,146]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:47:06,779]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11325440 bytes

[2021-10-18 11:47:06,780]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-18 12:04:32,419]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-18 12:04:32,420]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:32,420]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:32,543]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34004992 bytes

[2021-10-18 12:04:32,544]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-18 12:04:32,544]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:32,567]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 5955584 bytes

[2021-10-18 12:04:32,568]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-19 14:12:28,276]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-19 14:12:28,277]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:28,277]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:28,390]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34021376 bytes

[2021-10-19 14:12:28,391]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-19 14:12:28,391]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:28,419]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-19 14:12:28,420]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-22 13:35:06,018]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-22 13:35:06,018]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:06,018]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:06,132]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34103296 bytes

[2021-10-22 13:35:06,133]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-22 13:35:06,134]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:06,180]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 8929280 bytes

[2021-10-22 13:35:06,181]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-22 13:55:58,830]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-22 13:55:58,830]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:58,830]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:58,945]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33918976 bytes

[2021-10-22 13:55:58,946]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-22 13:55:58,946]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:58,998]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 8847360 bytes

[2021-10-22 13:55:58,998]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-22 14:02:49,452]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-22 14:02:49,452]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:49,453]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:49,567]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34000896 bytes

[2021-10-22 14:02:49,568]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-22 14:02:49,568]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:49,587]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 6029312 bytes

[2021-10-22 14:02:49,588]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-22 14:06:10,546]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-22 14:06:10,547]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:10,547]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:10,670]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33996800 bytes

[2021-10-22 14:06:10,670]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-22 14:06:10,671]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:10,696]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 5906432 bytes

[2021-10-22 14:06:10,696]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-23 13:36:29,640]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-23 13:36:29,640]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:36:29,641]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:36:29,799]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34078720 bytes

[2021-10-23 13:36:29,800]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-23 13:36:29,800]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:36:31,482]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :19
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():19
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11452416 bytes

[2021-10-23 13:36:31,482]mapper_test.py:224:[INFO]: area: 19 level: 3
[2021-10-24 17:48:11,376]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-24 17:48:11,376]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:48:11,377]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:48:11,492]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34131968 bytes

[2021-10-24 17:48:11,493]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-24 17:48:11,493]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:48:13,127]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :19
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11452416 bytes

[2021-10-24 17:48:13,127]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-24 18:08:36,377]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-24 18:08:36,378]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:08:36,378]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:08:36,495]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34025472 bytes

[2021-10-24 18:08:36,496]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-24 18:08:36,497]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:08:38,115]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
	current map manager:
		current min nodes:49
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11362304 bytes

[2021-10-24 18:08:38,116]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-26 10:26:03,415]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-26 10:26:03,415]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:03,415]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:03,529]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33992704 bytes

[2021-10-26 10:26:03,530]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-26 10:26:03,530]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:03,546]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	current map manager:
		current min nodes:49
		current min depth:7
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 5931008 bytes

[2021-10-26 10:26:03,547]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-26 11:06:33,336]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-26 11:06:33,336]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:06:33,336]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:06:33,449]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33935360 bytes

[2021-10-26 11:06:33,450]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-26 11:06:33,451]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:06:35,178]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11087872 bytes

[2021-10-26 11:06:35,179]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-26 11:27:09,202]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-26 11:27:09,202]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:27:09,202]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:27:09,378]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33931264 bytes

[2021-10-26 11:27:09,379]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-26 11:27:09,379]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:27:11,180]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	Report mapping result:
		klut_size()     :39
		klut.num_gates():21
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11280384 bytes

[2021-10-26 11:27:11,180]mapper_test.py:224:[INFO]: area: 21 level: 3
[2021-10-26 12:25:14,755]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-26 12:25:14,756]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:25:14,756]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:25:14,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34062336 bytes

[2021-10-26 12:25:14,919]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-26 12:25:14,920]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:25:16,555]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 11124736 bytes

[2021-10-26 12:25:16,556]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-26 14:13:30,509]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-26 14:13:30,509]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:30,510]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:30,626]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34250752 bytes

[2021-10-26 14:13:30,627]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-26 14:13:30,627]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:30,652]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 5804032 bytes

[2021-10-26 14:13:30,653]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-29 16:10:35,668]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-10-29 16:10:35,668]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:35,668]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:35,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34050048 bytes

[2021-10-29 16:10:35,785]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-29 16:10:35,786]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:35,804]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	Report mapping result:
		klut_size()     :41
		klut.num_gates():23
		max delay       :4
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
Peak memory: 5738496 bytes

[2021-10-29 16:10:35,805]mapper_test.py:224:[INFO]: area: 23 level: 4
[2021-11-03 09:52:32,877]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-03 09:52:32,878]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:32,878]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:32,994]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34164736 bytes

[2021-11-03 09:52:32,995]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-03 09:52:32,995]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:33,026]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	Report mapping result:
		klut_size()     :41
		klut.num_gates():23
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig_output.v
	Peak memory: 5816320 bytes

[2021-11-03 09:52:33,026]mapper_test.py:226:[INFO]: area: 23 level: 3
[2021-11-03 10:04:44,352]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-03 10:04:44,352]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:44,352]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:44,468]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34209792 bytes

[2021-11-03 10:04:44,469]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-03 10:04:44,469]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:44,488]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	Report mapping result:
		klut_size()     :42
		klut.num_gates():24
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :5
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig_output.v
	Peak memory: 5775360 bytes

[2021-11-03 10:04:44,489]mapper_test.py:226:[INFO]: area: 24 level: 3
[2021-11-03 13:44:44,463]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-03 13:44:44,465]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:44,465]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:44,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34086912 bytes

[2021-11-03 13:44:44,583]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-03 13:44:44,583]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:44,610]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	Report mapping result:
		klut_size()     :42
		klut.num_gates():24
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :5
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig_output.v
	Peak memory: 5681152 bytes

[2021-11-03 13:44:44,610]mapper_test.py:226:[INFO]: area: 24 level: 3
[2021-11-03 13:50:59,493]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-03 13:50:59,493]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:59,493]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:59,655]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34349056 bytes

[2021-11-03 13:50:59,656]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-03 13:50:59,657]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:59,679]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	Report mapping result:
		klut_size()     :42
		klut.num_gates():24
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :5
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig_output.v
	Peak memory: 5877760 bytes

[2021-11-03 13:50:59,680]mapper_test.py:226:[INFO]: area: 24 level: 3
[2021-11-04 15:57:57,249]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-04 15:57:57,250]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:57,250]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:57,371]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34013184 bytes

[2021-11-04 15:57:57,372]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-04 15:57:57,373]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:57,391]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig_output.v
	Peak memory: 5685248 bytes

[2021-11-04 15:57:57,392]mapper_test.py:226:[INFO]: area: 16 level: 3
[2021-11-16 12:28:41,633]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-16 12:28:41,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:41,634]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:41,749]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33947648 bytes

[2021-11-16 12:28:41,750]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-16 12:28:41,750]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:41,774]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
Mapping time: 0.000556 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
	Peak memory: 5853184 bytes

[2021-11-16 12:28:41,774]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-16 14:17:39,486]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-16 14:17:39,486]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:39,486]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:39,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33902592 bytes

[2021-11-16 14:17:39,607]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-16 14:17:39,608]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:39,631]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
Mapping time: 0.000544 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
	Peak memory: 5775360 bytes

[2021-11-16 14:17:39,632]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-16 14:24:00,793]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-16 14:24:00,793]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:00,794]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:00,969]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34127872 bytes

[2021-11-16 14:24:00,970]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-16 14:24:00,970]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:00,991]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
Mapping time: 0.000865 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
	Peak memory: 5734400 bytes

[2021-11-16 14:24:00,991]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-17 16:36:38,631]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-17 16:36:38,632]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:38,632]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:38,747]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33964032 bytes

[2021-11-17 16:36:38,748]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-17 16:36:38,748]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:38,766]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
Mapping time: 0.000906 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
	Peak memory: 5898240 bytes

[2021-11-17 16:36:38,767]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-18 10:19:16,659]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-18 10:19:16,660]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:16,660]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:16,783]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33939456 bytes

[2021-11-18 10:19:16,784]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-18 10:19:16,784]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:16,801]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
Mapping time: 0.001603 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
	Peak memory: 5734400 bytes

[2021-11-18 10:19:16,802]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-23 16:12:07,068]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-23 16:12:07,069]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:07,069]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:07,182]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34226176 bytes

[2021-11-23 16:12:07,183]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-23 16:12:07,183]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:07,212]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
Mapping time: 0.002425 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
	Peak memory: 5701632 bytes

[2021-11-23 16:12:07,213]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-23 16:43:05,896]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-23 16:43:05,897]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:05,897]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:06,013]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34131968 bytes

[2021-11-23 16:43:06,014]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-23 16:43:06,014]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:06,033]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
Mapping time: 0.001973 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
	Peak memory: 5701632 bytes

[2021-11-23 16:43:06,034]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-24 11:39:16,340]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-24 11:39:16,340]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:16,340]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:16,453]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33918976 bytes

[2021-11-24 11:39:16,454]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-24 11:39:16,454]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:16,470]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
Mapping time: 6.8e-05 secs
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
	Peak memory: 5853184 bytes

[2021-11-24 11:39:16,470]mapper_test.py:228:[INFO]: area: 17 level: 3
[2021-11-24 12:02:30,239]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-24 12:02:30,240]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:30,240]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:30,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34332672 bytes

[2021-11-24 12:02:30,361]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-24 12:02:30,361]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:30,384]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
Mapping time: 4.2e-05 secs
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
	Peak memory: 5947392 bytes

[2021-11-24 12:02:30,384]mapper_test.py:228:[INFO]: area: 17 level: 3
[2021-11-24 12:06:18,043]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-24 12:06:18,043]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:18,043]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:18,163]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33935360 bytes

[2021-11-24 12:06:18,164]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-24 12:06:18,164]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:18,189]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
Mapping time: 0.000597 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
	Peak memory: 6057984 bytes

[2021-11-24 12:06:18,189]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-24 12:11:52,720]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-24 12:11:52,720]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:52,720]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:52,835]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34164736 bytes

[2021-11-24 12:11:52,836]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-24 12:11:52,836]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:52,851]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00025 secs
	Report mapping result:
		klut_size()     :31
		klut.num_gates():13
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
	Peak memory: 5525504 bytes

[2021-11-24 12:11:52,852]mapper_test.py:228:[INFO]: area: 13 level: 4
[2021-11-24 12:58:16,579]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-24 12:58:16,579]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:16,579]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:16,693]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33902592 bytes

[2021-11-24 12:58:16,694]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-24 12:58:16,695]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:16,720]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
Mapping time: 0.000582 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
	Peak memory: 5791744 bytes

[2021-11-24 12:58:16,721]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-24 13:13:34,139]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-24 13:13:34,139]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:13:34,139]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:13:34,256]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34213888 bytes

[2021-11-24 13:13:34,257]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-24 13:13:34,257]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:13:35,964]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
Mapping time: 0.000607 secs
Mapping time: 0.000643 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
	Peak memory: 10915840 bytes

[2021-11-24 13:13:35,965]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-24 13:36:22,334]mapper_test.py:79:[INFO]: run case "CM163_comb"
[2021-11-24 13:36:22,334]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:36:22,335]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:36:22,501]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      32.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       48.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
P:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      137.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       45.  Cut =      110.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      109.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       44.  Cut =      113.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34156544 bytes

[2021-11-24 13:36:22,502]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-24 13:36:22,503]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:36:24,143]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
Mapping time: 4.3e-05 secs
Mapping time: 4.7e-05 secs
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v
	Peak memory: 11022336 bytes

[2021-11-24 13:36:24,143]mapper_test.py:228:[INFO]: area: 17 level: 3
