#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x15ae64e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15ae780c0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x15aeae880 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x150050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15aeb7b00_0 .net "in", 31 0, o0x150050010;  0 drivers
v0x15aec2c90_0 .var "out", 31 0;
S_0x15aead630 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1500500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15aec2d50_0 .net "clk", 0 0, o0x1500500d0;  0 drivers
o0x150050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15aec2df0_0 .net "data_address", 31 0, o0x150050100;  0 drivers
o0x150050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x15aec2ea0_0 .net "data_read", 0 0, o0x150050130;  0 drivers
v0x15aec2f50_0 .var "data_readdata", 31 0;
o0x150050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x15aec3000_0 .net "data_write", 0 0, o0x150050190;  0 drivers
o0x1500501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15aec30e0_0 .net "data_writedata", 31 0, o0x1500501c0;  0 drivers
S_0x15ae99340 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x150050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x15aec3220_0 .net "clk", 0 0, o0x150050310;  0 drivers
v0x15aec32d0_0 .var "curr_addr", 31 0;
o0x150050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x15aec3380_0 .net "enable", 0 0, o0x150050370;  0 drivers
o0x1500503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15aec3430_0 .net "next_addr", 31 0, o0x1500503a0;  0 drivers
o0x1500503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15aec34e0_0 .net "reset", 0 0, o0x1500503d0;  0 drivers
E_0x15aeb82a0 .event posedge, v0x15aec3220_0;
S_0x15aeac8c0 .scope module, "sltiu_tb" "sltiu_tb" 7 1;
 .timescale 0 0;
v0x15aecff50_0 .net "active", 0 0, L_0x15aed8840;  1 drivers
v0x15aed0000_0 .var "clk", 0 0;
v0x15aed0110_0 .var "clk_enable", 0 0;
v0x15aed01a0_0 .net "data_address", 31 0, v0x15aecdf30_0;  1 drivers
v0x15aed0230_0 .net "data_read", 0 0, L_0x15aed7e80;  1 drivers
v0x15aed02c0_0 .var "data_readdata", 31 0;
v0x15aed0350_0 .net "data_write", 0 0, L_0x15aed7910;  1 drivers
v0x15aed03e0_0 .net "data_writedata", 31 0, v0x15aec6d40_0;  1 drivers
v0x15aed04b0_0 .net "instr_address", 31 0, L_0x15aed8970;  1 drivers
v0x15aed05c0_0 .var "instr_readdata", 31 0;
v0x15aed0650_0 .net "register_v0", 31 0, L_0x15aed61c0;  1 drivers
v0x15aed0720_0 .var "reset", 0 0;
S_0x15aec3640 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x15aeac8c0;
 .timescale 0 0;
v0x15aec3810_0 .var "ex_imm", 31 0;
v0x15aec38d0_0 .var "expected", 31 0;
v0x15aec3980_0 .var "i", 4 0;
v0x15aec3a40_0 .var "imm", 15 0;
v0x15aec3af0_0 .var "imm_instr", 31 0;
v0x15aec3be0_0 .var "opcode", 5 0;
v0x15aec3c90_0 .var "rs", 4 0;
v0x15aec3d40_0 .var "rt", 4 0;
v0x15aec3df0_0 .var "test", 31 0;
v0x15aec3f00_0 .var "test_imm", 15 0;
E_0x15ae937f0 .event posedge, v0x15aec7050_0;
S_0x15aec3fb0 .scope module, "dut" "mips_cpu_harvard" 7 136, 8 1 0, S_0x15aeac8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x15aed1380 .functor OR 1, L_0x15aed1030, L_0x15aed1240, C4<0>, C4<0>;
L_0x15aed1470 .functor BUFZ 1, L_0x15aed0b20, C4<0>, C4<0>, C4<0>;
L_0x15aed18a0 .functor AND 1, L_0x15aed0b20, L_0x15aed19f0, C4<1>, C4<1>;
L_0x15aed1b70 .functor OR 1, L_0x15aed18a0, L_0x15aed1910, C4<0>, C4<0>;
L_0x15aed1ca0 .functor OR 1, L_0x15aed1b70, L_0x15aed1720, C4<0>, C4<0>;
L_0x15aed1dc0 .functor OR 1, L_0x15aed1ca0, L_0x15aed3060, C4<0>, C4<0>;
L_0x15aed1e70 .functor OR 1, L_0x15aed1dc0, L_0x15aed2af0, C4<0>, C4<0>;
L_0x15aed2a00 .functor AND 1, L_0x15aed2510, L_0x15aed2630, C4<1>, C4<1>;
L_0x15aed2af0 .functor OR 1, L_0x15aed22b0, L_0x15aed2a00, C4<0>, C4<0>;
L_0x15aed3060 .functor AND 1, L_0x15aed27e0, L_0x15aed2d10, C4<1>, C4<1>;
L_0x15aed35c0 .functor OR 1, L_0x15aed2f00, L_0x15aed3230, C4<0>, C4<0>;
L_0x15aed1640 .functor OR 1, L_0x15aed39b0, L_0x15aed3c60, C4<0>, C4<0>;
L_0x15aed3f90 .functor AND 1, L_0x15aed3480, L_0x15aed1640, C4<1>, C4<1>;
L_0x15aed4190 .functor OR 1, L_0x15aed3e20, L_0x15aed42d0, C4<0>, C4<0>;
L_0x15aed4620 .functor OR 1, L_0x15aed4190, L_0x15aed4500, C4<0>, C4<0>;
L_0x15aed4080 .functor AND 1, L_0x15aed0b20, L_0x15aed4620, C4<1>, C4<1>;
L_0x15aed43b0 .functor AND 1, L_0x15aed0b20, L_0x15aed4810, C4<1>, C4<1>;
L_0x15aed46d0 .functor AND 1, L_0x15aed0b20, L_0x15aed28e0, C4<1>, C4<1>;
L_0x15aed52d0 .functor AND 1, v0x15aecde10_0, v0x15aecfc50_0, C4<1>, C4<1>;
L_0x15aed5340 .functor AND 1, L_0x15aed52d0, L_0x15aed1e70, C4<1>, C4<1>;
L_0x15aed5470 .functor OR 1, L_0x15aed2af0, L_0x15aed3060, C4<0>, C4<0>;
L_0x15aed6230 .functor BUFZ 32, L_0x15aed5e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15aed6320 .functor BUFZ 32, L_0x15aed60d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15aed7290 .functor AND 1, v0x15aed0110_0, L_0x15aed4080, C4<1>, C4<1>;
L_0x15aed7300 .functor AND 1, L_0x15aed7290, v0x15aecde10_0, C4<1>, C4<1>;
L_0x15aed5b40 .functor AND 1, L_0x15aed7300, L_0x15aed74e0, C4<1>, C4<1>;
L_0x15aed77c0 .functor AND 1, v0x15aecde10_0, v0x15aecfc50_0, C4<1>, C4<1>;
L_0x15aed7910 .functor AND 1, L_0x15aed77c0, L_0x15aed2040, C4<1>, C4<1>;
L_0x15aed7580 .functor OR 1, L_0x15aed79c0, L_0x15aed7a60, C4<0>, C4<0>;
L_0x15aed7e10 .functor AND 1, L_0x15aed7580, L_0x15aed7670, C4<1>, C4<1>;
L_0x15aed7e80 .functor OR 1, L_0x15aed1720, L_0x15aed7e10, C4<0>, C4<0>;
L_0x15aed8840 .functor BUFZ 1, v0x15aecde10_0, C4<0>, C4<0>, C4<0>;
L_0x15aed8970 .functor BUFZ 32, v0x15aecdea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15aec90e0_0 .net *"_ivl_100", 31 0, L_0x15aed2c70;  1 drivers
L_0x1500884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aec9170_0 .net *"_ivl_103", 25 0, L_0x1500884d8;  1 drivers
L_0x150088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aec9200_0 .net/2u *"_ivl_104", 31 0, L_0x150088520;  1 drivers
v0x15aec9290_0 .net *"_ivl_106", 0 0, L_0x15aed27e0;  1 drivers
v0x15aec9320_0 .net *"_ivl_109", 5 0, L_0x15aed2e60;  1 drivers
L_0x150088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x15aec93c0_0 .net/2u *"_ivl_110", 5 0, L_0x150088568;  1 drivers
v0x15aec9470_0 .net *"_ivl_112", 0 0, L_0x15aed2d10;  1 drivers
v0x15aec9510_0 .net *"_ivl_116", 31 0, L_0x15aed3190;  1 drivers
L_0x1500885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aec95c0_0 .net *"_ivl_119", 25 0, L_0x1500885b0;  1 drivers
L_0x1500880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x15aec96d0_0 .net/2u *"_ivl_12", 5 0, L_0x1500880a0;  1 drivers
L_0x1500885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x15aec9780_0 .net/2u *"_ivl_120", 31 0, L_0x1500885f8;  1 drivers
v0x15aec9830_0 .net *"_ivl_122", 0 0, L_0x15aed2f00;  1 drivers
v0x15aec98d0_0 .net *"_ivl_124", 31 0, L_0x15aed33a0;  1 drivers
L_0x150088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aec9980_0 .net *"_ivl_127", 25 0, L_0x150088640;  1 drivers
L_0x150088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15aec9a30_0 .net/2u *"_ivl_128", 31 0, L_0x150088688;  1 drivers
v0x15aec9ae0_0 .net *"_ivl_130", 0 0, L_0x15aed3230;  1 drivers
v0x15aec9b80_0 .net *"_ivl_134", 31 0, L_0x15aed3710;  1 drivers
L_0x1500886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aec9d10_0 .net *"_ivl_137", 25 0, L_0x1500886d0;  1 drivers
L_0x150088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aec9da0_0 .net/2u *"_ivl_138", 31 0, L_0x150088718;  1 drivers
v0x15aec9e50_0 .net *"_ivl_140", 0 0, L_0x15aed3480;  1 drivers
v0x15aec9ef0_0 .net *"_ivl_143", 5 0, L_0x15aed3ac0;  1 drivers
L_0x150088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x15aec9fa0_0 .net/2u *"_ivl_144", 5 0, L_0x150088760;  1 drivers
v0x15aeca050_0 .net *"_ivl_146", 0 0, L_0x15aed39b0;  1 drivers
v0x15aeca0f0_0 .net *"_ivl_149", 5 0, L_0x15aed3d80;  1 drivers
L_0x1500887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x15aeca1a0_0 .net/2u *"_ivl_150", 5 0, L_0x1500887a8;  1 drivers
v0x15aeca250_0 .net *"_ivl_152", 0 0, L_0x15aed3c60;  1 drivers
v0x15aeca2f0_0 .net *"_ivl_155", 0 0, L_0x15aed1640;  1 drivers
v0x15aeca390_0 .net *"_ivl_159", 1 0, L_0x15aed40f0;  1 drivers
L_0x1500880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x15aeca440_0 .net/2u *"_ivl_16", 5 0, L_0x1500880e8;  1 drivers
L_0x1500887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x15aeca4f0_0 .net/2u *"_ivl_160", 1 0, L_0x1500887f0;  1 drivers
v0x15aeca5a0_0 .net *"_ivl_162", 0 0, L_0x15aed3e20;  1 drivers
L_0x150088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x15aeca640_0 .net/2u *"_ivl_164", 5 0, L_0x150088838;  1 drivers
v0x15aeca6f0_0 .net *"_ivl_166", 0 0, L_0x15aed42d0;  1 drivers
v0x15aec9c20_0 .net *"_ivl_169", 0 0, L_0x15aed4190;  1 drivers
L_0x150088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x15aeca980_0 .net/2u *"_ivl_170", 5 0, L_0x150088880;  1 drivers
v0x15aecaa10_0 .net *"_ivl_172", 0 0, L_0x15aed4500;  1 drivers
v0x15aecaaa0_0 .net *"_ivl_175", 0 0, L_0x15aed4620;  1 drivers
L_0x1500888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x15aecab30_0 .net/2u *"_ivl_178", 5 0, L_0x1500888c8;  1 drivers
v0x15aecabd0_0 .net *"_ivl_180", 0 0, L_0x15aed4810;  1 drivers
L_0x150088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x15aecac70_0 .net/2u *"_ivl_184", 5 0, L_0x150088910;  1 drivers
v0x15aecad20_0 .net *"_ivl_186", 0 0, L_0x15aed28e0;  1 drivers
L_0x150088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x15aecadc0_0 .net/2u *"_ivl_194", 4 0, L_0x150088958;  1 drivers
v0x15aecae70_0 .net *"_ivl_197", 4 0, L_0x15aed4f00;  1 drivers
v0x15aecaf20_0 .net *"_ivl_199", 4 0, L_0x15aed4d90;  1 drivers
v0x15aecafd0_0 .net *"_ivl_20", 31 0, L_0x15aed0e90;  1 drivers
v0x15aecb080_0 .net *"_ivl_200", 4 0, L_0x15aed4e30;  1 drivers
v0x15aecb130_0 .net *"_ivl_205", 0 0, L_0x15aed52d0;  1 drivers
v0x15aecb1d0_0 .net *"_ivl_209", 0 0, L_0x15aed5470;  1 drivers
L_0x1500889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15aecb270_0 .net/2u *"_ivl_210", 31 0, L_0x1500889a0;  1 drivers
v0x15aecb320_0 .net *"_ivl_212", 31 0, L_0x15aed4460;  1 drivers
v0x15aecb3d0_0 .net *"_ivl_214", 31 0, L_0x15aed4fa0;  1 drivers
v0x15aecb480_0 .net *"_ivl_216", 31 0, L_0x15aed5810;  1 drivers
v0x15aecb530_0 .net *"_ivl_218", 31 0, L_0x15aed56d0;  1 drivers
v0x15aecb5e0_0 .net *"_ivl_227", 0 0, L_0x15aed7290;  1 drivers
v0x15aecb680_0 .net *"_ivl_229", 0 0, L_0x15aed7300;  1 drivers
L_0x150088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aecb720_0 .net *"_ivl_23", 25 0, L_0x150088130;  1 drivers
v0x15aecb7d0_0 .net *"_ivl_230", 31 0, L_0x15aed7440;  1 drivers
L_0x150088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aecb880_0 .net *"_ivl_233", 30 0, L_0x150088ac0;  1 drivers
L_0x150088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15aecb930_0 .net/2u *"_ivl_234", 31 0, L_0x150088b08;  1 drivers
v0x15aecb9e0_0 .net *"_ivl_236", 0 0, L_0x15aed74e0;  1 drivers
L_0x150088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15aecba80_0 .net/2u *"_ivl_24", 31 0, L_0x150088178;  1 drivers
v0x15aecbb30_0 .net *"_ivl_241", 0 0, L_0x15aed77c0;  1 drivers
L_0x150088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x15aecbbd0_0 .net/2u *"_ivl_244", 5 0, L_0x150088b50;  1 drivers
L_0x150088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x15aecbc80_0 .net/2u *"_ivl_248", 5 0, L_0x150088b98;  1 drivers
v0x15aecbd30_0 .net *"_ivl_255", 0 0, L_0x15aed7670;  1 drivers
v0x15aeca790_0 .net *"_ivl_257", 0 0, L_0x15aed7e10;  1 drivers
v0x15aeca830_0 .net *"_ivl_26", 0 0, L_0x15aed1030;  1 drivers
v0x15aeca8d0_0 .net *"_ivl_261", 15 0, L_0x15aed82b0;  1 drivers
v0x15aecbdc0_0 .net *"_ivl_262", 17 0, L_0x15aed7b40;  1 drivers
L_0x150088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15aecbe70_0 .net *"_ivl_265", 1 0, L_0x150088c28;  1 drivers
v0x15aecbf20_0 .net *"_ivl_268", 15 0, L_0x15aed8560;  1 drivers
L_0x150088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15aecbfd0_0 .net *"_ivl_270", 1 0, L_0x150088c70;  1 drivers
v0x15aecc080_0 .net *"_ivl_273", 0 0, L_0x15aed8490;  1 drivers
L_0x150088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x15aecc130_0 .net/2u *"_ivl_274", 13 0, L_0x150088cb8;  1 drivers
L_0x150088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aecc1e0_0 .net/2u *"_ivl_276", 13 0, L_0x150088d00;  1 drivers
v0x15aecc290_0 .net *"_ivl_278", 13 0, L_0x15aed8600;  1 drivers
v0x15aecc340_0 .net *"_ivl_28", 31 0, L_0x15aed1150;  1 drivers
L_0x1500881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aecc3f0_0 .net *"_ivl_31", 25 0, L_0x1500881c0;  1 drivers
L_0x150088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15aecc4a0_0 .net/2u *"_ivl_32", 31 0, L_0x150088208;  1 drivers
v0x15aecc550_0 .net *"_ivl_34", 0 0, L_0x15aed1240;  1 drivers
v0x15aecc5f0_0 .net *"_ivl_4", 31 0, L_0x15aed09f0;  1 drivers
v0x15aecc6a0_0 .net *"_ivl_41", 2 0, L_0x15aed1520;  1 drivers
L_0x150088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x15aecc750_0 .net/2u *"_ivl_42", 2 0, L_0x150088250;  1 drivers
v0x15aecc800_0 .net *"_ivl_47", 2 0, L_0x15aed1800;  1 drivers
L_0x150088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x15aecc8b0_0 .net/2u *"_ivl_48", 2 0, L_0x150088298;  1 drivers
v0x15aecc960_0 .net *"_ivl_53", 0 0, L_0x15aed19f0;  1 drivers
v0x15aecca00_0 .net *"_ivl_55", 0 0, L_0x15aed18a0;  1 drivers
v0x15aeccaa0_0 .net *"_ivl_57", 0 0, L_0x15aed1b70;  1 drivers
v0x15aeccb40_0 .net *"_ivl_59", 0 0, L_0x15aed1ca0;  1 drivers
v0x15aeccbe0_0 .net *"_ivl_61", 0 0, L_0x15aed1dc0;  1 drivers
v0x15aeccc80_0 .net *"_ivl_65", 2 0, L_0x15aed1f80;  1 drivers
L_0x1500882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x15aeccd30_0 .net/2u *"_ivl_66", 2 0, L_0x1500882e0;  1 drivers
L_0x150088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aeccde0_0 .net *"_ivl_7", 25 0, L_0x150088010;  1 drivers
v0x15aecce90_0 .net *"_ivl_70", 31 0, L_0x15aed2210;  1 drivers
L_0x150088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aeccf40_0 .net *"_ivl_73", 25 0, L_0x150088328;  1 drivers
L_0x150088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15aeccff0_0 .net/2u *"_ivl_74", 31 0, L_0x150088370;  1 drivers
v0x15aecd0a0_0 .net *"_ivl_76", 0 0, L_0x15aed22b0;  1 drivers
v0x15aecd140_0 .net *"_ivl_78", 31 0, L_0x15aed2470;  1 drivers
L_0x150088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aecd1f0_0 .net/2u *"_ivl_8", 31 0, L_0x150088058;  1 drivers
L_0x1500883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aecd2a0_0 .net *"_ivl_81", 25 0, L_0x1500883b8;  1 drivers
L_0x150088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15aecd350_0 .net/2u *"_ivl_82", 31 0, L_0x150088400;  1 drivers
v0x15aecd400_0 .net *"_ivl_84", 0 0, L_0x15aed2510;  1 drivers
v0x15aecd4a0_0 .net *"_ivl_87", 0 0, L_0x15aed23d0;  1 drivers
v0x15aecd550_0 .net *"_ivl_88", 31 0, L_0x15aed26e0;  1 drivers
L_0x150088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aecd600_0 .net *"_ivl_91", 30 0, L_0x150088448;  1 drivers
L_0x150088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15aecd6b0_0 .net/2u *"_ivl_92", 31 0, L_0x150088490;  1 drivers
v0x15aecd760_0 .net *"_ivl_94", 0 0, L_0x15aed2630;  1 drivers
v0x15aecd800_0 .net *"_ivl_97", 0 0, L_0x15aed2a00;  1 drivers
v0x15aecd8a0_0 .net "active", 0 0, L_0x15aed8840;  alias, 1 drivers
v0x15aecd940_0 .net "alu_op1", 31 0, L_0x15aed6230;  1 drivers
v0x15aecd9e0_0 .net "alu_op2", 31 0, L_0x15aed6320;  1 drivers
v0x15aecda80_0 .net "alui_instr", 0 0, L_0x15aed1910;  1 drivers
v0x15aecdb20_0 .net "b_flag", 0 0, v0x15aec4c00_0;  1 drivers
v0x15aecdbd0_0 .net "b_imm", 17 0, L_0x15aed8370;  1 drivers
v0x15aecdc60_0 .net "b_offset", 31 0, L_0x15aed8760;  1 drivers
v0x15aecdcf0_0 .net "clk", 0 0, v0x15aed0000_0;  1 drivers
v0x15aecdd80_0 .net "clk_enable", 0 0, v0x15aed0110_0;  1 drivers
v0x15aecde10_0 .var "cpu_active", 0 0;
v0x15aecdea0_0 .var "curr_addr", 31 0;
v0x15aecdf30_0 .var "data_address", 31 0;
v0x15aecdfd0_0 .net "data_read", 0 0, L_0x15aed7e80;  alias, 1 drivers
v0x15aece070_0 .net "data_readdata", 31 0, v0x15aed02c0_0;  1 drivers
v0x15aece150_0 .net "data_write", 0 0, L_0x15aed7910;  alias, 1 drivers
v0x15aece1f0_0 .net "data_writedata", 31 0, v0x15aec6d40_0;  alias, 1 drivers
v0x15aece290_0 .var "delay_slot", 31 0;
v0x15aece330_0 .net "effective_addr", 31 0, v0x15aec4fc0_0;  1 drivers
v0x15aece3d0_0 .net "funct_code", 5 0, L_0x15aed0950;  1 drivers
v0x15aece480_0 .net "hi_out", 31 0, v0x15aec7100_0;  1 drivers
v0x15aece540_0 .net "hl_reg_enable", 0 0, L_0x15aed5b40;  1 drivers
v0x15aece610_0 .net "instr_address", 31 0, L_0x15aed8970;  alias, 1 drivers
v0x15aece6b0_0 .net "instr_opcode", 5 0, L_0x15aed0830;  1 drivers
v0x15aece750_0 .net "instr_readdata", 31 0, v0x15aed05c0_0;  1 drivers
v0x15aece820_0 .net "j_imm", 0 0, L_0x15aed35c0;  1 drivers
v0x15aece8c0_0 .net "j_reg", 0 0, L_0x15aed3f90;  1 drivers
v0x15aece960_0 .net "link_const", 0 0, L_0x15aed2af0;  1 drivers
v0x15aecea00_0 .net "link_reg", 0 0, L_0x15aed3060;  1 drivers
v0x15aeceaa0_0 .net "lo_out", 31 0, v0x15aec7830_0;  1 drivers
v0x15aeceb40_0 .net "load_data", 31 0, v0x15aec60b0_0;  1 drivers
v0x15aecebf0_0 .net "load_instr", 0 0, L_0x15aed1720;  1 drivers
v0x15aecec80_0 .net "lw", 0 0, L_0x15aed0c40;  1 drivers
v0x15aeced20_0 .net "mfhi", 0 0, L_0x15aed43b0;  1 drivers
v0x15aecedc0_0 .net "mflo", 0 0, L_0x15aed46d0;  1 drivers
v0x15aecee60_0 .net "movefrom", 0 0, L_0x15aed1380;  1 drivers
v0x15aecef00_0 .net "muldiv", 0 0, L_0x15aed4080;  1 drivers
v0x15aecefa0_0 .var "next_delay_slot", 31 0;
v0x15aecf050_0 .net "partial_store", 0 0, L_0x15aed7580;  1 drivers
v0x15aecf0f0_0 .net "r_format", 0 0, L_0x15aed0b20;  1 drivers
v0x15aecf190_0 .net "reg_a_read_data", 31 0, L_0x15aed5e20;  1 drivers
v0x15aecf250_0 .net "reg_a_read_index", 4 0, L_0x15aed4cb0;  1 drivers
v0x15aecf300_0 .net "reg_b_read_data", 31 0, L_0x15aed60d0;  1 drivers
v0x15aecf390_0 .net "reg_b_read_index", 4 0, L_0x15aed48f0;  1 drivers
v0x15aecf450_0 .net "reg_dst", 0 0, L_0x15aed1470;  1 drivers
v0x15aecf4e0_0 .net "reg_write", 0 0, L_0x15aed1e70;  1 drivers
v0x15aecf580_0 .net "reg_write_data", 31 0, L_0x15aed5aa0;  1 drivers
v0x15aecf640_0 .net "reg_write_enable", 0 0, L_0x15aed5340;  1 drivers
v0x15aecf6f0_0 .net "reg_write_index", 4 0, L_0x15aed5170;  1 drivers
v0x15aecf7a0_0 .net "register_v0", 31 0, L_0x15aed61c0;  alias, 1 drivers
v0x15aecf850_0 .net "reset", 0 0, v0x15aed0720_0;  1 drivers
v0x15aecf8e0_0 .net "result", 31 0, v0x15aec5410_0;  1 drivers
v0x15aecf990_0 .net "result_hi", 31 0, v0x15aec4db0_0;  1 drivers
v0x15aecfa60_0 .net "result_lo", 31 0, v0x15aec4f10_0;  1 drivers
v0x15aecfb30_0 .net "sb", 0 0, L_0x15aed79c0;  1 drivers
v0x15aecfbc0_0 .net "sh", 0 0, L_0x15aed7a60;  1 drivers
v0x15aecfc50_0 .var "state", 0 0;
v0x15aecfcf0_0 .net "store_instr", 0 0, L_0x15aed2040;  1 drivers
v0x15aecfd90_0 .net "sw", 0 0, L_0x15aed0db0;  1 drivers
E_0x15aec3b80/0 .event edge, v0x15aec4c00_0, v0x15aece290_0, v0x15aecdc60_0, v0x15aece820_0;
E_0x15aec3b80/1 .event edge, v0x15aec4e60_0, v0x15aece8c0_0, v0x15aec84f0_0;
E_0x15aec3b80 .event/or E_0x15aec3b80/0, E_0x15aec3b80/1;
E_0x15aec4340 .event edge, v0x15aec6a20_0, v0x15aec4fc0_0;
L_0x15aed0830 .part v0x15aed05c0_0, 26, 6;
L_0x15aed0950 .part v0x15aed05c0_0, 0, 6;
L_0x15aed09f0 .concat [ 6 26 0 0], L_0x15aed0830, L_0x150088010;
L_0x15aed0b20 .cmp/eq 32, L_0x15aed09f0, L_0x150088058;
L_0x15aed0c40 .cmp/eq 6, L_0x15aed0830, L_0x1500880a0;
L_0x15aed0db0 .cmp/eq 6, L_0x15aed0830, L_0x1500880e8;
L_0x15aed0e90 .concat [ 6 26 0 0], L_0x15aed0830, L_0x150088130;
L_0x15aed1030 .cmp/eq 32, L_0x15aed0e90, L_0x150088178;
L_0x15aed1150 .concat [ 6 26 0 0], L_0x15aed0830, L_0x1500881c0;
L_0x15aed1240 .cmp/eq 32, L_0x15aed1150, L_0x150088208;
L_0x15aed1520 .part L_0x15aed0830, 3, 3;
L_0x15aed1720 .cmp/eq 3, L_0x15aed1520, L_0x150088250;
L_0x15aed1800 .part L_0x15aed0830, 3, 3;
L_0x15aed1910 .cmp/eq 3, L_0x15aed1800, L_0x150088298;
L_0x15aed19f0 .reduce/nor L_0x15aed4080;
L_0x15aed1f80 .part L_0x15aed0830, 3, 3;
L_0x15aed2040 .cmp/eq 3, L_0x15aed1f80, L_0x1500882e0;
L_0x15aed2210 .concat [ 6 26 0 0], L_0x15aed0830, L_0x150088328;
L_0x15aed22b0 .cmp/eq 32, L_0x15aed2210, L_0x150088370;
L_0x15aed2470 .concat [ 6 26 0 0], L_0x15aed0830, L_0x1500883b8;
L_0x15aed2510 .cmp/eq 32, L_0x15aed2470, L_0x150088400;
L_0x15aed23d0 .part v0x15aed05c0_0, 20, 1;
L_0x15aed26e0 .concat [ 1 31 0 0], L_0x15aed23d0, L_0x150088448;
L_0x15aed2630 .cmp/eq 32, L_0x15aed26e0, L_0x150088490;
L_0x15aed2c70 .concat [ 6 26 0 0], L_0x15aed0830, L_0x1500884d8;
L_0x15aed27e0 .cmp/eq 32, L_0x15aed2c70, L_0x150088520;
L_0x15aed2e60 .part v0x15aed05c0_0, 0, 6;
L_0x15aed2d10 .cmp/eq 6, L_0x15aed2e60, L_0x150088568;
L_0x15aed3190 .concat [ 6 26 0 0], L_0x15aed0830, L_0x1500885b0;
L_0x15aed2f00 .cmp/eq 32, L_0x15aed3190, L_0x1500885f8;
L_0x15aed33a0 .concat [ 6 26 0 0], L_0x15aed0830, L_0x150088640;
L_0x15aed3230 .cmp/eq 32, L_0x15aed33a0, L_0x150088688;
L_0x15aed3710 .concat [ 6 26 0 0], L_0x15aed0830, L_0x1500886d0;
L_0x15aed3480 .cmp/eq 32, L_0x15aed3710, L_0x150088718;
L_0x15aed3ac0 .part v0x15aed05c0_0, 0, 6;
L_0x15aed39b0 .cmp/eq 6, L_0x15aed3ac0, L_0x150088760;
L_0x15aed3d80 .part v0x15aed05c0_0, 0, 6;
L_0x15aed3c60 .cmp/eq 6, L_0x15aed3d80, L_0x1500887a8;
L_0x15aed40f0 .part L_0x15aed0950, 3, 2;
L_0x15aed3e20 .cmp/eq 2, L_0x15aed40f0, L_0x1500887f0;
L_0x15aed42d0 .cmp/eq 6, L_0x15aed0950, L_0x150088838;
L_0x15aed4500 .cmp/eq 6, L_0x15aed0950, L_0x150088880;
L_0x15aed4810 .cmp/eq 6, L_0x15aed0950, L_0x1500888c8;
L_0x15aed28e0 .cmp/eq 6, L_0x15aed0950, L_0x150088910;
L_0x15aed4cb0 .part v0x15aed05c0_0, 21, 5;
L_0x15aed48f0 .part v0x15aed05c0_0, 16, 5;
L_0x15aed4f00 .part v0x15aed05c0_0, 11, 5;
L_0x15aed4d90 .part v0x15aed05c0_0, 16, 5;
L_0x15aed4e30 .functor MUXZ 5, L_0x15aed4d90, L_0x15aed4f00, L_0x15aed1470, C4<>;
L_0x15aed5170 .functor MUXZ 5, L_0x15aed4e30, L_0x150088958, L_0x15aed2af0, C4<>;
L_0x15aed4460 .arith/sum 32, v0x15aece290_0, L_0x1500889a0;
L_0x15aed4fa0 .functor MUXZ 32, v0x15aec5410_0, v0x15aec60b0_0, L_0x15aed1720, C4<>;
L_0x15aed5810 .functor MUXZ 32, L_0x15aed4fa0, v0x15aec7830_0, L_0x15aed46d0, C4<>;
L_0x15aed56d0 .functor MUXZ 32, L_0x15aed5810, v0x15aec7100_0, L_0x15aed43b0, C4<>;
L_0x15aed5aa0 .functor MUXZ 32, L_0x15aed56d0, L_0x15aed4460, L_0x15aed5470, C4<>;
L_0x15aed7440 .concat [ 1 31 0 0], v0x15aecfc50_0, L_0x150088ac0;
L_0x15aed74e0 .cmp/eq 32, L_0x15aed7440, L_0x150088b08;
L_0x15aed79c0 .cmp/eq 6, L_0x15aed0830, L_0x150088b50;
L_0x15aed7a60 .cmp/eq 6, L_0x15aed0830, L_0x150088b98;
L_0x15aed7670 .reduce/nor v0x15aecfc50_0;
L_0x15aed82b0 .part v0x15aed05c0_0, 0, 16;
L_0x15aed7b40 .concat [ 16 2 0 0], L_0x15aed82b0, L_0x150088c28;
L_0x15aed8560 .part L_0x15aed7b40, 0, 16;
L_0x15aed8370 .concat [ 2 16 0 0], L_0x150088c70, L_0x15aed8560;
L_0x15aed8490 .part L_0x15aed8370, 17, 1;
L_0x15aed8600 .functor MUXZ 14, L_0x150088d00, L_0x150088cb8, L_0x15aed8490, C4<>;
L_0x15aed8760 .concat [ 18 14 0 0], L_0x15aed8370, L_0x15aed8600;
S_0x15aec4370 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x15aec3fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x15aec46d0_0 .net *"_ivl_10", 15 0, L_0x15aed6c20;  1 drivers
L_0x150088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15aec4790_0 .net/2u *"_ivl_14", 15 0, L_0x150088a78;  1 drivers
v0x15aec4840_0 .net *"_ivl_17", 15 0, L_0x15aed6d60;  1 drivers
v0x15aec4900_0 .net *"_ivl_5", 0 0, L_0x15aed6570;  1 drivers
v0x15aec49b0_0 .net *"_ivl_6", 15 0, L_0x15aed3b60;  1 drivers
v0x15aec4aa0_0 .net *"_ivl_9", 15 0, L_0x15aed6920;  1 drivers
v0x15aec4b50_0 .net "addr_rt", 4 0, L_0x15aed6fd0;  1 drivers
v0x15aec4c00_0 .var "b_flag", 0 0;
v0x15aec4ca0_0 .net "funct", 5 0, L_0x15aed5560;  1 drivers
v0x15aec4db0_0 .var "hi", 31 0;
v0x15aec4e60_0 .net "instructionword", 31 0, v0x15aed05c0_0;  alias, 1 drivers
v0x15aec4f10_0 .var "lo", 31 0;
v0x15aec4fc0_0 .var "memaddroffset", 31 0;
v0x15aec5070_0 .var "multresult", 63 0;
v0x15aec5120_0 .net "op1", 31 0, L_0x15aed6230;  alias, 1 drivers
v0x15aec51d0_0 .net "op2", 31 0, L_0x15aed6320;  alias, 1 drivers
v0x15aec5280_0 .net "opcode", 5 0, L_0x15aed64d0;  1 drivers
v0x15aec5410_0 .var "result", 31 0;
v0x15aec54a0_0 .net "shamt", 4 0, L_0x15aed6f30;  1 drivers
v0x15aec5550_0 .net/s "sign_op1", 31 0, L_0x15aed6230;  alias, 1 drivers
v0x15aec5610_0 .net/s "sign_op2", 31 0, L_0x15aed6320;  alias, 1 drivers
v0x15aec56a0_0 .net "simmediatedata", 31 0, L_0x15aed6cc0;  1 drivers
v0x15aec5730_0 .net "simmediatedatas", 31 0, L_0x15aed6cc0;  alias, 1 drivers
v0x15aec57c0_0 .net "uimmediatedata", 31 0, L_0x15aed6e00;  1 drivers
v0x15aec5850_0 .net "unsign_op1", 31 0, L_0x15aed6230;  alias, 1 drivers
v0x15aec5920_0 .net "unsign_op2", 31 0, L_0x15aed6320;  alias, 1 drivers
v0x15aec5a00_0 .var "unsigned_result", 31 0;
E_0x15aec4640/0 .event edge, v0x15aec5280_0, v0x15aec5120_0, v0x15aec56a0_0, v0x15aec4ca0_0;
E_0x15aec4640/1 .event edge, v0x15aec51d0_0, v0x15aec54a0_0, v0x15aec5070_0, v0x15aec4b50_0;
E_0x15aec4640/2 .event edge, v0x15aec57c0_0, v0x15aec5a00_0;
E_0x15aec4640 .event/or E_0x15aec4640/0, E_0x15aec4640/1, E_0x15aec4640/2;
L_0x15aed64d0 .part v0x15aed05c0_0, 26, 6;
L_0x15aed5560 .part v0x15aed05c0_0, 0, 6;
L_0x15aed6570 .part v0x15aed05c0_0, 15, 1;
LS_0x15aed3b60_0_0 .concat [ 1 1 1 1], L_0x15aed6570, L_0x15aed6570, L_0x15aed6570, L_0x15aed6570;
LS_0x15aed3b60_0_4 .concat [ 1 1 1 1], L_0x15aed6570, L_0x15aed6570, L_0x15aed6570, L_0x15aed6570;
LS_0x15aed3b60_0_8 .concat [ 1 1 1 1], L_0x15aed6570, L_0x15aed6570, L_0x15aed6570, L_0x15aed6570;
LS_0x15aed3b60_0_12 .concat [ 1 1 1 1], L_0x15aed6570, L_0x15aed6570, L_0x15aed6570, L_0x15aed6570;
L_0x15aed3b60 .concat [ 4 4 4 4], LS_0x15aed3b60_0_0, LS_0x15aed3b60_0_4, LS_0x15aed3b60_0_8, LS_0x15aed3b60_0_12;
L_0x15aed6920 .part v0x15aed05c0_0, 0, 16;
L_0x15aed6c20 .concat [ 16 0 0 0], L_0x15aed6920;
L_0x15aed6cc0 .concat [ 16 16 0 0], L_0x15aed6c20, L_0x15aed3b60;
L_0x15aed6d60 .part v0x15aed05c0_0, 0, 16;
L_0x15aed6e00 .concat [ 16 16 0 0], L_0x15aed6d60, L_0x150088a78;
L_0x15aed6f30 .part v0x15aed05c0_0, 6, 5;
L_0x15aed6fd0 .part v0x15aed05c0_0, 16, 5;
S_0x15aec5b50 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x15aec3fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x15aec5df0_0 .net "address", 31 0, v0x15aec4fc0_0;  alias, 1 drivers
v0x15aec5ea0_0 .net "datafromMem", 31 0, v0x15aed02c0_0;  alias, 1 drivers
v0x15aec5f40_0 .net "instr_word", 31 0, v0x15aed05c0_0;  alias, 1 drivers
v0x15aec6010_0 .net "opcode", 5 0, L_0x15aed70d0;  1 drivers
v0x15aec60b0_0 .var "out_transformed", 31 0;
v0x15aec61a0_0 .net "regword", 31 0, L_0x15aed60d0;  alias, 1 drivers
v0x15aec6250_0 .net "whichbyte", 1 0, L_0x15aed7170;  1 drivers
E_0x15aec5d90/0 .event edge, v0x15aec6010_0, v0x15aec5ea0_0, v0x15aec6250_0, v0x15aec4e60_0;
E_0x15aec5d90/1 .event edge, v0x15aec61a0_0;
E_0x15aec5d90 .event/or E_0x15aec5d90/0, E_0x15aec5d90/1;
L_0x15aed70d0 .part v0x15aed05c0_0, 26, 6;
L_0x15aed7170 .part v0x15aec4fc0_0, 0, 2;
S_0x15aec6380 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x15aec3fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x15aec6620_0 .net *"_ivl_1", 1 0, L_0x15aed8070;  1 drivers
L_0x150088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15aec66e0_0 .net *"_ivl_5", 0 0, L_0x150088be0;  1 drivers
v0x15aec6790_0 .net "bytenum", 2 0, L_0x15aed7d20;  1 drivers
v0x15aec6850_0 .net "dataword", 31 0, v0x15aed02c0_0;  alias, 1 drivers
v0x15aec6910_0 .net "eff_addr", 31 0, v0x15aec4fc0_0;  alias, 1 drivers
v0x15aec6a20_0 .net "opcode", 5 0, L_0x15aed0830;  alias, 1 drivers
v0x15aec6ab0_0 .net "regbyte", 7 0, L_0x15aed8150;  1 drivers
v0x15aec6b60_0 .net "reghalfword", 15 0, L_0x15aed81f0;  1 drivers
v0x15aec6c10_0 .net "regword", 31 0, L_0x15aed60d0;  alias, 1 drivers
v0x15aec6d40_0 .var "storedata", 31 0;
E_0x15aec65c0/0 .event edge, v0x15aec6a20_0, v0x15aec61a0_0, v0x15aec6790_0, v0x15aec6ab0_0;
E_0x15aec65c0/1 .event edge, v0x15aec5ea0_0, v0x15aec6b60_0;
E_0x15aec65c0 .event/or E_0x15aec65c0/0, E_0x15aec65c0/1;
L_0x15aed8070 .part v0x15aec4fc0_0, 0, 2;
L_0x15aed7d20 .concat [ 2 1 0 0], L_0x15aed8070, L_0x150088be0;
L_0x15aed8150 .part L_0x15aed60d0, 0, 8;
L_0x15aed81f0 .part L_0x15aed60d0, 0, 16;
S_0x15aec6e10 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x15aec3fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x15aec7050_0 .net "clk", 0 0, v0x15aed0000_0;  alias, 1 drivers
v0x15aec7100_0 .var "data", 31 0;
v0x15aec71b0_0 .net "data_in", 31 0, v0x15aec4db0_0;  alias, 1 drivers
v0x15aec7280_0 .net "data_out", 31 0, v0x15aec7100_0;  alias, 1 drivers
v0x15aec7320_0 .net "enable", 0 0, L_0x15aed5b40;  alias, 1 drivers
v0x15aec7400_0 .net "reset", 0 0, v0x15aed0720_0;  alias, 1 drivers
S_0x15aec7520 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x15aec3fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x15aec77a0_0 .net "clk", 0 0, v0x15aed0000_0;  alias, 1 drivers
v0x15aec7830_0 .var "data", 31 0;
v0x15aec78c0_0 .net "data_in", 31 0, v0x15aec4f10_0;  alias, 1 drivers
v0x15aec7990_0 .net "data_out", 31 0, v0x15aec7830_0;  alias, 1 drivers
v0x15aec7a30_0 .net "enable", 0 0, L_0x15aed5b40;  alias, 1 drivers
v0x15aec7b00_0 .net "reset", 0 0, v0x15aed0720_0;  alias, 1 drivers
S_0x15aec7c10 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x15aec3fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x15aed5e20 .functor BUFZ 32, L_0x15aed59b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15aed60d0 .functor BUFZ 32, L_0x15aed5f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15aec88a0_2 .array/port v0x15aec88a0, 2;
L_0x15aed61c0 .functor BUFZ 32, v0x15aec88a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15aec7f40_0 .net *"_ivl_0", 31 0, L_0x15aed59b0;  1 drivers
v0x15aec8000_0 .net *"_ivl_10", 6 0, L_0x15aed5fb0;  1 drivers
L_0x150088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15aec80a0_0 .net *"_ivl_13", 1 0, L_0x150088a30;  1 drivers
v0x15aec8140_0 .net *"_ivl_2", 6 0, L_0x15aed5d00;  1 drivers
L_0x1500889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15aec81f0_0 .net *"_ivl_5", 1 0, L_0x1500889e8;  1 drivers
v0x15aec82e0_0 .net *"_ivl_8", 31 0, L_0x15aed5f10;  1 drivers
v0x15aec8390_0 .net "r_clk", 0 0, v0x15aed0000_0;  alias, 1 drivers
v0x15aec8460_0 .net "r_clk_enable", 0 0, v0x15aed0110_0;  alias, 1 drivers
v0x15aec84f0_0 .net "read_data1", 31 0, L_0x15aed5e20;  alias, 1 drivers
v0x15aec8600_0 .net "read_data2", 31 0, L_0x15aed60d0;  alias, 1 drivers
v0x15aec8690_0 .net "read_reg1", 4 0, L_0x15aed4cb0;  alias, 1 drivers
v0x15aec8740_0 .net "read_reg2", 4 0, L_0x15aed48f0;  alias, 1 drivers
v0x15aec87f0_0 .net "register_v0", 31 0, L_0x15aed61c0;  alias, 1 drivers
v0x15aec88a0 .array "registers", 0 31, 31 0;
v0x15aec8c40_0 .net "reset", 0 0, v0x15aed0720_0;  alias, 1 drivers
v0x15aec8d10_0 .net "write_control", 0 0, L_0x15aed5340;  alias, 1 drivers
v0x15aec8da0_0 .net "write_data", 31 0, L_0x15aed5aa0;  alias, 1 drivers
v0x15aec8f30_0 .net "write_reg", 4 0, L_0x15aed5170;  alias, 1 drivers
L_0x15aed59b0 .array/port v0x15aec88a0, L_0x15aed5d00;
L_0x15aed5d00 .concat [ 5 2 0 0], L_0x15aed4cb0, L_0x1500889e8;
L_0x15aed5f10 .array/port v0x15aec88a0, L_0x15aed5fb0;
L_0x15aed5fb0 .concat [ 5 2 0 0], L_0x15aed48f0, L_0x150088a30;
    .scope S_0x15ae99340;
T_0 ;
    %wait E_0x15aeb82a0;
    %load/vec4 v0x15aec34e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x15aec32d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15aec3380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x15aec3430_0;
    %assign/vec4 v0x15aec32d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15aec7c10;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15aec88a0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x15aec7c10;
T_2 ;
    %wait E_0x15ae937f0;
    %load/vec4 v0x15aec8c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15aec8460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x15aec8d10_0;
    %load/vec4 v0x15aec8f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x15aec8da0_0;
    %load/vec4 v0x15aec8f30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15aec88a0, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15aec4370;
T_3 ;
    %wait E_0x15aec4640;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
    %load/vec4 v0x15aec5280_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x15aec5550_0;
    %load/vec4 v0x15aec56a0_0;
    %add;
    %store/vec4 v0x15aec4fc0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x15aec5280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0x15aec4ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.17 ;
    %load/vec4 v0x15aec5610_0;
    %ix/getv 4, v0x15aec54a0_0;
    %shiftl 4;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.18 ;
    %load/vec4 v0x15aec5610_0;
    %ix/getv 4, v0x15aec54a0_0;
    %shiftr 4;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.19 ;
    %load/vec4 v0x15aec5610_0;
    %ix/getv 4, v0x15aec54a0_0;
    %shiftr/s 4;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.20 ;
    %load/vec4 v0x15aec5610_0;
    %load/vec4 v0x15aec5850_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.21 ;
    %load/vec4 v0x15aec5610_0;
    %load/vec4 v0x15aec5850_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.22 ;
    %load/vec4 v0x15aec5610_0;
    %load/vec4 v0x15aec5850_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.23 ;
    %load/vec4 v0x15aec5550_0;
    %pad/s 64;
    %load/vec4 v0x15aec5610_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x15aec5070_0, 0, 64;
    %load/vec4 v0x15aec5070_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x15aec4db0_0, 0, 32;
    %load/vec4 v0x15aec5070_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x15aec4f10_0, 0, 32;
    %jmp T_3.38;
T_3.24 ;
    %load/vec4 v0x15aec5850_0;
    %pad/u 64;
    %load/vec4 v0x15aec5920_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x15aec5070_0, 0, 64;
    %load/vec4 v0x15aec5070_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x15aec4db0_0, 0, 32;
    %load/vec4 v0x15aec5070_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x15aec4f10_0, 0, 32;
    %jmp T_3.38;
T_3.25 ;
    %load/vec4 v0x15aec5550_0;
    %load/vec4 v0x15aec5610_0;
    %mod/s;
    %store/vec4 v0x15aec4db0_0, 0, 32;
    %load/vec4 v0x15aec5550_0;
    %load/vec4 v0x15aec5610_0;
    %div/s;
    %store/vec4 v0x15aec4f10_0, 0, 32;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x15aec5850_0;
    %load/vec4 v0x15aec5920_0;
    %mod;
    %store/vec4 v0x15aec4db0_0, 0, 32;
    %load/vec4 v0x15aec5850_0;
    %load/vec4 v0x15aec5920_0;
    %div;
    %store/vec4 v0x15aec4f10_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x15aec5120_0;
    %store/vec4 v0x15aec4db0_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x15aec5120_0;
    %store/vec4 v0x15aec4f10_0, 0, 32;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x15aec5550_0;
    %load/vec4 v0x15aec5610_0;
    %add;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x15aec5850_0;
    %load/vec4 v0x15aec5920_0;
    %add;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.31 ;
    %load/vec4 v0x15aec5850_0;
    %load/vec4 v0x15aec5920_0;
    %sub;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.32 ;
    %load/vec4 v0x15aec5850_0;
    %load/vec4 v0x15aec5920_0;
    %and;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x15aec5850_0;
    %load/vec4 v0x15aec5920_0;
    %or;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x15aec5850_0;
    %load/vec4 v0x15aec5920_0;
    %xor;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x15aec5850_0;
    %load/vec4 v0x15aec5920_0;
    %or;
    %inv;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x15aec5550_0;
    %load/vec4 v0x15aec5610_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x15aec5850_0;
    %load/vec4 v0x15aec5920_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.42, 8;
T_3.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.42, 8;
 ; End of false expr.
    %blend;
T_3.42;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0x15aec4b50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %jmp T_3.47;
T_3.43 ;
    %load/vec4 v0x15aec5550_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
T_3.49 ;
    %jmp T_3.47;
T_3.44 ;
    %load/vec4 v0x15aec5550_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
T_3.51 ;
    %jmp T_3.47;
T_3.45 ;
    %load/vec4 v0x15aec5550_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
T_3.53 ;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x15aec5550_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
T_3.55 ;
    %jmp T_3.47;
T_3.47 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0x15aec5550_0;
    %load/vec4 v0x15aec5610_0;
    %cmp/e;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
T_3.57 ;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0x15aec5550_0;
    %load/vec4 v0x15aec51d0_0;
    %cmp/ne;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
T_3.59 ;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0x15aec5550_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
T_3.61 ;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0x15aec5550_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15aec4c00_0, 0, 1;
T_3.63 ;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0x15aec5550_0;
    %load/vec4 v0x15aec56a0_0;
    %add;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x15aec5850_0;
    %load/vec4 v0x15aec56a0_0;
    %add;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x15aec5550_0;
    %load/vec4 v0x15aec56a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.65, 8;
T_3.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.65, 8;
 ; End of false expr.
    %blend;
T_3.65;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x15aec5850_0;
    %load/vec4 v0x15aec5730_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.67, 8;
T_3.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.67, 8;
 ; End of false expr.
    %blend;
T_3.67;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x15aec5850_0;
    %load/vec4 v0x15aec57c0_0;
    %and;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0x15aec5850_0;
    %load/vec4 v0x15aec57c0_0;
    %or;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x15aec5850_0;
    %load/vec4 v0x15aec57c0_0;
    %xor;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x15aec57c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x15aec5a00_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0x15aec5a00_0;
    %store/vec4 v0x15aec5410_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15aec5b50;
T_4 ;
    %wait E_0x15aec5d90;
    %load/vec4 v0x15aec6010_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x15aec6250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x15aec6250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x15aec6250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x15aec6250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x15aec5f40_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x15aec6250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x15aec61a0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x15aec61a0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x15aec61a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x15aec6250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec61a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec61a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x15aec5ea0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x15aec61a0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec60b0_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x15aec7520;
T_5 ;
    %wait E_0x15ae937f0;
    %load/vec4 v0x15aec7b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15aec7830_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15aec7a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x15aec78c0_0;
    %assign/vec4 v0x15aec7830_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15aec6e10;
T_6 ;
    %wait E_0x15ae937f0;
    %load/vec4 v0x15aec7400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15aec7100_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15aec7320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x15aec71b0_0;
    %assign/vec4 v0x15aec7100_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x15aec6380;
T_7 ;
    %wait E_0x15aec65c0;
    %load/vec4 v0x15aec6a20_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x15aec6c10_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15aec6d40_0, 4, 8;
    %load/vec4 v0x15aec6c10_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15aec6d40_0, 4, 8;
    %load/vec4 v0x15aec6c10_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15aec6d40_0, 4, 8;
    %load/vec4 v0x15aec6c10_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15aec6d40_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x15aec6a20_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x15aec6790_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x15aec6ab0_0;
    %load/vec4 v0x15aec6850_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec6d40_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x15aec6850_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x15aec6ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec6850_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x15aec6d40_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x15aec6850_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x15aec6ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec6850_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec6d40_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x15aec6850_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x15aec6ab0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec6d40_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x15aec6a20_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x15aec6790_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x15aec6b60_0;
    %load/vec4 v0x15aec6850_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec6d40_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x15aec6850_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x15aec6b60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec6d40_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x15aec3fb0;
T_8 ;
    %wait E_0x15aec4340;
    %load/vec4 v0x15aece6b0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x15aece330_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x15aecdf30_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x15aec3fb0;
T_9 ;
    %wait E_0x15aec3b80;
    %load/vec4 v0x15aecdb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x15aece290_0;
    %load/vec4 v0x15aecdc60_0;
    %add;
    %store/vec4 v0x15aecefa0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x15aece820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x15aece290_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x15aece750_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x15aecefa0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x15aece8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x15aecf190_0;
    %store/vec4 v0x15aecefa0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x15aece290_0;
    %addi 4, 0, 32;
    %store/vec4 v0x15aecefa0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x15aec3fb0;
T_10 ;
    %wait E_0x15ae937f0;
    %load/vec4 v0x15aecdd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x15aecf850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x15aecdea0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x15aece290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15aecde10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15aecfc50_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x15aecde10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x15aecfc50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15aecfc50_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x15aecfc50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15aecfc50_0, 0;
    %load/vec4 v0x15aece290_0;
    %assign/vec4 v0x15aecdea0_0, 0;
    %load/vec4 v0x15aecefa0_0;
    %assign/vec4 v0x15aece290_0, 0;
    %load/vec4 v0x15aecdea0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15aecde10_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x15aec3fb0;
T_11 ;
    %wait E_0x15ae937f0;
    %vpi_call/w 8 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 8 272 "$display", "reset=%h, clk_enable=%h", v0x15aecf850_0, v0x15aecdd80_0 {0 0 0};
    %vpi_call/w 8 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x15aece750_0, v0x15aecd8a0_0, v0x15aecf640_0 {0 0 0};
    %vpi_call/w 8 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x15aecf250_0, v0x15aecf390_0 {0 0 0};
    %vpi_call/w 8 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x15aecf190_0, v0x15aecf300_0 {0 0 0};
    %vpi_call/w 8 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x15aecf580_0, v0x15aecf8e0_0, v0x15aecf6f0_0, v0x15aecebf0_0 {0 0 0};
    %vpi_call/w 8 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x15aecef00_0, v0x15aecfa60_0, v0x15aecf990_0, v0x15aeceaa0_0, v0x15aece480_0 {0 0 0};
    %vpi_call/w 8 278 "$display", "b_flag=%h, b_offset=%h", v0x15aecdb20_0, v0x15aecdc60_0 {0 0 0};
    %vpi_call/w 8 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x15aecdea0_0, v0x15aecfc50_0, v0x15aece290_0, v0x15aecefa0_0, v0x15aece8c0_0 {0 0 0};
    %vpi_call/w 8 280 "$display", "instr_address=%h", v0x15aece610_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x15aeac8c0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15aed0000_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15aed0000_0;
    %inv;
    %store/vec4 v0x15aed0000_0, 0, 1;
    %delay 4, 0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x15aeac8c0;
T_13 ;
    %fork t_1, S_0x15aec3640;
    %jmp t_0;
    .scope S_0x15aec3640;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15aed0720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15aed0110_0, 0, 1;
    %wait E_0x15ae937f0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15aed0720_0, 0, 1;
    %wait E_0x15ae937f0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x15aec3980_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x15aed02c0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x15aec3be0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x15aec3c90_0, 0, 5;
    %load/vec4 v0x15aec3980_0;
    %store/vec4 v0x15aec3d40_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x15aec3a40_0, 0, 16;
    %load/vec4 v0x15aec3be0_0;
    %load/vec4 v0x15aec3c90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec3d40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec3a40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec3af0_0, 0, 32;
    %load/vec4 v0x15aec3af0_0;
    %store/vec4 v0x15aed05c0_0, 0, 32;
    %load/vec4 v0x15aed02c0_0;
    %load/vec4 v0x15aec3980_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x15aed02c0_0, 0, 32;
    %wait E_0x15ae937f0;
    %delay 2, 0;
    %load/vec4 v0x15aed0350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 7 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_13.3 ;
    %load/vec4 v0x15aed0230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 7 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_13.5 ;
    %load/vec4 v0x15aec3980_0;
    %addi 1, 0, 5;
    %store/vec4 v0x15aec3980_0, 0, 5;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x15aec3980_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_13.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.7, 5;
    %jmp/1 T_13.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x15aec3be0_0, 0, 6;
    %load/vec4 v0x15aec3980_0;
    %store/vec4 v0x15aec3c90_0, 0, 5;
    %load/vec4 v0x15aec3980_0;
    %addi 15, 0, 5;
    %store/vec4 v0x15aec3d40_0, 0, 5;
    %load/vec4 v0x15aec3980_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x15aec3a40_0, 0, 16;
    %load/vec4 v0x15aec3be0_0;
    %load/vec4 v0x15aec3c90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec3d40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec3a40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec3af0_0, 0, 32;
    %load/vec4 v0x15aec3af0_0;
    %store/vec4 v0x15aed05c0_0, 0, 32;
    %wait E_0x15ae937f0;
    %delay 2, 0;
    %load/vec4 v0x15aec3980_0;
    %addi 1, 0, 5;
    %store/vec4 v0x15aec3980_0, 0, 5;
    %jmp T_13.6;
T_13.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x15aec3980_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x15aec3df0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.9, 5;
    %jmp/1 T_13.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x15aec3be0_0, 0, 6;
    %load/vec4 v0x15aec3980_0;
    %addi 15, 0, 5;
    %store/vec4 v0x15aec3c90_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x15aec3d40_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x15aec3a40_0, 0, 16;
    %load/vec4 v0x15aec3be0_0;
    %load/vec4 v0x15aec3c90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec3d40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15aec3a40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec3af0_0, 0, 32;
    %load/vec4 v0x15aec3af0_0;
    %store/vec4 v0x15aed05c0_0, 0, 32;
    %wait E_0x15ae937f0;
    %delay 2, 0;
    %load/vec4 v0x15aec3980_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x15aec3f00_0, 0, 16;
    %load/vec4 v0x15aec3f00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x15aec3f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15aec3810_0, 0, 32;
    %vpi_call/w 7 127 "$display", "ex_imm = %b", v0x15aec3810_0 {0 0 0};
    %load/vec4 v0x15aec3df0_0;
    %load/vec4 v0x15aec3980_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x15aec3df0_0, 0, 32;
    %load/vec4 v0x15aec3df0_0;
    %load/vec4 v0x15aec3810_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x15aec38d0_0, 0, 32;
    %load/vec4 v0x15aed0650_0;
    %load/vec4 v0x15aec38d0_0;
    %cmp/e;
    %jmp/0xz  T_13.10, 4;
    %jmp T_13.11;
T_13.10 ;
    %vpi_call/w 7 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x15aec38d0_0, v0x15aed0650_0 {0 0 0};
T_13.11 ;
    %load/vec4 v0x15aec3980_0;
    %addi 1, 0, 5;
    %store/vec4 v0x15aec3980_0, 0, 5;
    %jmp T_13.8;
T_13.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15aeac8c0;
t_0 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sltiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
