

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Tue May 13 12:46:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   333989|   333989|  2.672 ms|  2.672 ms|  333990|  333990|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%out_image_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_image"   --->   Operation 16 'read' 'out_image_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%in_image_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_image"   --->   Operation 17 'read' 'in_image_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%max_val_2_loc = alloca i64 1"   --->   Operation 18 'alloca' 'max_val_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%out_image_x = alloca i64 1" [HLS_Convolution/sources/conv2d.c:22]   --->   Operation 19 'alloca' 'out_image_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out_image_y = alloca i64 1" [HLS_Convolution/sources/conv2d.c:23]   --->   Operation 20 'alloca' 'out_image_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%out_image_sobel = alloca i64 1" [HLS_Convolution/sources/conv2d.c:25]   --->   Operation 21 'alloca' 'out_image_sobel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2, i8 %gmem, i11 %out_image_x, i64 %in_image_read"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2, i8 %gmem, i11 %out_image_x, i64 %in_image_read"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6, i8 %gmem, i11 %out_image_y, i64 %in_image_read"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6, i8 %gmem, i11 %out_image_y, i64 %in_image_read"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10, i11 %out_image_x, i11 %out_image_y, i13 %out_image_sobel"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10, i11 %out_image_x, i11 %out_image_y, i13 %out_image_sobel"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12, i13 %out_image_sobel, i16 %max_val_2_loc"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.84>
ST_8 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12, i13 %out_image_sobel, i16 %max_val_2_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %out_image_read" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 30 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (5.84ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem1_addr, i64 15876" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 31 'writereq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.88>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%max_val_2_loc_load = load i16 %max_val_2_loc"   --->   Operation 32 'load' 'max_val_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (2.07ns)   --->   "%icmp_ln95 = icmp_eq  i16 %max_val_2_loc_load, i16 0" [HLS_Convolution/sources/conv2d.c:95]   --->   Operation 33 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 34 [1/1] (0.80ns)   --->   "%max_val = select i1 %icmp_ln95, i16 1, i16 %max_val_2_loc_load" [HLS_Convolution/sources/conv2d.c:95]   --->   Operation 34 'select' 'max_val' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln95 = call void @conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14, i8 %gmem1, i64 %out_image_read, i13 %out_image_sobel, i16 %max_val" [HLS_Convolution/sources/conv2d.c:95]   --->   Operation 35 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln95 = call void @conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14, i8 %gmem1, i64 %out_image_read, i13 %out_image_sobel, i16 %max_val" [HLS_Convolution/sources/conv2d.c:95]   --->   Operation 36 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.84>
ST_11 : Operation 37 [5/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [HLS_Convolution/sources/conv2d.c:106]   --->   Operation 37 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 5.84>
ST_12 : Operation 38 [4/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [HLS_Convolution/sources/conv2d.c:106]   --->   Operation 38 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 5.84>
ST_13 : Operation 39 [3/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [HLS_Convolution/sources/conv2d.c:106]   --->   Operation 39 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 5.84>
ST_14 : Operation 40 [2/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [HLS_Convolution/sources/conv2d.c:106]   --->   Operation 40 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 5.84>
ST_15 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [HLS_Convolution/sources/conv2d.c:14]   --->   Operation 41 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_image, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_image, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_image, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_image, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 51 [1/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [HLS_Convolution/sources/conv2d.c:106]   --->   Operation 51 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [HLS_Convolution/sources/conv2d.c:106]   --->   Operation 52 'ret' 'ret_ln106' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('out_image_read') on port 'out_image' [5]  (1.000 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 5.840ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem1_addr', HLS_Convolution/sources/conv2d.c:98) [28]  (0.000 ns)
	bus request operation ('empty', HLS_Convolution/sources/conv2d.c:98) on port 'gmem1' (HLS_Convolution/sources/conv2d.c:98) [29]  (5.840 ns)

 <State 9>: 2.882ns
The critical path consists of the following:
	'load' operation 16 bit ('max_val_2_loc_load') on local variable 'max_val_2_loc' [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln95', HLS_Convolution/sources/conv2d.c:95) [26]  (2.077 ns)
	'select' operation 16 bit ('max_val', HLS_Convolution/sources/conv2d.c:95) [27]  (0.805 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_31', HLS_Convolution/sources/conv2d.c:106) on port 'gmem1' (HLS_Convolution/sources/conv2d.c:106) [31]  (5.840 ns)

 <State 12>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_31', HLS_Convolution/sources/conv2d.c:106) on port 'gmem1' (HLS_Convolution/sources/conv2d.c:106) [31]  (5.840 ns)

 <State 13>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_31', HLS_Convolution/sources/conv2d.c:106) on port 'gmem1' (HLS_Convolution/sources/conv2d.c:106) [31]  (5.840 ns)

 <State 14>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_31', HLS_Convolution/sources/conv2d.c:106) on port 'gmem1' (HLS_Convolution/sources/conv2d.c:106) [31]  (5.840 ns)

 <State 15>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_31', HLS_Convolution/sources/conv2d.c:106) on port 'gmem1' (HLS_Convolution/sources/conv2d.c:106) [31]  (5.840 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
