lbl_8096B320:
/* 8096B320  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8096B324  7C 08 02 A6 */	mflr r0
/* 8096B328  90 01 00 24 */	stw r0, 0x24(r1)
/* 8096B32C  88 03 0E 11 */	lbz r0, 0xe11(r3)
/* 8096B330  2C 00 00 01 */	cmpwi r0, 1
/* 8096B334  41 82 00 48 */	beq lbl_8096B37C
/* 8096B338  40 80 00 10 */	bge lbl_8096B348
/* 8096B33C  2C 00 00 00 */	cmpwi r0, 0
/* 8096B340  40 80 00 14 */	bge lbl_8096B354
/* 8096B344  48 00 00 84 */	b lbl_8096B3C8
lbl_8096B348:
/* 8096B348  2C 00 00 06 */	cmpwi r0, 6
/* 8096B34C  40 80 00 7C */	bge lbl_8096B3C8
/* 8096B350  48 00 00 54 */	b lbl_8096B3A4
lbl_8096B354:
/* 8096B354  3C 80 00 05 */	lis r4, 0x0005 /* 0x000500CE@ha */
/* 8096B358  38 04 00 CE */	addi r0, r4, 0x00CE /* 0x000500CE@l */
/* 8096B35C  90 01 00 10 */	stw r0, 0x10(r1)
/* 8096B360  38 81 00 10 */	addi r4, r1, 0x10
/* 8096B364  38 A0 FF FF */	li r5, -1
/* 8096B368  85 83 0B 48 */	lwzu r12, 0xb48(r3)
/* 8096B36C  81 8C 00 1C */	lwz r12, 0x1c(r12)
/* 8096B370  7D 89 03 A6 */	mtctr r12
/* 8096B374  4E 80 04 21 */	bctrl 
/* 8096B378  48 00 00 50 */	b lbl_8096B3C8
lbl_8096B37C:
/* 8096B37C  3C 80 00 05 */	lis r4, 0x0005 /* 0x000500CF@ha */
/* 8096B380  38 04 00 CF */	addi r0, r4, 0x00CF /* 0x000500CF@l */
/* 8096B384  90 01 00 0C */	stw r0, 0xc(r1)
/* 8096B388  38 81 00 0C */	addi r4, r1, 0xc
/* 8096B38C  38 A0 FF FF */	li r5, -1
/* 8096B390  85 83 0B 48 */	lwzu r12, 0xb48(r3)
/* 8096B394  81 8C 00 1C */	lwz r12, 0x1c(r12)
/* 8096B398  7D 89 03 A6 */	mtctr r12
/* 8096B39C  4E 80 04 21 */	bctrl 
/* 8096B3A0  48 00 00 28 */	b lbl_8096B3C8
lbl_8096B3A4:
/* 8096B3A4  3C 80 00 05 */	lis r4, 0x0005 /* 0x000500D0@ha */
/* 8096B3A8  38 04 00 D0 */	addi r0, r4, 0x00D0 /* 0x000500D0@l */
/* 8096B3AC  90 01 00 08 */	stw r0, 8(r1)
/* 8096B3B0  38 81 00 08 */	addi r4, r1, 8
/* 8096B3B4  38 A0 FF FF */	li r5, -1
/* 8096B3B8  85 83 0B 48 */	lwzu r12, 0xb48(r3)
/* 8096B3BC  81 8C 00 1C */	lwz r12, 0x1c(r12)
/* 8096B3C0  7D 89 03 A6 */	mtctr r12
/* 8096B3C4  4E 80 04 21 */	bctrl 
lbl_8096B3C8:
/* 8096B3C8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8096B3CC  7C 08 03 A6 */	mtlr r0
/* 8096B3D0  38 21 00 20 */	addi r1, r1, 0x20
/* 8096B3D4  4E 80 00 20 */	blr 
