// Seed: 1706228961
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  assign module_1.id_0 = 0;
  input wire id_2;
  output wire id_1;
  parameter id_15 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd50,
    parameter id_2 = 32'd31
) (
    output wor   id_0,
    input  wor   _id_1,
    input  uwire _id_2
);
  wire [id_1 : id_2  -  1] id_4;
  struct packed {logic [1  >>  id_1 : -1] id_5;} id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_4,
      id_5,
      id_5,
      id_4,
      id_4,
      id_4,
      id_6
  );
endmodule
