<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632434475004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632434475010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 18:01:14 2021 " "Processing started: Thu Sep 23 18:01:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632434475010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434475010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434475010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632434475221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632434475221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632434481881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434481881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632434481883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434481883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.v 1 1 " "Found 1 design units, including 1 entities, in source file csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "CSA.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/CSA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632434481884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434481884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negateb.v 1 1 " "Found 1 design units, including 1 entities, in source file negateb.v" { { "Info" "ISGN_ENTITY_NAME" "1 negateb " "Found entity 1: negateb" {  } { { "negateb.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/negateb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632434481885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434481885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca.v 1 1 " "Found 1 design units, including 1 entities, in source file rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA " "Found entity 1: RCA" {  } { { "RCA.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/RCA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632434481887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434481887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitAdder " "Found entity 1: fourBitAdder" {  } { { "fourBitAdder.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/fourBitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632434481888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434481888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebit.v 1 1 " "Found 1 design units, including 1 entities, in source file onebit.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneBit " "Found entity 1: oneBit" {  } { { "oneBit.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/oneBit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632434481889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434481889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_special.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_special.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_special " "Found entity 1: RCA_special" {  } { { "RCA_special.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/RCA_special.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632434481890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434481890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_and.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_And " "Found entity 1: bit_And" {  } { { "bit_And.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/bit_And.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632434481891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434481891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_Or " "Found entity 1: bit_Or" {  } { { "bit_Or.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/bit_Or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632434481893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434481893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/left_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632434481894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434481894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file right_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift " "Found entity 1: right_shift" {  } { { "right_shift.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/right_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632434481896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434481896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632434481920 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "isNotEqual 0 ALU.v(7) " "Net \"isNotEqual\" at ALU.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632434481924 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negateb negateb:negateb0 " "Elaborating entity \"negateb\" for hierarchy \"negateb:negateb0\"" {  } { { "ALU.v" "negateb0" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632434481934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:csa0 " "Elaborating entity \"CSA\" for hierarchy \"CSA:csa0\"" {  } { { "ALU.v" "csa0" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632434481935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA CSA:csa0\|RCA:rca0 " "Elaborating entity \"RCA\" for hierarchy \"CSA:csa0\|RCA:rca0\"" {  } { { "CSA.v" "rca0" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/CSA.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632434481936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitAdder CSA:csa0\|RCA:rca0\|fourBitAdder:fourBit_0 " "Elaborating entity \"fourBitAdder\" for hierarchy \"CSA:csa0\|RCA:rca0\|fourBitAdder:fourBit_0\"" {  } { { "RCA.v" "fourBit_0" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/RCA.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632434481937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBit CSA:csa0\|RCA:rca0\|fourBitAdder:fourBit_0\|oneBit:oneBit_0 " "Elaborating entity \"oneBit\" for hierarchy \"CSA:csa0\|RCA:rca0\|fourBitAdder:fourBit_0\|oneBit:oneBit_0\"" {  } { { "fourBitAdder.v" "oneBit_0" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/fourBitAdder.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632434481938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_special CSA:csa0\|RCA_special:rca1 " "Elaborating entity \"RCA_special\" for hierarchy \"CSA:csa0\|RCA_special:rca1\"" {  } { { "CSA.v" "rca1" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/CSA.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632434481942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_And bit_And:and0 " "Elaborating entity \"bit_And\" for hierarchy \"bit_And:and0\"" {  } { { "ALU.v" "and0" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632434481952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_Or bit_Or:or0 " "Elaborating entity \"bit_Or\" for hierarchy \"bit_Or:or0\"" {  } { { "ALU.v" "or0" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632434481953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift left_shift:shift0 " "Elaborating entity \"left_shift\" for hierarchy \"left_shift:shift0\"" {  } { { "ALU.v" "shift0" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632434481954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift right_shift:shift1 " "Elaborating entity \"right_shift\" for hierarchy \"right_shift:shift1\"" {  } { { "ALU.v" "shift1" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632434481955 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 rca2 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"rca2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CSA.v" "rca2" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/CSA.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1632434481996 "|ALU|CSA:csa0|RCA_special:rca2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 rca1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"rca1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CSA.v" "rca1" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/CSA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1632434481996 "|ALU|CSA:csa0|RCA_special:rca1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632434482465 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "isNotEqual GND " "Pin \"isNotEqual\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632434482760 "|ALU|isNotEqual"} { "Warning" "WMLS_MLS_STUCK_PIN" "isLessThan GND " "Pin \"isLessThan\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632434482760 "|ALU|isLessThan"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632434482760 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632434482841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632434483678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632434483678 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[3\] " "No output dependent on input pin \"ctrl_ALUopcode\[3\]\"" {  } { { "ALU.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632434483717 "|ALU|ctrl_ALUopcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[4\] " "No output dependent on input pin \"ctrl_ALUopcode\[4\]\"" {  } { { "ALU.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632434483717 "|ALU|ctrl_ALUopcode[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1632434483717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "592 " "Implemented 592 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632434483718 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632434483718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "483 " "Implemented 483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632434483718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632434483718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632434483736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 23 18:01:23 2021 " "Processing ended: Thu Sep 23 18:01:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632434483736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632434483736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632434483736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632434483736 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632435186780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632435186793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 18:13:06 2021 " "Processing started: Thu Sep 23 18:13:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632435186793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435186793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435186794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632435187233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632435187233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRA_32bit " "Found entity 1: SRA_32bit" {  } { { "SRA_32bit.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/SRA_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632435195627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632435195633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/ALU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632435195637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.v 1 1 " "Found 1 design units, including 1 entities, in source file csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "CSA.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/CSA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632435195640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negateb.v 1 1 " "Found 1 design units, including 1 entities, in source file negateb.v" { { "Info" "ISGN_ENTITY_NAME" "1 negateb " "Found entity 1: negateb" {  } { { "negateb.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/negateb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632435195643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca.v 1 1 " "Found 1 design units, including 1 entities, in source file rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA " "Found entity 1: RCA" {  } { { "RCA.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/RCA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632435195647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitAdder " "Found entity 1: fourBitAdder" {  } { { "fourBitAdder.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/fourBitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632435195650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebit.v 1 1 " "Found 1 design units, including 1 entities, in source file onebit.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneBit " "Found entity 1: oneBit" {  } { { "oneBit.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/oneBit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632435195653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_special.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_special.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_special " "Found entity 1: RCA_special" {  } { { "RCA_special.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/RCA_special.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632435195656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_and.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_And " "Found entity 1: bit_And" {  } { { "bit_And.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/bit_And.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632435195659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_Or " "Found entity 1: bit_Or" {  } { { "bit_Or.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/bit_Or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632435195663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/left_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632435195667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file right_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift " "Found entity 1: right_shift" {  } { { "right_shift.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/right_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632435195671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_not_equal.v 1 1 " "Found 1 design units, including 1 entities, in source file is_not_equal.v" { { "Info" "ISGN_ENTITY_NAME" "1 is_not_equal " "Found entity 1: is_not_equal" {  } { { "is_not_equal.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/is_not_equal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632435195674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "is_not_equal " "Elaborating entity \"is_not_equal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632435195703 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp is_not_equal.v(41) " "Can't resolve multiple constant drivers for net \"temp\" at is_not_equal.v(41)" {  } { { "is_not_equal.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/is_not_equal.v" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195704 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "is_not_equal.v(40) " "Constant driver at is_not_equal.v(40)" {  } { { "is_not_equal.v" "" { Text "C:/Users/jerry/OneDrive - Duke University/Duke/550/Project/Project2/ECE-550/is_not_equal.v" 40 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195704 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632435195704 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632435195778 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 23 18:13:15 2021 " "Processing ended: Thu Sep 23 18:13:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632435195778 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632435195778 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632435195778 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632435195778 ""}
>>>>>>> 905415823baa60d8b96fc8614b7b713843bc6782
