##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Encoder_Clock
		4.3::Critical Path Report for PWM_Clock
		4.4::Critical Path Report for SPI_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
		5.3::Critical Path Report for (SPI_Clock:R vs. SPI_Clock:R)
		5.4::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.5::Critical Path Report for (Encoder_Clock:R vs. Encoder_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK      | Frequency: 97.60 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO          | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 64.00 MHz  | 
Clock: Encoder_Clock  | Frequency: 32.24 MHz  | Target: 1.00 MHz   | 
Clock: PWM_Clock      | Frequency: 63.41 MHz  | Target: 1.00 MHz   | 
Clock: SPI_Clock      | Frequency: 69.75 MHz  | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      CyBUS_CLK      41666.7          31421       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      PWM_Clock      41666.7          32785       N/A              N/A         N/A              N/A         N/A              N/A         
Encoder_Clock  Encoder_Clock  1e+006           968978      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock      PWM_Clock      1e+006           984229      N/A              N/A         N/A              N/A         N/A              N/A         
SPI_Clock      SPI_Clock      83333.3          68995       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase  
----------------------  ------------  ----------------  
Left_Encoder_A(0)_PAD   17238         Encoder_Clock:R   
Left_Encoder_B(0)_PAD   16483         Encoder_Clock:R   
MISO(0)_PAD             19172         SPI_Clock:R       
Right_Encoder_A(0)_PAD  16895         Encoder_Clock:R   
Right_Encoder_B(0)_PAD  16443         Encoder_Clock:R   


                       3.2::Clock to Out
                       -----------------

Port Name                      Clock to Out  Clock Name:Phase  
-----------------------------  ------------  ----------------  
Left_HB25_PWM_Pin(0)_PAD:out   25319         PWM_Clock:R       
MOSI(0)_PAD                    25121         SPI_Clock:R       
Right_HB25_PWM_Pin(0)_PAD:out  23497         PWM_Clock:R       
SCLK(0)_PAD                    25203         SPI_Clock:R       
SS_1(0)_PAD                    34052         CyBUS_CLK:R       
SS_1(0)_PAD                    30698         SPI_Clock:R       
SS_2(0)_PAD                    33707         CyBUS_CLK:R       
SS_2(0)_PAD                    33685         SPI_Clock:R       
SS_3(0)_PAD                    32648         CyBUS_CLK:R       
SS_3(0)_PAD                    32626         SPI_Clock:R       
SS_4(0)_PAD                    32293         CyBUS_CLK:R       
SS_4(0)_PAD                    32281         SPI_Clock:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 97.60 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_HB25_PWM_Pin(0)/fb
Path End       : tmpOE__bufoe_1_net_0/clk_en
Capture Clock  : tmpOE__bufoe_1_net_0/clock_0
Path slack     : 31421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_HB25_PWM_Pin(0)/in_clock                               iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Left_HB25_PWM_Pin(0)/fb      iocell1       2184   2184  31421  RISE       1
tmpOE__bufoe_1_net_0/clk_en  macrocell37   5962   8146  31421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_1_net_0/clock_0                                macrocell37         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Encoder_Clock
*******************************************
Clock: Encoder_Clock
Frequency: 32.24 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 968978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26792
-------------------------------------   ----- 
End-of-path arrival time (ps)           26792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1203\/q                                    macrocell64     1250   1250  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7880   9130  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  12480  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   9182  21662  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  26792  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  26792  968978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 63.41 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984229p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11541
-------------------------------------   ----- 
End-of-path arrival time (ps)           11541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2911   6411  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11541  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11541  984229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SPI_Clock
***************************************
Clock: SPI_Clock
Frequency: 69.75 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 68995p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13838
-------------------------------------   ----- 
End-of-path arrival time (ps)           13838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell9       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell9   3580   3580  68995  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell23     3225   6805  68995  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell23     3350  10155  68995  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell6    3683  13838  68995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell6        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_HB25_PWM_Pin(0)/fb
Path End       : tmpOE__bufoe_1_net_0/clk_en
Capture Clock  : tmpOE__bufoe_1_net_0/clock_0
Path slack     : 31421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_HB25_PWM_Pin(0)/in_clock                               iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Left_HB25_PWM_Pin(0)/fb      iocell1       2184   2184  31421  RISE       1
tmpOE__bufoe_1_net_0/clk_en  macrocell37   5962   8146  31421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_1_net_0/clock_0                                macrocell37         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : tmpOE__bufoe_1_net_0/q
Path End       : \Left_HB25_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 32785p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. PWM_Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_1_net_0/clock_0                                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
tmpOE__bufoe_1_net_0/q                        macrocell37   1250   1250  32785  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/main_0  macrocell38   4122   5372  32785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell38         0      0  RISE       1


5.3::Critical Path Report for (SPI_Clock:R vs. SPI_Clock:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 68995p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13838
-------------------------------------   ----- 
End-of-path arrival time (ps)           13838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell9       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell9   3580   3580  68995  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell23     3225   6805  68995  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell23     3350  10155  68995  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell6    3683  13838  68995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell6        0      0  RISE       1


5.4::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984229p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11541
-------------------------------------   ----- 
End-of-path arrival time (ps)           11541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2911   6411  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11541  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11541  984229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (Encoder_Clock:R vs. Encoder_Clock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 968978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26792
-------------------------------------   ----- 
End-of-path arrival time (ps)           26792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1203\/q                                    macrocell64     1250   1250  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7880   9130  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  12480  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   9182  21662  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  26792  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  26792  968978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_HB25_PWM_Pin(0)/fb
Path End       : tmpOE__bufoe_1_net_0/clk_en
Capture Clock  : tmpOE__bufoe_1_net_0/clock_0
Path slack     : 31421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_HB25_PWM_Pin(0)/in_clock                               iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Left_HB25_PWM_Pin(0)/fb      iocell1       2184   2184  31421  RISE       1
tmpOE__bufoe_1_net_0/clk_en  macrocell37   5962   8146  31421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_1_net_0/clock_0                                macrocell37         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : tmpOE__bufoe_1_net_0/q
Path End       : \Left_HB25_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 32785p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. PWM_Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_1_net_0/clock_0                                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
tmpOE__bufoe_1_net_0/q                        macrocell37   1250   1250  32785  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/main_0  macrocell38   4122   5372  32785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell38         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_HB25_PWM_Pin(0)/fb
Path End       : tmpOE__bufoe_2_net_0/clk_en
Capture Clock  : tmpOE__bufoe_2_net_0/clock_0
Path slack     : 33085p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_HB25_PWM_Pin(0)/in_clock                              iocell3             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Right_HB25_PWM_Pin(0)/fb     iocell3       1788   1788  33085  RISE       1
tmpOE__bufoe_2_net_0/clk_en  macrocell40   4693   6481  33085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_2_net_0/clock_0                                macrocell40         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : tmpOE__bufoe_2_net_0/q
Path End       : \Right_HB25_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. PWM_Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_2_net_0/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
tmpOE__bufoe_2_net_0/q                         macrocell40   1250   1250  34622  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/main_0  macrocell41   2285   3535  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell41         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 68995p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13838
-------------------------------------   ----- 
End-of-path arrival time (ps)           13838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell9       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell9   3580   3580  68995  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell23     3225   6805  68995  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell23     3350  10155  68995  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell6    3683  13838  68995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell6        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 69058p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     80483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11425
-------------------------------------   ----- 
End-of-path arrival time (ps)           11425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2   count7cell      1940   1940  69058  RISE       1
\SPIM:BSPIM:load_rx_data\/main_2  macrocell20     2327   4267  69058  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell20     3350   7617  69058  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell9   3808  11425  69058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell9       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 70721p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12112
-------------------------------------   ----- 
End-of-path arrival time (ps)           12112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2   count7cell     1940   1940  69058  RISE       1
\SPIM:BSPIM:load_rx_data\/main_2  macrocell20    2327   4267  69058  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell20    3350   7617  69058  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell5   4495  12112  70721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell5        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 70847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8976
-------------------------------------   ---- 
End-of-path arrival time (ps)           8976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell9       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  70847  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell73     5396   8976  70847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 70847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8976
-------------------------------------   ---- 
End-of-path arrival time (ps)           8976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell9       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  70847  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell74     5396   8976  70847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 70847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8976
-------------------------------------   ---- 
End-of-path arrival time (ps)           8976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell9       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  70847  RISE       1
\SPIM:BSPIM:state_0\/main_3              macrocell75     5396   8976  70847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 71083p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11750
-------------------------------------   ----- 
End-of-path arrival time (ps)           11750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q           macrocell73    1250   1250  71083  RISE       1
\SPIM:BSPIM:tx_status_0\/main_0  macrocell21    4851   6101  71083  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell21    3350   9451  71083  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell5   2300  11750  71083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell5        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_8865/main_4
Capture Clock  : Net_8865/clock_0
Path slack     : 71567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell9       0      0  RISE       1

Data path
pin name                        model name     delay     AT  slack  edge  Fanout
------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell9   5360   5360  71567  RISE       1
Net_8865/main_4                 macrocell72     2896   8256  71567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8865/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 71648p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell75     1250   1250  71517  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell9   4425   5675  71648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell9       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 71847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell73     1250   1250  71083  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell9   4226   5476  71847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell9       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 72185p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell74     1250   1250  71998  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell9   3889   5139  72185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell9       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 72327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  69074  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell73   5556   7496  72327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 72327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  69074  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell74   5556   7496  72327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 72347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7477
-------------------------------------   ---- 
End-of-path arrival time (ps)           7477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  69060  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell76   5537   7477  72347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 72347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7477
-------------------------------------   ---- 
End-of-path arrival time (ps)           7477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  69060  RISE       1
\SPIM:BSPIM:ld_ident\/main_7     macrocell77   5537   7477  72347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell77         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : Net_8865/main_5
Capture Clock  : Net_8865/clock_0
Path slack     : 72869p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  69074  RISE       1
Net_8865/main_5                  macrocell72   5015   6955  72869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8865/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 72892p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6931
-------------------------------------   ---- 
End-of-path arrival time (ps)           6931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  69060  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell73   4991   6931  72892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 72892p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6931
-------------------------------------   ---- 
End-of-path arrival time (ps)           6931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  69060  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell74   4991   6931  72892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 73164p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6659
-------------------------------------   ---- 
End-of-path arrival time (ps)           6659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell73   1250   1250  71083  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell78   5409   6659  73164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_8866/main_0
Capture Clock  : Net_8866/clock_0
Path slack     : 73164p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6659
-------------------------------------   ---- 
End-of-path arrival time (ps)           6659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell73   1250   1250  71083  RISE       1
Net_8866/main_0         macrocell79   5409   6659  73164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8866/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : Net_8865/main_9
Capture Clock  : Net_8865/clock_0
Path slack     : 73255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  69060  RISE       1
Net_8865/main_9                  macrocell72   4629   6569  73255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8865/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 73284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  69074  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell76   4599   6539  73284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 73284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  69074  RISE       1
\SPIM:BSPIM:ld_ident\/main_3     macrocell77   4599   6539  73284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell77         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : Net_8865/main_7
Capture Clock  : Net_8865/clock_0
Path slack     : 73566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  69058  RISE       1
Net_8865/main_7                  macrocell72   4317   6257  73566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8865/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : Net_8865/main_6
Capture Clock  : Net_8865/clock_0
Path slack     : 73568p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  69058  RISE       1
Net_8865/main_6                  macrocell72   4316   6256  73568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8865/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 73573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6250
-------------------------------------   ---- 
End-of-path arrival time (ps)           6250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  69058  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell76   4310   6250  73573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 73573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6250
-------------------------------------   ---- 
End-of-path arrival time (ps)           6250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  69058  RISE       1
\SPIM:BSPIM:ld_ident\/main_5     macrocell77   4310   6250  73573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell77         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 73575p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  69058  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell76   4308   6248  73575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 73575p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  69058  RISE       1
\SPIM:BSPIM:ld_ident\/main_4     macrocell77   4308   6248  73575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell77         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 73578p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  69058  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell73   4306   6246  73578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 73578p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  69058  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell74   4306   6246  73578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 73579p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  69058  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell73   4305   6245  73579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 73579p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  69058  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell74   4305   6245  73579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : Net_8865/main_8
Capture Clock  : Net_8865/clock_0
Path slack     : 73581p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6243
-------------------------------------   ---- 
End-of-path arrival time (ps)           6243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  69067  RISE       1
Net_8865/main_8                  macrocell72   4303   6243  73581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8865/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 73591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  69067  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell76   4293   6233  73591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 73591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  69067  RISE       1
\SPIM:BSPIM:ld_ident\/main_6     macrocell77   4293   6233  73591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell77         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 73591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6232
-------------------------------------   ---- 
End-of-path arrival time (ps)           6232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  69067  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell73   4292   6232  73591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 73591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6232
-------------------------------------   ---- 
End-of-path arrival time (ps)           6232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  69067  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell74   4292   6232  73591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_8907/main_1
Capture Clock  : Net_8907/clock_0
Path slack     : 73723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6101
-------------------------------------   ---- 
End-of-path arrival time (ps)           6101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell73   1250   1250  71083  RISE       1
Net_8907/main_1         macrocell71   4851   6101  73723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8907/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : Net_8865/main_10
Capture Clock  : Net_8865/clock_0
Path slack     : 73973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell77         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q  macrocell77   1250   1250  73973  RISE       1
Net_8865/main_10         macrocell72   4600   5850  73973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8865/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 73981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell77         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell77   1250   1250  73973  RISE       1
\SPIM:BSPIM:state_2\/main_9  macrocell73   4593   5843  73981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 73981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell77         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell77   1250   1250  73973  RISE       1
\SPIM:BSPIM:state_1\/main_9  macrocell74   4593   5843  73981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_8907/main_3
Capture Clock  : Net_8907/clock_0
Path slack     : 74156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell75   1250   1250  71517  RISE       1
Net_8907/main_3         macrocell71   4417   5667  74156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8907/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 74203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell75   1250   1250  71517  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell78   4370   5620  74203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_8866/main_2
Capture Clock  : Net_8866/clock_0
Path slack     : 74203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell75   1250   1250  71517  RISE       1
Net_8866/main_2         macrocell79   4370   5620  74203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8866/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 74620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -4060
------------------------------------------------   ----- 
End-of-path required time (ps)                     79273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell78   1250   1250  74620  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    3403   4653  74620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_8907/main_2
Capture Clock  : Net_8907/clock_0
Path slack     : 74638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5186
-------------------------------------   ---- 
End-of-path arrival time (ps)           5186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell74   1250   1250  71998  RISE       1
Net_8907/main_2         macrocell71   3936   5186  74638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8907/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 74640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell77         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q       macrocell77   1250   1250  73973  RISE       1
\SPIM:BSPIM:ld_ident\/main_8  macrocell77   3933   5183  74640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell77         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 74651p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell74   1250   1250  71998  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell78   3922   5172  74651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_8866/main_1
Capture Clock  : Net_8866/clock_0
Path slack     : 74651p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell74   1250   1250  71998  RISE       1
Net_8866/main_1         macrocell79   3922   5172  74651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8866/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8866/q
Path End       : Net_8866/main_3
Capture Clock  : Net_8866/clock_0
Path slack     : 75063p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8866/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_8866/q       macrocell79   1250   1250  75063  RISE       1
Net_8866/main_3  macrocell79   3511   4761  75063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8866/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 75106p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell75   1250   1250  71517  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell76   3467   4717  75106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 75106p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q        macrocell75   1250   1250  71517  RISE       1
\SPIM:BSPIM:ld_ident\/main_2  macrocell77   3467   4717  75106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell77         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 75118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell75   1250   1250  71517  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell73   3455   4705  75118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 75118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell75   1250   1250  71517  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell74   3455   4705  75118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 75118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell75   1250   1250  71517  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell75   3455   4705  75118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_8865/main_3
Capture Clock  : Net_8865/clock_0
Path slack     : 75138p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell75   1250   1250  71517  RISE       1
Net_8865/main_3         macrocell72   3436   4686  75138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8865/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8865/q
Path End       : Net_8865/main_0
Capture Clock  : Net_8865/clock_0
Path slack     : 75161p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8865/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_8865/q       macrocell72   1250   1250  75161  RISE       1
Net_8865/main_0  macrocell72   3412   4662  75161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8865/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 75269p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell73   1250   1250  71083  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell73   3304   4554  75269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 75269p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell73   1250   1250  71083  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell74   3304   4554  75269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 75269p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell73   1250   1250  71083  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell75   3304   4554  75269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 75273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell73   1250   1250  71083  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell76   3301   4551  75273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 75273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q        macrocell73   1250   1250  71083  RISE       1
\SPIM:BSPIM:ld_ident\/main_0  macrocell77   3301   4551  75273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell77         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_8865/main_1
Capture Clock  : Net_8865/clock_0
Path slack     : 75436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell73   1250   1250  71083  RISE       1
Net_8865/main_1         macrocell72   3138   4388  75436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8865/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_8865/main_2
Capture Clock  : Net_8865/clock_0
Path slack     : 75603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell74   1250   1250  71998  RISE       1
Net_8865/main_2         macrocell72   2970   4220  75603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8865/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 75603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell74   1250   1250  71998  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell73   2970   4220  75603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 75603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell74   1250   1250  71998  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell74   2970   4220  75603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 75603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell74   1250   1250  71998  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell75   2970   4220  75603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 75717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4106
-------------------------------------   ---- 
End-of-path arrival time (ps)           4106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell74   1250   1250  71998  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell76   2856   4106  75717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 75717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4106
-------------------------------------   ---- 
End-of-path arrival time (ps)           4106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q        macrocell74   1250   1250  71998  RISE       1
\SPIM:BSPIM:ld_ident\/main_1  macrocell77   2856   4106  75717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell77         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8907/q
Path End       : Net_8907/main_0
Capture Clock  : Net_8907/clock_0
Path slack     : 75768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8907/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_8907/q       macrocell71   1250   1250  75768  RISE       1
Net_8907/main_0  macrocell71   2806   4056  75768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8907/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 75956p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell78   1250   1250  74620  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3  macrocell78   2618   3868  75956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 76340p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell76   1250   1250  76340  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell76   2234   3484  76340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 968978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26792
-------------------------------------   ----- 
End-of-path arrival time (ps)           26792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1203\/q                                    macrocell64     1250   1250  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7880   9130  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  12480  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   9182  21662  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  26792  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  26792  968978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 972277p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21663
-------------------------------------   ----- 
End-of-path arrival time (ps)           21663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1203\/q                                    macrocell64     1250   1250  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7880   9130  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  12480  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell8   9183  21663  972277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 972278p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21662
-------------------------------------   ----- 
End-of-path arrival time (ps)           21662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1203\/q                                    macrocell64     1250   1250  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7880   9130  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  12480  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   9182  21662  972278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 973977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21793
-------------------------------------   ----- 
End-of-path arrival time (ps)           21793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q                                    macrocell53     1250   1250  973977  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell2      9247  10497  973977  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  13847  973977  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2816  16663  973977  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  21793  973977  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  21793  973977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 975793p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18147
-------------------------------------   ----- 
End-of-path arrival time (ps)           18147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q                                    macrocell67     1250   1250  972493  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell9     10734  11984  972493  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  15334  972493  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   2813  18147  975793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 975808p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18132
-------------------------------------   ----- 
End-of-path arrival time (ps)           18132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q                                    macrocell67     1250   1250  972493  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell9     10734  11984  972493  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  15334  972493  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell8   2798  18132  975808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1203\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976376p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17564
-------------------------------------   ----- 
End-of-path arrival time (ps)           17564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1203\/q                                    macrocell50     1250   1250  974036  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      8515   9765  974036  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350  13115  974036  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell6   4450  17564  976376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 977277p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16663
-------------------------------------   ----- 
End-of-path arrival time (ps)           16663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q                                    macrocell53     1250   1250  973977  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell2      9247  10497  973977  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  13847  973977  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2816  16663  977277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16658
-------------------------------------   ----- 
End-of-path arrival time (ps)           16658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q                                    macrocell53     1250   1250  973977  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell2      9247  10497  973977  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  13847  973977  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   2811  16658  977282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1203\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 977336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16604
-------------------------------------   ----- 
End-of-path arrival time (ps)           16604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1203\/q                                    macrocell50     1250   1250  974036  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      8515   9765  974036  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350  13115  974036  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   3490  16604  977336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 978150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21350
-------------------------------------   ----- 
End-of-path arrival time (ps)           21350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  976003  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  976003  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  976003  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell12     8208  11708  978150  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  15058  978150  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    6291  21350  978150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:Net_1251\/main_7
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 978243p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18247
-------------------------------------   ----- 
End-of-path arrival time (ps)           18247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell52   1250   1250  978243  RISE       1
\Left_QuadDec:Net_1251_split\/main_3   macrocell48   9983  11233  978243  RISE       1
\Left_QuadDec:Net_1251_split\/q        macrocell48   3350  14583  978243  RISE       1
\Left_QuadDec:Net_1251\/main_7         macrocell43   3665  18247  978243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:Net_1203\/main_5
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 978463p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18027
-------------------------------------   ----- 
End-of-path arrival time (ps)           18027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell52   1250   1250  978243  RISE       1
\Left_QuadDec:Net_1203_split\/main_3   macrocell62  10531  11781  978463  RISE       1
\Left_QuadDec:Net_1203_split\/q        macrocell62   3350  15131  978463  RISE       1
\Left_QuadDec:Net_1203\/main_5         macrocell50   2896  18027  978463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 979026p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17464
-------------------------------------   ----- 
End-of-path arrival time (ps)           17464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q               macrocell53   1250   1250  973977  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_0  macrocell56  16214  17464  979026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Net_1251\/main_1
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 979034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17456
-------------------------------------   ----- 
End-of-path arrival time (ps)           17456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q       macrocell53   1250   1250  973977  RISE       1
\Left_QuadDec:Net_1251\/main_1  macrocell43  16206  17456  979034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Net_1203\/main_5
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 979365p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17125
-------------------------------------   ----- 
End-of-path arrival time (ps)           17125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q             macrocell67   1250   1250  972493  RISE       1
\Right_QuadDec:Net_1203_split\/main_0  macrocell24   8874  10124  979365  RISE       1
\Right_QuadDec:Net_1203_split\/q       macrocell24   3350  13474  979365  RISE       1
\Right_QuadDec:Net_1203\/main_5        macrocell64   3652  17125  979365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:Net_1251\/main_7
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 980085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16405
-------------------------------------   ----- 
End-of-path arrival time (ps)           16405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q     macrocell69   1250   1250  980085  RISE       1
\Right_QuadDec:Net_1251_split\/main_5  macrocell1    9519  10769  980085  RISE       1
\Right_QuadDec:Net_1251_split\/q       macrocell1    3350  14119  980085  RISE       1
\Right_QuadDec:Net_1251\/main_7        macrocell57   2285  16405  980085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 980702p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15788
-------------------------------------   ----- 
End-of-path arrival time (ps)           15788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q             macrocell53   1250   1250  973977  RISE       1
\Left_QuadDec:bQuadDec:error\/main_0  macrocell54  14538  15788  980702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 981010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15480
-------------------------------------   ----- 
End-of-path arrival time (ps)           15480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q               macrocell53   1250   1250  973977  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_0  macrocell55  14230  15480  981010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 982070p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17430
-------------------------------------   ----- 
End-of-path arrival time (ps)           17430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q                macrocell53    1250   1250  973977  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_2  statusicell2  16180  17430  982070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 983381p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10559
-------------------------------------   ----- 
End-of-path arrival time (ps)           10559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1251\/q                                    macrocell57     1250   1250  980636  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell8   9309  10559  983381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 983583p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12907
-------------------------------------   ----- 
End-of-path arrival time (ps)           12907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q             macrocell67   1250   1250  972493  RISE       1
\Right_QuadDec:bQuadDec:error\/main_0  macrocell68  11657  12907  983583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:Net_1203\/main_3
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 983703p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12787
-------------------------------------   ----- 
End-of-path arrival time (ps)           12787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q  macrocell69   1250   1250  980085  RISE       1
\Right_QuadDec:Net_1203\/main_3     macrocell64  11537  12787  983703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 983936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10004
-------------------------------------   ----- 
End-of-path arrival time (ps)           10004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1251\/q                                    macrocell57     1250   1250  980636  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell7   8754  10004  983936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 984097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12393
-------------------------------------   ----- 
End-of-path arrival time (ps)           12393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:error\/q         macrocell68   1250   1250  980106  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_3  macrocell70  11143  12393  984097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell70         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:Net_1203\/main_2
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 984112p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12378
-------------------------------------   ----- 
End-of-path arrival time (ps)           12378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:error\/q  macrocell68   1250   1250  980106  RISE       1
\Right_QuadDec:Net_1203\/main_2   macrocell64  11128  12378  984112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984229p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11541
-------------------------------------   ----- 
End-of-path arrival time (ps)           11541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2911   6411  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11541  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11541  984229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 984258p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12232
-------------------------------------   ----- 
End-of-path arrival time (ps)           12232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell69         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q       macrocell69   1250   1250  980085  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_4  macrocell70  10982  12232  984258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell70         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 984467p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12023
-------------------------------------   ----- 
End-of-path arrival time (ps)           12023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q               macrocell67   1250   1250  972493  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_0  macrocell69  10773  12023  984467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984545p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11225
-------------------------------------   ----- 
End-of-path arrival time (ps)           11225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984545  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984545  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984545  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2595   6095  984545  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11225  984545  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11225  984545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 984595p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11895
-------------------------------------   ----- 
End-of-path arrival time (ps)           11895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  982720  RISE       1
\Right_QuadDec:bQuadDec:error\/main_1   macrocell68  10645  11895  984595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 984651p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14849
-------------------------------------   ----- 
End-of-path arrival time (ps)           14849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1251\/q                macrocell57    1250   1250  980636  RISE       1
\Right_QuadDec:Net_611\/main_1            macrocell15    7936   9186  984651  RISE       1
\Right_QuadDec:Net_611\/q                 macrocell15    3350  12536  984651  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_1  statusicell4   2313  14849  984651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 984653p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14847
-------------------------------------   ----- 
End-of-path arrival time (ps)           14847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1251\/q                macrocell57    1250   1250  980636  RISE       1
\Right_QuadDec:Net_530\/main_1            macrocell14    7936   9186  984653  RISE       1
\Right_QuadDec:Net_530\/q                 macrocell14    3350  12536  984653  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_0  statusicell4   2311  14847  984653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984656p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14844
-------------------------------------   ----- 
End-of-path arrival time (ps)           14844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  984656  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  984656  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  984656  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2316   5946  984656  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9296  984656  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    5548  14844  984656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 984785p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11705
-------------------------------------   ----- 
End-of-path arrival time (ps)           11705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  976003  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  976003  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  976003  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell59     8205  11705  984785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell59         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:Net_1203\/main_1
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 984794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11696
-------------------------------------   ----- 
End-of-path arrival time (ps)           11696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell52   1250   1250  978243  RISE       1
\Left_QuadDec:Net_1203\/main_1         macrocell50  10446  11696  984794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:Net_1260\/main_2
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 985129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11361
-------------------------------------   ----- 
End-of-path arrival time (ps)           11361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q  macrocell69   1250   1250  980085  RISE       1
\Right_QuadDec:Net_1260\/main_2     macrocell67  10111  11361  985129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 985153p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8787
-------------------------------------   ---- 
End-of-path arrival time (ps)           8787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1251\/q                                    macrocell43     1250   1250  981853  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   7537   8787  985153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:Net_1260\/main_1
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 985181p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11309
-------------------------------------   ----- 
End-of-path arrival time (ps)           11309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:error\/q  macrocell68   1250   1250  980106  RISE       1
\Right_QuadDec:Net_1260\/main_1   macrocell67  10059  11309  985181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 985181p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1251\/q                                    macrocell43     1250   1250  981853  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   7509   8759  985181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:Net_1203\/main_0
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 985272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11218
-------------------------------------   ----- 
End-of-path arrival time (ps)           11218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q  macrocell51   1250   1250  979158  RISE       1
\Left_QuadDec:Net_1203\/main_0         macrocell50   9968  11218  985272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 985359p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11131
-------------------------------------   ----- 
End-of-path arrival time (ps)           11131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q               macrocell67   1250   1250  972493  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_0  macrocell70   9881  11131  985359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell70         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 985388p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11102
-------------------------------------   ----- 
End-of-path arrival time (ps)           11102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  982720  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_1  macrocell69   9852  11102  985388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 985553p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13947
-------------------------------------   ----- 
End-of-path arrival time (ps)           13947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell47         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/q  macrocell47    1250   1250  985553  RISE       1
\Left_QuadDec:Net_611\/main_2                  macrocell8     7027   8277  985553  RISE       1
\Left_QuadDec:Net_611\/q                       macrocell8     3350  11627  985553  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_1        statusicell2   2321  13947  985553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 985572p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13928
-------------------------------------   ----- 
End-of-path arrival time (ps)           13928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell47         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/q  macrocell47    1250   1250  985553  RISE       1
\Left_QuadDec:Net_530\/main_2                  macrocell7     7013   8263  985572  RISE       1
\Left_QuadDec:Net_530\/q                       macrocell7     3350  11613  985572  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_0        statusicell2   2314  13928  985572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 985689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10801
-------------------------------------   ----- 
End-of-path arrival time (ps)           10801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q       macrocell70   1250   1250  982473  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_5  macrocell69   9551  10801  985689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:Net_1251\/main_5
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 986110p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10380
-------------------------------------   ----- 
End-of-path arrival time (ps)           10380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q  macrocell69   1250   1250  980085  RISE       1
\Right_QuadDec:Net_1251\/main_5     macrocell57   9130  10380  986110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:Net_1251\/main_4
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 986136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10354
-------------------------------------   ----- 
End-of-path arrival time (ps)           10354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:error\/q  macrocell68   1250   1250  980106  RISE       1
\Right_QuadDec:Net_1251\/main_4   macrocell57   9104  10354  986136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:Net_1251\/main_2
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 986187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q  macrocell51   1250   1250  979158  RISE       1
\Left_QuadDec:Net_1251\/main_2         macrocell43   9053  10303  986187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 986200p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10290
-------------------------------------   ----- 
End-of-path arrival time (ps)           10290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q   macrocell51   1250   1250  979158  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_1  macrocell56   9040  10290  986200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Net_1260\/main_0
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 986276p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10214
-------------------------------------   ----- 
End-of-path arrival time (ps)           10214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q       macrocell67   1250   1250  972493  RISE       1
\Right_QuadDec:Net_1260\/main_0  macrocell67   8964  10214  986276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 986336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13164
-------------------------------------   ----- 
End-of-path arrival time (ps)           13164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q                macrocell67    1250   1250  972493  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_2  statusicell4  11914  13164  986336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986379p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13121
-------------------------------------   ----- 
End-of-path arrival time (ps)           13121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  977020  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  977020  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  977020  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell5      3954   7454  986379  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  10804  986379  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2317  13121  986379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_5
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 986411p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10079
-------------------------------------   ----- 
End-of-path arrival time (ps)           10079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q     macrocell70   1250   1250  982473  RISE       1
\Right_QuadDec:bQuadDec:error\/main_5  macrocell68   8829  10079  986411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1203\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 986739p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9751
-------------------------------------   ---- 
End-of-path arrival time (ps)           9751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1203\/q                              macrocell50   1250   1250  974036  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell49   8501   9751  986739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell49         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:Net_1203\/main_0
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 986872p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  982720  RISE       1
\Right_QuadDec:Net_1203\/main_0         macrocell64   8368   9618  986872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:Net_1203\/main_3
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 987393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9097
-------------------------------------   ---- 
End-of-path arrival time (ps)           9097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q  macrocell55   1250   1250  981982  RISE       1
\Left_QuadDec:Net_1203\/main_3     macrocell50   7847   9097  987393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:Net_1260\/main_2
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 987393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9097
-------------------------------------   ---- 
End-of-path arrival time (ps)           9097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q  macrocell55   1250   1250  981982  RISE       1
\Left_QuadDec:Net_1260\/main_2     macrocell53   7847   9097  987393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 987404p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9086
-------------------------------------   ---- 
End-of-path arrival time (ps)           9086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  983776  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_2  macrocell69   7836   9086  987404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987529p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2911   6411  987529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Net_1275\/main_0
Capture Clock  : \Right_QuadDec:Net_1275\/clock_0
Path slack     : 987615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  976003  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  976003  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  976003  RISE       1
\Right_QuadDec:Net_1275\/main_0                             macrocell60     5375   8875  987615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1275\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 987755p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8735
-------------------------------------   ---- 
End-of-path arrival time (ps)           8735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  983776  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_2  macrocell70   7485   8735  987755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell70         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 987756p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8734
-------------------------------------   ---- 
End-of-path arrival time (ps)           8734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  982720  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_1  macrocell70   7484   8734  987756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell70         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:Net_1203\/main_1
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 987768p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8722
-------------------------------------   ---- 
End-of-path arrival time (ps)           8722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  983776  RISE       1
\Right_QuadDec:Net_1203\/main_1         macrocell64   7472   8722  987768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:Net_1251\/main_2
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 987768p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8722
-------------------------------------   ---- 
End-of-path arrival time (ps)           8722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  982720  RISE       1
\Right_QuadDec:Net_1251\/main_2         macrocell57   7472   8722  987768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987845p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984545  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984545  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984545  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2595   6095  987845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987845p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11655
-------------------------------------   ----- 
End-of-path arrival time (ps)           11655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  978482  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  978482  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  978482  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell11     2596   5986  987845  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350   9336  987845  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2318  11655  987845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987847p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984545  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984545  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984545  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2593   6093  987847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987853p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11647
-------------------------------------   ----- 
End-of-path arrival time (ps)           11647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  978465  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  978465  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  978465  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2604   5994  987853  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9344  987853  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2303  11647  987853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987878p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11622
-------------------------------------   ----- 
End-of-path arrival time (ps)           11622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell7   1370   1370  987878  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell8      0   1370  987878  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell8   2260   3630  987878  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell10     2316   5946  987878  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350   9296  987878  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2327  11622  987878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 987883p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8607
-------------------------------------   ---- 
End-of-path arrival time (ps)           8607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q   macrocell52   1250   1250  978243  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_2  macrocell56   7357   8607  987883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:Net_1251\/main_3
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 987896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell52   1250   1250  978243  RISE       1
\Left_QuadDec:Net_1251\/main_3         macrocell43   7344   8594  987896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6011
-------------------------------------   ---- 
End-of-path arrival time (ps)           6011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell41     1250   1250  985320  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   4761   6011  987929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Recovery time                                                  0
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12038
-------------------------------------   ----- 
End-of-path arrival time (ps)           12038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q                             macrocell67    1250   1250  972493  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3  10788  12038  987962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:Net_1203\/main_2
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 988076p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q  macrocell54   1250   1250  981965  RISE       1
\Left_QuadDec:Net_1203\/main_2   macrocell50   7164   8414  988076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:Net_1260\/main_1
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 988076p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q  macrocell54   1250   1250  981965  RISE       1
\Left_QuadDec:Net_1260\/main_1   macrocell53   7164   8414  988076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988158p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984229  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2282   5782  988158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 988169p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  983776  RISE       1
\Right_QuadDec:bQuadDec:error\/main_2   macrocell68   7071   8321  988169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 988330p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8160
-------------------------------------   ---- 
End-of-path arrival time (ps)           8160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q   macrocell52   1250   1250  978243  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_2  macrocell55   6910   8160  988330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:Net_1203\/main_4
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 988429p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q  macrocell56   1250   1250  982876  RISE       1
\Left_QuadDec:Net_1203\/main_4     macrocell50   6811   8061  988429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:Net_1260\/main_3
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 988429p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q  macrocell56   1250   1250  982876  RISE       1
\Left_QuadDec:Net_1260\/main_3     macrocell53   6811   8061  988429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 988491p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7999
-------------------------------------   ---- 
End-of-path arrival time (ps)           7999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q  macrocell51   1250   1250  979158  RISE       1
\Left_QuadDec:bQuadDec:error\/main_1   macrocell54   6749   7999  988491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 988504p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q   macrocell51   1250   1250  979158  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_1  macrocell55   6736   7986  988504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 988620p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell41     1250   1250  985320  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   4070   5320  988620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:Net_1251\/main_3
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 988831p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  983776  RISE       1
\Right_QuadDec:Net_1251\/main_3         macrocell57   6409   7659  988831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988906p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Recovery time                                                  0
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11094
-------------------------------------   ----- 
End-of-path arrival time (ps)           11094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q                             macrocell53    1250   1250  973977  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   9844  11094  988906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 988983p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7507
-------------------------------------   ---- 
End-of-path arrival time (ps)           7507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell52   1250   1250  978243  RISE       1
\Left_QuadDec:bQuadDec:error\/main_2   macrocell54   6257   7507  988983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 988997p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1203\/q                              macrocell64   1250   1250  968978  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell63   6243   7493  988997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell63         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Net_1275\/main_0
Capture Clock  : \Left_QuadDec:Net_1275\/clock_0
Path slack     : 989036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  977020  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  977020  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  977020  RISE       1
\Left_QuadDec:Net_1275\/main_0                             macrocell46     3954   7454  989036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1275\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989166p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell38         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell38     1250   1250  985866  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3524   4774  989166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 989297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7193
-------------------------------------   ---- 
End-of-path arrival time (ps)           7193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:error\/q         macrocell68   1250   1250  980106  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_3  macrocell69   5943   7193  989297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 989326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7164
-------------------------------------   ---- 
End-of-path arrival time (ps)           7164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:error\/q       macrocell68   1250   1250  980106  RISE       1
\Right_QuadDec:bQuadDec:error\/main_3  macrocell68   5914   7164  989326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 989439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7051
-------------------------------------   ---- 
End-of-path arrival time (ps)           7051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  977020  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  977020  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  977020  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell45     3551   7051  989439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell45         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_4
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 989505p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6985
-------------------------------------   ---- 
End-of-path arrival time (ps)           6985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q     macrocell69   1250   1250  980085  RISE       1
\Right_QuadDec:bQuadDec:error\/main_4  macrocell68   5735   6985  989505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 989592p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6898
-------------------------------------   ---- 
End-of-path arrival time (ps)           6898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q       macrocell51   1250   1250  979158  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell51   5648   6898  989592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell51         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Net_1251\/main_1
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 989697p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6793
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q       macrocell67   1250   1250  972493  RISE       1
\Right_QuadDec:Net_1251\/main_1  macrocell57   5543   6793  989697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:Net_1251\/main_4
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 989833p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6657
-------------------------------------   ---- 
End-of-path arrival time (ps)           6657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q  macrocell54   1250   1250  981965  RISE       1
\Left_QuadDec:Net_1251\/main_4   macrocell43   5407   6657  989833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 989846p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell26         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell26   1250   1250  989846  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell27   5394   6644  989846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0           macrocell27         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 990068p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9432
-------------------------------------   ---- 
End-of-path arrival time (ps)           9432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  976003  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  976003  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  976003  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    5932   9432  990068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 990084p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell38         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell38     1250   1250  985866  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   2606   3856  990084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 990215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q       macrocell55   1250   1250  981982  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_4  macrocell56   5025   6275  990215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 990408p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q         macrocell54   1250   1250  981965  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_3  macrocell56   4832   6082  990408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1537/main_2
Capture Clock  : Net_1537/clock_0
Path slack     : 990424p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  990424  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  990424  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  990424  RISE       1
Net_1537/main_2                                macrocell39     2316   6066  990424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1537/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_39/main_2
Capture Clock  : Net_39/clock_0
Path slack     : 990434p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  990434  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  990434  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  990434  RISE       1
Net_39/main_2                                   macrocell42     2306   6056  990434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_39/main_0
Capture Clock  : Net_39/clock_0
Path slack     : 990462p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q  macrocell41   1250   1250  985320  RISE       1
Net_39/main_0                             macrocell42   4778   6028  990462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_QuadDec:Net_1275\/main_1
Capture Clock  : \Left_QuadDec:Net_1275\/clock_0
Path slack     : 990481p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  978465  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  978465  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  978465  RISE       1
\Left_QuadDec:Net_1275\/main_1                             macrocell46     2619   6009  990481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1275\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  978482  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  978482  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  978482  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell58     2605   5995  990495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell58         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  978465  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  978465  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  978465  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell44     2604   5994  990496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell44         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_QuadDec:Net_1275\/main_1
Capture Clock  : \Right_QuadDec:Net_1275\/clock_0
Path slack     : 990504p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  978482  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  978482  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  978482  RISE       1
\Right_QuadDec:Net_1275\/main_1                             macrocell60     2596   5986  990504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1275\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 990544p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  984656  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  984656  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  984656  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell47     2316   5946  990544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell47         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 990544p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell7   1370   1370  987878  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell8      0   1370  987878  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell8   2260   3630  987878  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell61     2316   5946  990544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell61         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_1537/main_1
Capture Clock  : Net_1537/clock_0
Path slack     : 990661p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   1240   1240  990661  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   1240  990661  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2270   3510  990661  RISE       1
Net_1537/main_1                                macrocell39     2319   5829  990661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1537/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_39/main_1
Capture Clock  : Net_39/clock_0
Path slack     : 990672p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell3   1240   1240  990672  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell4      0   1240  990672  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell4   2270   3510  990672  RISE       1
Net_39/main_1                                   macrocell42     2308   5818  990672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:Net_1251\/main_5
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 990767p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q  macrocell55   1250   1250  981982  RISE       1
\Left_QuadDec:Net_1251\/main_5     macrocell43   4473   5723  990767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:Net_1251\/main_0
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 990977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1251\/q       macrocell43   1250   1250  981853  RISE       1
\Left_QuadDec:Net_1251\/main_0  macrocell43   4263   5513  990977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 991006p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0          macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell34   1250   1250  991006  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell35   4234   5484  991006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0          macrocell35         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 991079p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0           macrocell25         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell25   1250   1250  991079  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell26   4161   5411  991079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell26         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991140p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0          macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell34   1250   1250  991006  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell66   4100   5350  991140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell66         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991159p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0           macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell25   1250   1250  991079  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell51   4081   5331  991159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell51         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:Net_1260\/main_3
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 991186p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q  macrocell70   1250   1250  982473  RISE       1
\Right_QuadDec:Net_1260\/main_3     macrocell67   4054   5304  991186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:Net_1251\/main_6
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 991189p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q  macrocell70   1250   1250  982473  RISE       1
\Right_QuadDec:Net_1251\/main_6     macrocell57   4051   5301  991189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991226p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell26   1250   1250  989846  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell51   4014   5264  991226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell51         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 991269p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8231
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:error\/q          macrocell68    1250   1250  980106  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_3  statusicell4   6981   8231  991269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 991371p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q       macrocell56   1250   1250  982876  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_5  macrocell55   3869   5119  991371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_5
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 991389p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q     macrocell56   1250   1250  982876  RISE       1
\Left_QuadDec:bQuadDec:error\/main_5  macrocell54   3851   5101  991389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8041
-------------------------------------   ---- 
End-of-path arrival time (ps)           8041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  977020  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  977020  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  977020  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4541   8041  991459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:Net_1251\/main_0
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 991478p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1251\/q       macrocell57   1250   1250  980636  RISE       1
\Right_QuadDec:Net_1251\/main_0  macrocell57   3762   5012  991478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Net_1260\/main_0
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 991802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q       macrocell53   1250   1250  973977  RISE       1
\Left_QuadDec:Net_1260\/main_0  macrocell53   3438   4688  991802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992314p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0          macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell35   1250   1250  992314  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell36   2926   4176  992314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0          macrocell36         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992314p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0          macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell35   1250   1250  992314  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell66   2926   4176  992314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell66         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0          macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell31   1250   1250  992328  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell32   2912   4162  992328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0          macrocell32         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0          macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell31   1250   1250  992328  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell65   2912   4162  992328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell65         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:Net_1203\/main_4
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 992441p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q  macrocell70   1250   1250  982473  RISE       1
\Right_QuadDec:Net_1203\/main_4     macrocell64   2799   4049  992441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 992443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q         macrocell54   1250   1250  981965  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_3  macrocell55   2797   4047  992443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 992443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q       macrocell56   1250   1250  982876  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_5  macrocell56   2797   4047  992443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 992447p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q       macrocell70   1250   1250  982473  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_5  macrocell70   2793   4043  992447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell70         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 992461p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q       macrocell54   1250   1250  981965  RISE       1
\Left_QuadDec:bQuadDec:error\/main_3  macrocell54   2779   4029  992461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:Net_1251\/main_6
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 992467p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q  macrocell56   1250   1250  982876  RISE       1
\Left_QuadDec:Net_1251\/main_6     macrocell43   2773   4023  992467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q       macrocell52   1250   1250  978243  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell52   2628   3878  992612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell52         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 992621p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell69         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q       macrocell69   1250   1250  980085  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_4  macrocell69   2619   3869  992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992628p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell29   1250   1250  992628  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell52   2612   3862  992628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell52         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992628p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell65         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q       macrocell65   1250   1250  982720  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell65   2612   3862  992628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell65         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 992631p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q       macrocell55   1250   1250  981982  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_4  macrocell55   2609   3859  992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_4
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 992631p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q     macrocell55   1250   1250  981982  RISE       1
\Left_QuadDec:bQuadDec:error\/main_4  macrocell54   2609   3859  992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell29   1250   1250  992628  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell30   2607   3857  992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0           macrocell30         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992636p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0           macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell28   1250   1250  992636  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell52   2604   3854  992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell52         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0           macrocell28         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell28   1250   1250  992636  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell29   2602   3852  992638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell29         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1537/main_0
Capture Clock  : Net_1537/clock_0
Path slack     : 992643p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:runmode_enable\/q  macrocell38   1250   1250  985866  RISE       1
Net_1537/main_0                          macrocell39   2597   3847  992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1537/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992923p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q       macrocell66   1250   1250  983776  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell66   2317   3567  992923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell66         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992927p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0           macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell27   1250   1250  992927  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell51   2313   3563  992927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell51         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0          macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell32   1250   1250  992933  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell33   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0          macrocell33         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0          macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell32   1250   1250  992933  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell65   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell65         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0          macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell36   1250   1250  992936  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell66   2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell66         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0           macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell30   1250   1250  992941  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell52   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell52         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0          macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell33   1250   1250  992953  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell65   2287   3537  992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell65         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 993903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q          macrocell54    1250   1250  981965  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_3  statusicell2   4347   5597  993903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

