# CS220 Design Assignments
Verilog codes of design assignments course CS220, Spring 2021 IITK under [Prof. Mainak Chaudhuri](https://www.cse.iitk.ac.in/users/mainakc/2021Spring/lectures220.html/).

.
├── 1
│   ├── A1Q1_eight_bit_adder_top.v
│   ├── A1Q1_eight_bit_adder.v
│   ├── A1Q1_one_bit_full_adder.v
│   ├── A1Q2_eight_bit_comparator_top.v
│   ├── A1Q2_eight_bit_comparator.v
│   ├── A1Q2_one_bit_comparator.v
│   ├── Problem.txt
│   └── README.md
├── 2
│   ├── A2Q1_decoder3to8.v
│   ├── A2Q1_encoder8to3.v
│   ├── A2Q1_top.v
│   ├── A2Q2_priority_encoder8to3.v
│   ├── A2Q2_top.v
│   ├── A2Q3_blink.v
│   ├── A2Q3_top.v
│   ├── A2Q4_rotate.v
│   ├── A2Q4_top.v
│   ├── Problem.txt
│   └── README.md
└── README.md
