// Seed: 2693301508
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wand id_2,
    output tri id_3
    , id_25,
    input wand id_4,
    output tri1 id_5,
    output uwire id_6
    , id_26,
    output supply0 id_7,
    output tri0 id_8,
    input tri id_9,
    output wire id_10,
    input tri0 id_11,
    input tri1 id_12,
    output supply0 id_13,
    output supply0 id_14,
    output supply1 id_15,
    input tri1 id_16,
    input wand id_17,
    output tri0 id_18,
    input wor id_19,
    input tri1 id_20,
    input supply0 id_21
    , id_27,
    input wand id_22,
    input wor id_23
);
  wire id_28;
endmodule
module module_1 #(
    parameter id_8 = 32'd70
) (
    output uwire id_0,
    input wand id_1,
    output supply0 id_2,
    input wire id_3,
    input wand id_4,
    output tri0 id_5
);
  logic id_7 = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_2,
      id_3,
      id_0,
      id_5,
      id_0,
      id_2,
      id_4,
      id_0,
      id_4,
      id_4,
      id_0,
      id_2,
      id_5,
      id_1,
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_3,
      id_4
  );
  logic _id_8;
  wire  [  id_8  **  -1  :  1  ]  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
endmodule
