#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Mar 31 10:40:39 2024
# Process ID: 2824
# Current directory: C:/larry_delivery/Latest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2972 C:\larry_delivery\Latest\Latest.xpr
# Log file: C:/larry_delivery/Latest/vivado.log
# Journal file: C:/larry_delivery/Latest\vivado.jou
# Running On: LAPTOP-81E1PH83, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 33551 MB
#-----------------------------------------------------------
start_gui
open_project C:/larry_delivery/Latest/Latest.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Test_masterDDR/ip_repo/custom_slave_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/master_custom_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ZynqMP-ACP-Adapter-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1737.984 ; gain = 496.684
elaunch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:248]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_awid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_bid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2357]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_arid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_rid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2454]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2498]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2568]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2612]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2656]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2700]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2718]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2744]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2762]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2776]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2788]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2806]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2832]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2876]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2894]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2920]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2938]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2964]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3008]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3026]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3926]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_awuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3927]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3928]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3929]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_aruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3930]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:4108]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:369]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1791.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 1861.324 ; gain = 69.395
update_compile_order -fileset sources_1
current_wave_config {design_1_wrapper_behav.wcfg}
design_1_wrapper_behav.wcfg
add_wave {{/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0}} 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:605]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_din' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:688]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'slave_data_out' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:691]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_wr' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:692]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2439.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:248]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_awid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_bid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2357]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_arid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_rid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2454]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2498]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2568]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2612]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2656]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2700]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2718]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2744]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2762]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2776]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2788]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2806]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2832]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2876]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2894]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2920]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2938]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2964]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3008]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3026]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3926]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_awuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3927]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3928]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3929]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_aruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3930]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:4108]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:369]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top_default
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:27 . Memory (MB): peak = 2439.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '87' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:41 . Memory (MB): peak = 2439.363 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2439.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:605]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_din' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:689]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'slave_data_out' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:692]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_wr' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:693]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2439.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:248]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_awid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_bid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2357]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_arid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_rid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2454]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2498]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2568]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2612]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2656]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2700]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2718]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2744]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2762]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2776]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2788]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2806]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2832]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2876]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2894]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2920]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2938]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2964]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3008]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3026]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3926]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_awuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3927]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3928]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3929]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_aruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3930]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:4108]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:369]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top_default
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:26 . Memory (MB): peak = 2439.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '86' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:39 . Memory (MB): peak = 2439.363 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:717]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:717]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:717]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:717]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consecutive_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd6' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:718]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd5' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd4' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:720]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd3' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:721]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'send_consecutive_addr' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:722]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:723]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'run_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:724]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:725]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consecutive_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd6' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:718]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd5' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd4' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:720]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd3' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:721]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'send_consecutive_addr' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:722]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:723]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'run_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:724]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:725]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consecutive_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd6' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:718]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd5' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd4' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:720]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd3' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:721]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'send_consecutive_addr' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:722]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:723]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'run_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:724]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:725]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consecutive_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd6' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:718]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd5' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd4' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:720]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd3' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:721]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'send_consecutive_addr' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:722]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:723]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'run_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:724]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:725]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consecutive_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd6' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:718]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd5' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd4' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:720]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd3' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:721]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'send_consecutive_addr' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:722]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:723]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'run_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:724]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:725]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consecutive_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd6' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:718]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd5' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd4' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:720]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd3' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:721]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'send_consecutive_addr' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:722]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:723]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'run_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:724]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:725]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consecutive_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd6' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:718]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd5' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd4' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:720]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd3' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:721]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'send_consecutive_addr' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:722]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:723]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'run_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:724]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:725]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consecutive_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd6' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:718]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd5' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd4' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:720]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd3' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:721]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'send_consecutive_addr' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:722]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:723]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'run_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:724]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:725]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd6' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:718]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd5' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd4' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:720]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd3' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:721]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'send_consec_addr' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:722]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:723]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'run_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:724]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:725]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:733]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:739]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:741]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:743]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd6' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:718]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd5' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd4' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:720]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd3' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:721]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'send_consec_addr' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:722]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:723]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'run_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:724]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:725]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:733]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:739]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:741]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:743]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd6' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:718]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd5' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd4' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:720]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd3' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:721]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'send_consec_addr' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:722]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:723]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'run_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:724]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:725]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:733]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:739]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:741]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:743]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd6' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:718]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd5' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd4' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:720]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_control_rsvd3' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:721]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'send_consec_addr' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:722]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:723]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'run_program' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:724]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'driver_status' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:725]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:733]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:739]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:741]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:743]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:733]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:739]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:741]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:743]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:733]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:739]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:741]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:743]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:733]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:739]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:741]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:743]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:733]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:739]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:741]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:743]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:716]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:697]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:713]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:700]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:701]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:705]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:709]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:710]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:713]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:714]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:697]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:713]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:700]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:701]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:705]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:709]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:710]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:713]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:714]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:697]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:713]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:700]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:701]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:705]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:709]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:710]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:713]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:714]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:697]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:700]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:701]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:705]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:709]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:710]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:697]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:700]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:701]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:705]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:709]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:710]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:697]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:700]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:701]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:705]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:709]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:710]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:697]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:719]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:700]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:701]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:705]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:709]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:710]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:697]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:729]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:700]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:701]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:705]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:709]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:710]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:697]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:729]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:700]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:701]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:705]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:709]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:710]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:697]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:729]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:700]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:701]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:704]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:705]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_wr' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:708]
CRITICAL WARNING: [HDL 9-3116] 'addr_fifo_din' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:709]
CRITICAL WARNING: [HDL 9-3116] 'driver_status' is not a type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:710]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:727]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:727]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:727]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:727]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:727]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:727]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:727]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:605]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_din' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:689]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'slave_data_out' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:692]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_wr' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:693]
ERROR: [VRFC 10-4982] syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
ERROR: [VRFC 10-2989] 'sldave_data_in' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
ERROR: [VRFC 10-2989] 'driver_count' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:748]
ERROR: [VRFC 10-2989] 'driver_' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:760]
ERROR: [VRFC 10-8530] module 'control' is ignored due to previous errors [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:677]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2439.363 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:740]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:740]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:740]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:740]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:605]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_din' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:689]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'slave_data_out' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:692]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_wr' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:693]
ERROR: [VRFC 10-4982] syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
ERROR: [VRFC 10-2989] 'sldave_data_in' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
ERROR: [VRFC 10-2989] 'driver_count' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:748]
ERROR: [VRFC 10-2989] 'driver_' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:760]
ERROR: [VRFC 10-8530] module 'control' is ignored due to previous errors [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:677]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2439.363 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:605]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_din' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:689]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'slave_data_out' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:692]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_wr' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:693]
ERROR: [VRFC 10-4982] syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
ERROR: [VRFC 10-2989] 'sldave_data_in' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:736]
ERROR: [VRFC 10-2989] 'driver_count' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:748]
ERROR: [VRFC 10-2989] 'driver_' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:760]
ERROR: [VRFC 10-8530] module 'control' is ignored due to previous errors [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:677]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2439.363 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:605]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_din' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:689]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'slave_data_out' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:692]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_wr' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:693]
ERROR: [VRFC 10-2989] 'driver_' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:761]
ERROR: [VRFC 10-8530] module 'control' is ignored due to previous errors [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:677]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2439.363 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:605]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_din' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:689]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'slave_data_out' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:692]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_wr' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:693]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2439.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:248]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_awid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_bid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2357]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_arid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_rid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2454]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2498]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2568]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2612]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2656]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2700]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2718]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2744]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2762]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2776]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2788]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2806]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2832]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2876]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2894]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2920]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2938]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2964]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3008]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3026]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3926]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_awuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3927]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3928]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3929]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_aruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3930]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:4108]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:369]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top_default
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:34 . Memory (MB): peak = 2439.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '94' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:47 . Memory (MB): peak = 2439.363 ; gain = 0.000
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:737]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:737]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:737]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:737]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:737]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:737]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:737]
save_wave_config {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:605]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_din' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:689]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'slave_data_out' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:692]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_wr' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:693]
ERROR: [VRFC 10-4982] syntax error near 'consec_count' [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:737]
ERROR: [VRFC 10-2989] 'sldave_data_in' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:737]
ERROR: [VRFC 10-2989] 'driver_count' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:749]
ERROR: [VRFC 10-8530] module 'control' is ignored due to previous errors [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:677]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2439.363 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:605]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_din' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:689]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'slave_data_out' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:692]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_wr' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:693]
ERROR: [VRFC 10-2989] 'sldave_data_in' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:737]
ERROR: [VRFC 10-2989] 'driver_count' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:749]
ERROR: [VRFC 10-8530] module 'control' is ignored due to previous errors [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:677]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2439.363 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:605]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_din' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:689]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'slave_data_out' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:692]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_wr' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:693]
ERROR: [VRFC 10-2989] 'driver_count' is not declared [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:749]
ERROR: [VRFC 10-8530] module 'control' is ignored due to previous errors [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:677]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2439.363 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:605]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_din' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:689]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'slave_data_out' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:692]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_wr' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:693]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2439.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:248]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_awid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_bid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2357]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_arid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_rid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2454]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2498]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2568]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2612]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2656]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2700]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2718]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2744]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2762]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2776]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2788]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2806]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2832]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2876]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2894]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2920]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2938]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2964]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3008]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3026]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3926]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_awuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3927]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3928]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3929]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_aruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3930]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:4108]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:369]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top_default
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:29 . Memory (MB): peak = 2439.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '89' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:42 . Memory (MB): peak = 2439.363 ; gain = 0.000
open_bd_design {C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_1
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_4
Adding component instance block -- xilinx.com:module_ref:master_custom_v1_0_M00_AXI:1.0 - master_custom_v1_0_M_0
Adding component instance block -- xilinx.com:module_ref:custom_slave_v1_0_S00_AXI:1.0 - custom_slave_v1_0_S0_0
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
Successfully read diagram <design_1> from block design file <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3087.473 ; gain = 0.000
update_module_reference design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
Upgrading 'C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/larry_delivery/Latest/Latest.runs/design_1_custom_slave_v1_0_S0_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_custom_slave_v1_0_S0_0_0 to use current project options
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
Upgrading 'C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_custom_slave_v1_0_S0_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'addr_fifo_din'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'addr_fifo_wr'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_custom_slave_v1_0_S0_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_custom_slave_v1_0_S0_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
disconnect_bd_net /custom_slave_0_target_base_addr [get_bd_pins custom_slave_v1_0_S0_0/read_addr]
connect_bd_net [get_bd_pins custom_slave_v1_0_S0_0/addr_fifo_din] [get_bd_pins fifo_generator_1/din]
disconnect_bd_net /testbench_pattern_gen_0_wr_en [get_bd_pins util_vector_logic_4/Res]
connect_bd_net [get_bd_pins custom_slave_v1_0_S0_0/addr_fifo_wr] [get_bd_pins fifo_generator_1/wr_en]
save_bd_design
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
Upgrading 'C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_custom_slave_v1_0_S0_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'read_addr'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_custom_slave_v1_0_S0_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_custom_slave_v1_0_S0_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
Upgrading 'C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_custom_slave_v1_0_S0_0_0 to use current project options
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property is_enabled false [get_files  C:/larry_delivery/Driver/driver_cntrl.v]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 16
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_slave_v1_0_S0_0 .
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_system_ila_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_system_ila_1_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e470eaaa73408cb8 to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_1, cache-ID = e470eaaa73408cb8; cache size = 98.273 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_1_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a7ee902869159323 to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_1_1, cache-ID = a7ee902869159323; cache size = 98.273 MB.
config_ip_cache: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3087.473 ; gain = 0.000
[Sun Mar 31 16:18:15 2024] Launched design_1_custom_slave_v1_0_S0_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_custom_slave_v1_0_S0_0_0_synth_1: C:/larry_delivery/Latest/Latest.runs/design_1_custom_slave_v1_0_S0_0_0_synth_1/runme.log
synth_1: C:/larry_delivery/Latest/Latest.runs/synth_1/runme.log
[Sun Mar 31 16:18:15 2024] Launched impl_1...
Run output will be captured here: C:/larry_delivery/Latest/Latest.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 3087.473 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_run impl_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.590 . Memory (MB): peak = 3530.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3630 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 3560.844 ; gain = 15.516
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3998.371 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3998.371 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4013.734 ; gain = 15.363
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4013.734 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.893 . Memory (MB): peak = 4039.793 ; gain = 26.059
Read Physdb Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4039.793 ; gain = 41.422
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4039.793 ; gain = 41.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4487.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2166 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 2112 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 12 instances

open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 4939.289 ; gain = 1851.816
open_report: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 5281.031 ; gain = 326.270
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_din' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:692]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'slave_data_out' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:695]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_wr' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:696]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5783.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'read_addr' on this module [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:221]
ERROR: [VRFC 10-8530] module 'axi_vip_v1_1_15_top_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_1/hdl/axi_vip_v1_1_vl_rfs.sv:59]
ERROR: [VRFC 10-8530] module 'custom_slave_v1_0_S00_AXI(C_S_AXI_ID_WIDTH=16,C_S_AXI_WUSER_WIDTH=16,C_S_AXI_RUSER_WIDTH=16)' is ignored due to previous errors [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:4]
ERROR: [VRFC 10-8530] module 'fifo_generator_v13_2_9(C_COMMON_CLOCK=1,C_DATA_COUNT_WIDTH=13,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=128,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=256,C_FAMILY="zynquplus",C_FULL_FLAGS_RST_VAL=0,C_HAS_RST=0,C_HAS_SRST=1,C_HAS_VALID=1,C_IMPLEMENTATION_TYPE=6,C_MEMORY_TYPE=4,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=2,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="8kx4",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_FULL_THRESH_ASSERT_VAL=8190,C_PROG_FULL_THRESH_NEGATE_VAL=8189,C_RD_DATA_COUNT_WIDTH=12,C_RD_DEPTH=4096,C_RD_PNTR_WIDTH=12,C_USE_DOUT_RST=1,C_USE_EMBEDDED_REG=1,C_WR_DATA_COUNT_WIDTH=13,C_WR_DEPTH=8192,C_WR_PNTR_WIDTH=13,C_AXI_TYPE=1,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=1,C_AXI_LOCK_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TSTRB_WIDTH=1,C_AXIS_TKEEP_WIDTH=1,C_PRIM_FIFO_TYPE_WDCH="512x72",C_PRIM_FIFO_TYPE_RDCH="512x72",C_PRIM_FIFO_TYPE_AXIS="1kx18",C_DIN_WIDTH_WACH=1,C_PROG_FULL_TYPE_WACH=0,C_PROG_FULL_TYPE_WDCH=0,C_PROG_FULL_TYPE_WRCH=0,C_PROG_FULL_TYPE_RACH=0,C_PROG_FULL_TYPE_RDCH=0,C_PROG_FULL_TYPE_AXIS=0,C_PROG_EMPTY_TYPE_WACH=0,C_PROG_EMPTY_TYPE_WDCH=0,C_PROG_EMPTY_TYPE_WRCH=0,C_PROG_EMPTY_TYPE_RACH=0,C_PROG_EMPTY_TYPE_RDCH=0,C_PROG_EMPTY_TYPE_AXIS=0)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.v:1]
ERROR: [VRFC 10-8530] module 'master_custom_v1_0_M00_AXI(C_M_AXI_DATA_WIDTH=128,C_M_AXI_WUSER_WIDTH=16,C_M_AXI_RUSER_WIDTH=16)' is ignored due to previous errors [C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v:4]
ERROR: [VRFC 10-8530] module 'util_reduced_logic_v2_0_5_util_reduced_logic(C_OPERATION="or",C_SIZE=5)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/util_reduced_logic_v2_0/hdl/util_reduced_logic_v2_0_vl_rfs.v:118]
ERROR: [VRFC 10-8530] module 'util_vector_logic_v2_0_3_util_vector_logic(C_OPERATION="not",C_SIZE=1)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/util_vector_logic_v2_0/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15(C_FCLK_CLK0_FREQ=299.970032,C_FCLK_CLK1_FREQ=9.999002,C_FCLK_CLK3_FREQ=100,C_FCLK_CLK2_FREQ=100,C_USE_S_AXI_GP0=0,C_USE_S_AXI_GP1=0,C_USE_S_AXI_GP2=0,C_USE_S_AXI_GP4=0,C_USE_S_AXI_GP5=0,C_USE_S_AXI_GP6=0,C_USE_S_AXI_ACP=0,C_USE_S_AXI_ACE=0,C_S_AXI_GP1_DATA_WIDTH=128,C_S_AXI_GP2_DATA_WIDTH=128,C_S_AXI_GP3_DATA_WIDTH=128,C_S_AXI_GP4_DATA_WIDTH=128,C_S_AXI_GP5_DATA_WIDTH=128,C_S_AXI_GP6_DATA_WIDTH=128,C_USE_M_AXI_GP0=0,C_USE_M_AXI_GP1=0,C_M_AXI_GP0_DATA_WIDTH=128,C_M_AXI_GP1_DATA_WIDTH=128)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:9260]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_gen_clock(freq_clk3=100,freq_clk2=100,freq_clk1=9.999002,freq_clk0=299.970032)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4173]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_ddrc_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4233]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_ocmc_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:2499]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_regc_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:2425]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_axi_slave_acp(slave_name="S_AXI_ACP",data_bus_width=128,id_bus_width=5,awuser_bus_width=2,aruser_bus_width=2,max_outstanding_transactions=10,max_wr_outstanding_transactions=3,max_rd_outstanding_transactions=7,region_bus_width=1)_1' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6070]
ERROR: [VRFC 10-8530] interface 'axi_vip_if(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=5,C_AXI_RID_WIDTH=5,C_AXI_HAS_REGION=0)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_if.sv:118]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_axi_slave(slave_name="S_AXI_ACE",data_bus_width=128,awuser_bus_width=15,aruser_bus_width=15,max_wr_outstanding_transactions=3,max_rd_outstanding_transactions=7)_1' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4605]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_axi_master(master_name="M_AXI_GP0",data_bus_width=128,address_bus_width=40,id_bus_width=16,exclusive_access_supported=1,ID=1)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7614]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_ddr_interconnect_model_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3298]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_interconnect_model_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:2605]
ERROR: [VRFC 10-8530] interface 'axi_vip_axi4pc(WDATA_WIDTH=32,RDATA_WIDTH=32,RID_WIDTH=0,WID_WIDTH=0,MAXRBURSTS=64,MAXWBURSTS=64,MAXWAITS=1024)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv:559]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5783.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 5783.457 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_din' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:692]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'slave_data_out' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:695]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr_fifo_wr' is not allowed [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:696]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5783.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'read_addr' on this module [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:221]
ERROR: [VRFC 10-8530] module 'axi_vip_v1_1_15_top_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_1/hdl/axi_vip_v1_1_vl_rfs.sv:59]
ERROR: [VRFC 10-8530] module 'custom_slave_v1_0_S00_AXI(C_S_AXI_ID_WIDTH=16,C_S_AXI_WUSER_WIDTH=16,C_S_AXI_RUSER_WIDTH=16)' is ignored due to previous errors [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:4]
ERROR: [VRFC 10-8530] module 'fifo_generator_v13_2_9(C_COMMON_CLOCK=1,C_DATA_COUNT_WIDTH=13,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=128,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=256,C_FAMILY="zynquplus",C_FULL_FLAGS_RST_VAL=0,C_HAS_RST=0,C_HAS_SRST=1,C_HAS_VALID=1,C_IMPLEMENTATION_TYPE=6,C_MEMORY_TYPE=4,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=2,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="8kx4",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_FULL_THRESH_ASSERT_VAL=8190,C_PROG_FULL_THRESH_NEGATE_VAL=8189,C_RD_DATA_COUNT_WIDTH=12,C_RD_DEPTH=4096,C_RD_PNTR_WIDTH=12,C_USE_DOUT_RST=1,C_USE_EMBEDDED_REG=1,C_WR_DATA_COUNT_WIDTH=13,C_WR_DEPTH=8192,C_WR_PNTR_WIDTH=13,C_AXI_TYPE=1,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=1,C_AXI_LOCK_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TSTRB_WIDTH=1,C_AXIS_TKEEP_WIDTH=1,C_PRIM_FIFO_TYPE_WDCH="512x72",C_PRIM_FIFO_TYPE_RDCH="512x72",C_PRIM_FIFO_TYPE_AXIS="1kx18",C_DIN_WIDTH_WACH=1,C_PROG_FULL_TYPE_WACH=0,C_PROG_FULL_TYPE_WDCH=0,C_PROG_FULL_TYPE_WRCH=0,C_PROG_FULL_TYPE_RACH=0,C_PROG_FULL_TYPE_RDCH=0,C_PROG_FULL_TYPE_AXIS=0,C_PROG_EMPTY_TYPE_WACH=0,C_PROG_EMPTY_TYPE_WDCH=0,C_PROG_EMPTY_TYPE_WRCH=0,C_PROG_EMPTY_TYPE_RACH=0,C_PROG_EMPTY_TYPE_RDCH=0,C_PROG_EMPTY_TYPE_AXIS=0)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.v:1]
ERROR: [VRFC 10-8530] module 'master_custom_v1_0_M00_AXI(C_M_AXI_DATA_WIDTH=128,C_M_AXI_WUSER_WIDTH=16,C_M_AXI_RUSER_WIDTH=16)' is ignored due to previous errors [C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v:4]
ERROR: [VRFC 10-8530] module 'util_reduced_logic_v2_0_5_util_reduced_logic(C_OPERATION="or",C_SIZE=5)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/util_reduced_logic_v2_0/hdl/util_reduced_logic_v2_0_vl_rfs.v:118]
ERROR: [VRFC 10-8530] module 'util_vector_logic_v2_0_3_util_vector_logic(C_OPERATION="not",C_SIZE=1)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/util_vector_logic_v2_0/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15(C_FCLK_CLK0_FREQ=299.970032,C_FCLK_CLK1_FREQ=9.999002,C_FCLK_CLK3_FREQ=100,C_FCLK_CLK2_FREQ=100,C_USE_S_AXI_GP0=0,C_USE_S_AXI_GP1=0,C_USE_S_AXI_GP2=0,C_USE_S_AXI_GP4=0,C_USE_S_AXI_GP5=0,C_USE_S_AXI_GP6=0,C_USE_S_AXI_ACP=0,C_USE_S_AXI_ACE=0,C_S_AXI_GP1_DATA_WIDTH=128,C_S_AXI_GP2_DATA_WIDTH=128,C_S_AXI_GP3_DATA_WIDTH=128,C_S_AXI_GP4_DATA_WIDTH=128,C_S_AXI_GP5_DATA_WIDTH=128,C_S_AXI_GP6_DATA_WIDTH=128,C_USE_M_AXI_GP0=0,C_USE_M_AXI_GP1=0,C_M_AXI_GP0_DATA_WIDTH=128,C_M_AXI_GP1_DATA_WIDTH=128)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:9260]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_gen_clock(freq_clk3=100,freq_clk2=100,freq_clk1=9.999002,freq_clk0=299.970032)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4173]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_ddrc_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4233]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_ocmc_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:2499]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_regc_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:2425]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_axi_slave_acp(slave_name="S_AXI_ACP",data_bus_width=128,id_bus_width=5,awuser_bus_width=2,aruser_bus_width=2,max_outstanding_transactions=10,max_wr_outstanding_transactions=3,max_rd_outstanding_transactions=7,region_bus_width=1)_1' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6070]
ERROR: [VRFC 10-8530] interface 'axi_vip_if(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=5,C_AXI_RID_WIDTH=5,C_AXI_HAS_REGION=0)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_if.sv:118]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_axi_slave(slave_name="S_AXI_ACE",data_bus_width=128,awuser_bus_width=15,aruser_bus_width=15,max_wr_outstanding_transactions=3,max_rd_outstanding_transactions=7)_1' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4605]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_axi_master(master_name="M_AXI_GP0",data_bus_width=128,address_bus_width=40,id_bus_width=16,exclusive_access_supported=1,ID=1)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7614]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_ddr_interconnect_model_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3298]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_interconnect_model_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:2605]
ERROR: [VRFC 10-8530] interface 'axi_vip_axi4pc(WDATA_WIDTH=32,RDATA_WIDTH=32,RID_WIDTH=0,WID_WIDTH=0,MAXRBURSTS=64,MAXWBURSTS=64,MAXWAITS=1024)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv:559]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5783.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 5783.457 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'read_addr' on this module [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:221]
ERROR: [VRFC 10-8530] module 'axi_vip_v1_1_15_top_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_1/hdl/axi_vip_v1_1_vl_rfs.sv:59]
ERROR: [VRFC 10-8530] module 'custom_slave_v1_0_S00_AXI(C_S_AXI_ID_WIDTH=16,C_S_AXI_WUSER_WIDTH=16,C_S_AXI_RUSER_WIDTH=16)' is ignored due to previous errors [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:4]
ERROR: [VRFC 10-8530] module 'fifo_generator_v13_2_9(C_COMMON_CLOCK=1,C_DATA_COUNT_WIDTH=13,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=128,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=256,C_FAMILY="zynquplus",C_FULL_FLAGS_RST_VAL=0,C_HAS_RST=0,C_HAS_SRST=1,C_HAS_VALID=1,C_IMPLEMENTATION_TYPE=6,C_MEMORY_TYPE=4,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=2,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="8kx4",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_FULL_THRESH_ASSERT_VAL=8190,C_PROG_FULL_THRESH_NEGATE_VAL=8189,C_RD_DATA_COUNT_WIDTH=12,C_RD_DEPTH=4096,C_RD_PNTR_WIDTH=12,C_USE_DOUT_RST=1,C_USE_EMBEDDED_REG=1,C_WR_DATA_COUNT_WIDTH=13,C_WR_DEPTH=8192,C_WR_PNTR_WIDTH=13,C_AXI_TYPE=1,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=1,C_AXI_LOCK_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TSTRB_WIDTH=1,C_AXIS_TKEEP_WIDTH=1,C_PRIM_FIFO_TYPE_WDCH="512x72",C_PRIM_FIFO_TYPE_RDCH="512x72",C_PRIM_FIFO_TYPE_AXIS="1kx18",C_DIN_WIDTH_WACH=1,C_PROG_FULL_TYPE_WACH=0,C_PROG_FULL_TYPE_WDCH=0,C_PROG_FULL_TYPE_WRCH=0,C_PROG_FULL_TYPE_RACH=0,C_PROG_FULL_TYPE_RDCH=0,C_PROG_FULL_TYPE_AXIS=0,C_PROG_EMPTY_TYPE_WACH=0,C_PROG_EMPTY_TYPE_WDCH=0,C_PROG_EMPTY_TYPE_WRCH=0,C_PROG_EMPTY_TYPE_RACH=0,C_PROG_EMPTY_TYPE_RDCH=0,C_PROG_EMPTY_TYPE_AXIS=0)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.v:1]
ERROR: [VRFC 10-8530] module 'master_custom_v1_0_M00_AXI(C_M_AXI_DATA_WIDTH=128,C_M_AXI_WUSER_WIDTH=16,C_M_AXI_RUSER_WIDTH=16)' is ignored due to previous errors [C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v:4]
ERROR: [VRFC 10-8530] module 'util_reduced_logic_v2_0_5_util_reduced_logic(C_OPERATION="or",C_SIZE=5)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/util_reduced_logic_v2_0/hdl/util_reduced_logic_v2_0_vl_rfs.v:118]
ERROR: [VRFC 10-8530] module 'util_vector_logic_v2_0_3_util_vector_logic(C_OPERATION="not",C_SIZE=1)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/util_vector_logic_v2_0/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15(C_FCLK_CLK0_FREQ=299.970032,C_FCLK_CLK1_FREQ=9.999002,C_FCLK_CLK3_FREQ=100,C_FCLK_CLK2_FREQ=100,C_USE_S_AXI_GP0=0,C_USE_S_AXI_GP1=0,C_USE_S_AXI_GP2=0,C_USE_S_AXI_GP4=0,C_USE_S_AXI_GP5=0,C_USE_S_AXI_GP6=0,C_USE_S_AXI_ACP=0,C_USE_S_AXI_ACE=0,C_S_AXI_GP1_DATA_WIDTH=128,C_S_AXI_GP2_DATA_WIDTH=128,C_S_AXI_GP3_DATA_WIDTH=128,C_S_AXI_GP4_DATA_WIDTH=128,C_S_AXI_GP5_DATA_WIDTH=128,C_S_AXI_GP6_DATA_WIDTH=128,C_USE_M_AXI_GP0=0,C_USE_M_AXI_GP1=0,C_M_AXI_GP0_DATA_WIDTH=128,C_M_AXI_GP1_DATA_WIDTH=128)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:9260]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_gen_clock(freq_clk3=100,freq_clk2=100,freq_clk1=9.999002,freq_clk0=299.970032)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4173]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_ddrc_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4233]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_ocmc_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:2499]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_regc_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:2425]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_axi_slave_acp(slave_name="S_AXI_ACP",data_bus_width=128,id_bus_width=5,awuser_bus_width=2,aruser_bus_width=2,max_outstanding_transactions=10,max_wr_outstanding_transactions=3,max_rd_outstanding_transactions=7,region_bus_width=1)_1' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6070]
ERROR: [VRFC 10-8530] interface 'axi_vip_if(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=5,C_AXI_RID_WIDTH=5,C_AXI_HAS_REGION=0)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_if.sv:118]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_axi_slave(slave_name="S_AXI_ACE",data_bus_width=128,awuser_bus_width=15,aruser_bus_width=15,max_wr_outstanding_transactions=3,max_rd_outstanding_transactions=7)_1' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4605]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_axi_master(master_name="M_AXI_GP0",data_bus_width=128,address_bus_width=40,id_bus_width=16,exclusive_access_supported=1,ID=1)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7614]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_ddr_interconnect_model_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3298]
ERROR: [VRFC 10-8530] module 'zynq_ultra_ps_e_vip_v1_0_15_interconnect_model_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:2605]
ERROR: [VRFC 10-8530] interface 'axi_vip_axi4pc(WDATA_WIDTH=32,RDATA_WIDTH=32,RID_WIDTH=0,WID_WIDTH=0,MAXRBURSTS=64,MAXWBURSTS=64,MAXWAITS=1024)' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv:559]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 5783.457 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse C:/larry_delivery/control.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
export_ip_user_files -of_objects  [get_files C:/larry_delivery/Driver/driver_cntrl.v] -no_script -reset -force -quiet
remove_files  C:/larry_delivery/Driver/driver_cntrl.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
update_module_reference design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
Upgrading 'C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_custom_slave_v1_0_S0_0_0 to use current project options
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
update_compile_order -fileset sources_1
update_module_reference design_1_custom_slave_v1_0_S0_0_0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
Upgrading 'C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
INFO: [IP_Flow 19-3420] Updated design_1_custom_slave_v1_0_S0_0_0 to use current project options
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
generate_target all [get_files  C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_slave_v1_0_S0_0 .
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 5783.457 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e470eaaa73408cb8 to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_1, cache-ID = e470eaaa73408cb8; cache size = 100.968 MB.
config_ip_cache: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 5783.457 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_system_ila_1_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_1_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a7ee902869159323 to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_1_1, cache-ID = a7ee902869159323; cache size = 100.968 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5783.457 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_custom_slave_v1_0_S0_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
export_ip_user_files -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_custom_slave_v1_0_S0_0_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
[Tue Apr  2 11:37:52 2024] Launched design_1_custom_slave_v1_0_S0_0_0_synth_1...
Run output will be captured here: C:/larry_delivery/Latest/Latest.runs/design_1_custom_slave_v1_0_S0_0_0_synth_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
ERROR: [Common 17-180] Spawn failed: No error
reset_run design_1_custom_slave_v1_0_S0_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/larry_delivery/Latest/Latest.runs/design_1_custom_slave_v1_0_S0_0_0_synth_1

generate_target all [get_files  C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all design_1_custom_slave_v1_0_S0_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
export_ip_user_files -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_custom_slave_v1_0_S0_0_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
[Tue Apr  2 11:38:24 2024] Launched design_1_custom_slave_v1_0_S0_0_0_synth_1...
Run output will be captured here: C:/larry_delivery/Latest/Latest.runs/design_1_custom_slave_v1_0_S0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/larry_delivery/Latest/Latest.ip_user_files/sim_scripts -ip_user_files_dir C:/larry_delivery/Latest/Latest.ip_user_files -ipstatic_source_dir C:/larry_delivery/Latest/Latest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/larry_delivery/Latest/Latest.cache/compile_simlib/modelsim} {questa=C:/larry_delivery/Latest/Latest.cache/compile_simlib/questa} {riviera=C:/larry_delivery/Latest/Latest.cache/compile_simlib/riviera} {activehdl=C:/larry_delivery/Latest/Latest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\larry_delivery\Latest\Latest.gen\sources_1\bd\design_1\ip\design_1_custom_slave_v1_0_S0_0_0\synth\design_1_custom_slave_v1_0_S0_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\larry_delivery\Latest\Latest.gen\sources_1\bd\design_1\ip\design_1_custom_slave_v1_0_S0_0_0\synth\design_1_custom_slave_v1_0_S0_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\larry_delivery\Latest\Latest.gen\sources_1\bd\design_1\ip\design_1_custom_slave_v1_0_S0_0_0\synth\design_1_custom_slave_v1_0_S0_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
Upgrading 'C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_custom_slave_v1_0_S0_0_0 to use current project options
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\larry_delivery\Latest\Latest.gen\sources_1\bd\design_1\ip\design_1_custom_slave_v1_0_S0_0_0\synth\design_1_custom_slave_v1_0_S0_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\larry_delivery\Latest\Latest.gen\sources_1\bd\design_1\ip\design_1_custom_slave_v1_0_S0_0_0\synth\design_1_custom_slave_v1_0_S0_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_master_ip\hdl\master_custom_v1_0_M00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\larry_delivery\Latest\Latest.gen\sources_1\bd\design_1\ip\design_1_custom_slave_v1_0_S0_0_0\synth\design_1_custom_slave_v1_0_S0_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_master_ip\hdl\master_custom_v1_0_M00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\larry_delivery\Latest\Latest.gen\sources_1\bd\design_1\ip\design_1_custom_slave_v1_0_S0_0_0\synth\design_1_custom_slave_v1_0_S0_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_master_ip\hdl\master_custom_v1_0_M00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\larry_delivery\Latest\Latest.gen\sources_1\bd\design_1\ip\design_1_custom_slave_v1_0_S0_0_0\synth\design_1_custom_slave_v1_0_S0_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_master_ip\hdl\master_custom_v1_0_M00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\larry_delivery\Latest\Latest.gen\sources_1\bd\design_1\ip\design_1_custom_slave_v1_0_S0_0_0\synth\design_1_custom_slave_v1_0_S0_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_master_ip\hdl\master_custom_v1_0_M00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\larry_delivery\Latest\Latest.gen\sources_1\bd\design_1\ip\design_1_custom_slave_v1_0_S0_0_0\synth\design_1_custom_slave_v1_0_S0_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
update_module_reference design_1_master_custom_v1_0_M_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'write_index' has a dependency on the module local parameter or undefined parameter 'C_TRANSACTIONS_NUM'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'read_index' has a dependency on the module local parameter or undefined parameter 'C_TRANSACTIONS_NUM'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'write_burst_counter' has a dependency on the module local parameter or undefined parameter 'C_NO_BURSTS_REQ'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'read_burst_counter' has a dependency on the module local parameter or undefined parameter 'C_NO_BURSTS_REQ'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'M_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'M_AXI_ACLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'write_index' has a dependency on the module local parameter or undefined parameter 'C_TRANSACTIONS_NUM'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'read_index' has a dependency on the module local parameter or undefined parameter 'C_TRANSACTIONS_NUM'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'write_burst_counter' has a dependency on the module local parameter or undefined parameter 'C_NO_BURSTS_REQ'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'read_burst_counter' has a dependency on the module local parameter or undefined parameter 'C_NO_BURSTS_REQ'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'M_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'M_AXI_ACLK' has no FREQ_HZ parameter.
Upgrading 'C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_master_custom_v1_0_M_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'target_base_addr'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_master_custom_v1_0_M_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'target_base_addr' is not found on the upgraded version of the cell '/master_custom_v1_0_M_0'. Its connection to the net 'custom_slave_0_target_base_addr' has been removed.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_master_custom_v1_0_M_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_master_ip\hdl\master_custom_v1_0_M00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\larry_delivery\Latest\Latest.gen\sources_1\bd\design_1\ip\design_1_custom_slave_v1_0_S0_0_0\synth\design_1_custom_slave_v1_0_S0_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
generate_target all [get_files  C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block master_custom_v1_0_M_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_slave_v1_0_S0_0 .
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 5783.457 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e470eaaa73408cb8 to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_1, cache-ID = e470eaaa73408cb8; cache size = 100.968 MB.
config_ip_cache: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 5783.457 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_system_ila_1_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_1_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a7ee902869159323 to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/a/7/a7ee902869159323/design_1_system_ila_1_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_1_1, cache-ID = a7ee902869159323; cache size = 100.968 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5783.457 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_master_custom_v1_0_M_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_master_custom_v1_0_M_0_0
catch { config_ip_cache -export [get_ips -all design_1_custom_slave_v1_0_S0_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
export_ip_user_files -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_custom_slave_v1_0_S0_0_0_synth_1 design_1_master_custom_v1_0_M_0_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_master_custom_v1_0_M_0_0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
[Tue Apr  2 11:51:39 2024] Launched design_1_custom_slave_v1_0_S0_0_0_synth_1, design_1_master_custom_v1_0_M_0_0_synth_1...
Run output will be captured here:
design_1_custom_slave_v1_0_S0_0_0_synth_1: C:/larry_delivery/Latest/Latest.runs/design_1_custom_slave_v1_0_S0_0_0_synth_1/runme.log
design_1_master_custom_v1_0_M_0_0_synth_1: C:/larry_delivery/Latest/Latest.runs/design_1_master_custom_v1_0_M_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/larry_delivery/Latest/Latest.ip_user_files/sim_scripts -ip_user_files_dir C:/larry_delivery/Latest/Latest.ip_user_files -ipstatic_source_dir C:/larry_delivery/Latest/Latest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/larry_delivery/Latest/Latest.cache/compile_simlib/modelsim} {questa=C:/larry_delivery/Latest/Latest.cache/compile_simlib/questa} {riviera=C:/larry_delivery/Latest/Latest.cache/compile_simlib/riviera} {activehdl=C:/larry_delivery/Latest/Latest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_bd_cell -type module -reference master_custom_v1_0_M00_AXI master_custom_v1_0_M_1
save_bd_design
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_cells master_custom_v1_0_M_1]
save_bd_design
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
generate_target Simulation [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 5783.457 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/larry_delivery/Latest/Latest.ip_user_files/sim_scripts -ip_user_files_dir C:/larry_delivery/Latest/Latest.ip_user_files -ipstatic_source_dir C:/larry_delivery/Latest/Latest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/larry_delivery/Latest/Latest.cache/compile_simlib/modelsim} {questa=C:/larry_delivery/Latest/Latest.cache/compile_simlib/questa} {riviera=C:/larry_delivery/Latest/Latest.cache/compile_simlib/riviera} {activehdl=C:/larry_delivery/Latest/Latest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5783.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_awid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_bid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2357]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_arid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_rid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2454]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2498]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2568]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2612]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2656]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2700]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2718]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2744]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2762]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2776]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2788]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2806]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2832]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2876]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2894]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2920]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2938]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2964]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3008]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3026]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3926]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_awuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3927]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3928]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3929]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_aruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3930]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wid' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:4108]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:369]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top_default
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:26 . Memory (MB): peak = 5783.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '86' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:40 . Memory (MB): peak = 5783.457 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
open_bd_design {C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
startgroup
set_property CONFIG.INTERFACE_MODE {PASS_THROUGH} [get_bd_cells axi_vip_0]
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of ADDR_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of DATA_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of ID_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of AWUSER_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of ARUSER_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of WUSER_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of RUSER_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of BUSER_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of READ_WRITE_MODE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of PROTOCOL will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of WUSER_BITS_PER_BYTE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of RUSER_BITS_PER_BYTE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of SUPPORTS_NARROW will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_BURST will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_CACHE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_REGION will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_PROT will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_QOS will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_WSTRB will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_BRESP will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_RRESP will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_LOCK will be ignored in validation
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps8_0_axi_periph/M00_AXI] [get_bd_intf_pins axi_vip_0/S_AXI]
assign_bd_address
Slave segment '/custom_slave_v1_0_S0_0/S_AXI/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8000_0000 [ 4K ]>.
save_bd_design
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 5787.234 ; gain = 3.777
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e470eaaa73408cb8 to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_1, cache-ID = e470eaaa73408cb8; cache size = 101.398 MB.
config_ip_cache: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 5865.574 ; gain = 78.340
catch { config_ip_cache -export [get_ips -all design_1_system_ila_1_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_1_1
catch { config_ip_cache -export [get_ips -all design_1_axi_vip_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vip_0_0
export_ip_user_files -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_vip_0_0_synth_1 design_1_system_ila_1_1_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vip_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_1_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
[Tue Apr  2 12:02:15 2024] Launched design_1_axi_vip_0_0_synth_1, design_1_system_ila_1_1_synth_1...
Run output will be captured here:
design_1_axi_vip_0_0_synth_1: C:/larry_delivery/Latest/Latest.runs/design_1_axi_vip_0_0_synth_1/runme.log
design_1_system_ila_1_1_synth_1: C:/larry_delivery/Latest/Latest.runs/design_1_system_ila_1_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/larry_delivery/Latest/Latest.ip_user_files/sim_scripts -ip_user_files_dir C:/larry_delivery/Latest/Latest.ip_user_files -ipstatic_source_dir C:/larry_delivery/Latest/Latest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/larry_delivery/Latest/Latest.cache/compile_simlib/modelsim} {questa=C:/larry_delivery/Latest/Latest.cache/compile_simlib/questa} {riviera=C:/larry_delivery/Latest/Latest.cache/compile_simlib/riviera} {activehdl=C:/larry_delivery/Latest/Latest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5865.574 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2939] 'design_1_axi_vip_0_0_mst_t' is an unknown type [C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv:72]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 5865.574 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
startgroup
set_property CONFIG.INTERFACE_MODE {MASTER} [get_bd_cells axi_vip_0]
WARNING: [BD 41-1282] Parameter 'SUPPORT_NARROW_BURST' is not defined on '/axi_vip_0/M_AXI'. Parameter ignored.
WARNING: [BD 41-1282] Parameter 'SUPPORT_NARROW_BURST' is not defined on '/axi_vip_0/M_AXI'. Parameter ignored.
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M00_AXI1]
endgroup
save_bd_design
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to slave segment '/custom_slave_v1_0_S0_0/S_AXI/reg0'. Please either complete or remove this path to resolve.
ERROR: [BD 41-1075] Cannot assign slave segment '/custom_slave_v1_0_S0_0/S_AXI/reg0' into address space '/zynq_ultra_ps_e_0/Data' at address '0x8000_0000 [ 4K ]'. Master segment '/zynq_ultra_ps_e_0/Data/SEG_custom_slave_v1_0_S0_0_reg0' is invalid. The proposed address '0x8000_0000 [ 4K ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
WARNING: [BD 41-1743] Cannot assign slave segment '/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH' into address space '/master_custom_v1_0_M_0/M_AXI' because no valid addressing path exists. The addressing path from slave segment '/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH' to address space '/master_custom_v1_0_M_0/M_AXI' terminates at master interface '/master_custom_v1_0_M_0/M_AXI'. The apertures for this interface {<0x0_0000_0000 [ 4G ]>} do not intersect with previous path apertures {<0x8_0000_0000 [ 32G ]>}. This assignment will be automatically excluded.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW' is being assigned into address space '/master_custom_v1_0_M_0/M_AXI' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP3/HP1_PCIE_LOW' is being assigned into address space '/master_custom_v1_0_M_0/M_AXI' at <0xE000_0000 [ 256M ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI' is being assigned into address space '/master_custom_v1_0_M_0/M_AXI' at <0xC000_0000 [ 512M ]>.
Slave segment '/custom_slave_v1_0_S0_0/S_AXI/reg0' is being assigned into address space '/axi_vip_0/Master_AXI' at <0x0000_0000 [ 4K ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM' is being assigned into address space '/master_custom_v1_0_M_0/M_AXI' at <0xFF00_0000 [ 16M ]>.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
generate_target all [get_files  C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 5865.574 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e470eaaa73408cb8 to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_1, cache-ID = e470eaaa73408cb8; cache size = 114.730 MB.
config_ip_cache: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 5882.090 ; gain = 16.516
catch { config_ip_cache -export [get_ips -all design_1_system_ila_1_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_1_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 45206d96d1b4807e to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_1_1, cache-ID = 45206d96d1b4807e; cache size = 114.730 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5882.090 ; gain = 0.000
catch { [ delete_ip_run [get_ips -all design_1_system_ila_1_1] ] }
catch { config_ip_cache -export [get_ips -all design_1_axi_vip_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vip_0_0
export_ip_user_files -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_vip_0_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vip_0_0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
[Tue Apr  2 12:07:42 2024] Launched design_1_axi_vip_0_0_synth_1...
Run output will be captured here: C:/larry_delivery/Latest/Latest.runs/design_1_axi_vip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/larry_delivery/Latest/Latest.ip_user_files/sim_scripts -ip_user_files_dir C:/larry_delivery/Latest/Latest.ip_user_files -ipstatic_source_dir C:/larry_delivery/Latest/Latest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/larry_delivery/Latest/Latest.cache/compile_simlib/modelsim} {questa=C:/larry_delivery/Latest/Latest.cache/compile_simlib/questa} {riviera=C:/larry_delivery/Latest/Latest.cache/compile_simlib/riviera} {activehdl=C:/larry_delivery/Latest/Latest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_files -from_files C:/larry_delivery/driver_cntrl.v -to_files C:/larry_delivery/control.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/larry_delivery/control.v' with file 'C:/larry_delivery/driver_cntrl.v'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
update_module_reference design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
Upgrading 'C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_custom_slave_v1_0_S0_0_0 to use current project options
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
Upgrading 'C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_custom_slave_v1_0_S0_0_0 to use current project options
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
generate_target all [get_files  C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_slave_v1_0_S0_0 .
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 5882.090 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_0_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e470eaaa73408cb8 to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_1, cache-ID = e470eaaa73408cb8; cache size = 114.794 MB.
config_ip_cache: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 5892.039 ; gain = 9.949
catch { config_ip_cache -export [get_ips -all design_1_system_ila_1_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_1_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 45206d96d1b4807e to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_1_1, cache-ID = 45206d96d1b4807e; cache size = 114.794 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5892.039 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_custom_slave_v1_0_S0_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
export_ip_user_files -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_custom_slave_v1_0_S0_0_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
[Tue Apr  2 12:14:11 2024] Launched design_1_custom_slave_v1_0_S0_0_0_synth_1...
Run output will be captured here: C:/larry_delivery/Latest/Latest.runs/design_1_custom_slave_v1_0_S0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/larry_delivery/Latest/Latest.ip_user_files/sim_scripts -ip_user_files_dir C:/larry_delivery/Latest/Latest.ip_user_files -ipstatic_source_dir C:/larry_delivery/Latest/Latest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/larry_delivery/Latest/Latest.cache/compile_simlib/modelsim} {questa=C:/larry_delivery/Latest/Latest.cache/compile_simlib/questa} {riviera=C:/larry_delivery/Latest/Latest.cache/compile_simlib/riviera} {activehdl=C:/larry_delivery/Latest/Latest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5892.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:28 . Memory (MB): peak = 5892.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '88' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/clk was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/reset was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/slave_addr was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/slave_rd was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/slave_wr was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/slave_data_in was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/slave_data_out was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/addr_fifo_din was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/addr_fifo_wr was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:41 . Memory (MB): peak = 5892.039 ; gain = 0.000
save_wave_config {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg}
restart
INFO: [Wavedata 42-604] Simulation restarted
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
run 100 ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
run 100 ns
run 100 ns
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
run 100 ns
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
run 100 ns
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
run 100 ns
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
run 100 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
restart
INFO: [Wavedata 42-604] Simulation restarted
run 100 ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
run 100 ns
run 100 ns
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
run 100 ns
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
run 100 ns
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
run 100 ns
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
run 100 ns
save_wave_config {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
update_files -from_files C:/larry_delivery/Driver/driver_cntrl.v -to_files C:/larry_delivery/driver_cntrl.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/larry_delivery/driver_cntrl.v' with file 'C:/larry_delivery/Driver/driver_cntrl.v'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5895.742 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:24 . Memory (MB): peak = 5895.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '83' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:37 . Memory (MB): peak = 5907.492 ; gain = 11.750
update_module_reference design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
Upgrading 'C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/larry_delivery/Latest/Latest.runs/design_1_custom_slave_v1_0_S0_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_custom_slave_v1_0_S0_0_0 to use current project options
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
update_module_reference design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
Upgrading 'C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_custom_slave_v1_0_S0_0_0 to use current project options
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
generate_target all [get_files  C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_slave_v1_0_S0_0 .
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 5907.492 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e470eaaa73408cb8 to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_1, cache-ID = e470eaaa73408cb8; cache size = 115.113 MB.
config_ip_cache: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 5976.617 ; gain = 69.125
catch { config_ip_cache -export [get_ips -all design_1_system_ila_1_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_1_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 45206d96d1b4807e to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_1_1, cache-ID = 45206d96d1b4807e; cache size = 115.113 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5976.617 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_custom_slave_v1_0_S0_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
export_ip_user_files -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_custom_slave_v1_0_S0_0_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
[Tue Apr  2 12:37:03 2024] Launched design_1_custom_slave_v1_0_S0_0_0_synth_1...
Run output will be captured here: C:/larry_delivery/Latest/Latest.runs/design_1_custom_slave_v1_0_S0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/larry_delivery/Latest/Latest.ip_user_files/sim_scripts -ip_user_files_dir C:/larry_delivery/Latest/Latest.ip_user_files -ipstatic_source_dir C:/larry_delivery/Latest/Latest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/larry_delivery/Latest/Latest.cache/compile_simlib/modelsim} {questa=C:/larry_delivery/Latest/Latest.cache/compile_simlib/questa} {riviera=C:/larry_delivery/Latest/Latest.cache/compile_simlib/riviera} {activehdl=C:/larry_delivery/Latest/Latest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
update_module_reference design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
Upgrading 'C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/larry_delivery/Latest/Latest.runs/design_1_custom_slave_v1_0_S0_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_custom_slave_v1_0_S0_0_0 to use current project options
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 13:25:38 2024...
