// Seed: 1401028490
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1'h0 & id_1);
  wand id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_4 = id_6;
  assign id_1 = id_6;
  assign id_4 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wire id_4,
    input wire id_5,
    input tri1 id_6,
    input wor id_7,
    output supply0 id_8,
    input wand id_9,
    input wire id_10,
    input tri id_11,
    input wire id_12,
    output wand id_13,
    input supply1 id_14,
    input supply0 id_15,
    output tri0 id_16,
    input wire id_17,
    input wand id_18,
    input tri id_19,
    input supply1 id_20,
    input uwire id_21,
    input tri0 id_22,
    input tri0 id_23,
    input wor id_24,
    output supply0 id_25
);
  wire id_27;
  module_0(
      id_27, id_27, id_27
  );
  assign id_8 = id_7;
endmodule
