Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Oct 25 21:59:34 2023
| Host         : chngh running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/chngh/timing_summary.rpt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (127)
6. checking no_output_delay (204)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (127)
--------------------------------
 There are 127 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (204)
---------------------------------
 There are 204 ports with no output delay specified. (HIGH)

FSM_cur_state_wire[0]
FSM_cur_state_wire[1]
FSM_cur_state_wire[2]
Y[0]
Y[10]
Y[11]
Y[12]
Y[13]
Y[14]
Y[15]
Y[16]
Y[17]
Y[18]
Y[19]
Y[1]
Y[20]
Y[21]
Y[22]
Y[23]
Y[24]
Y[25]
Y[26]
Y[27]
Y[28]
Y[29]
Y[2]
Y[30]
Y[31]
Y[3]
Y[4]
Y[5]
Y[6]
Y[7]
Y[8]
Y[9]
ap_done_wire
ap_idle_wire
ap_start_wire
arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
data_index_wire[0]
data_index_wire[1]
data_index_wire[2]
data_index_wire[3]
fir_data_A_wire[0]
fir_data_A_wire[1]
fir_data_A_wire[2]
fir_data_A_wire[3]
fir_done_wire
last_wire
length_done_wire
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_done_wire
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_done_wire
ss_tready
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                  355        0.072        0.000                      0                  355        4.921        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.421}      10.842          92.234          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.001        0.000                      0                  355        0.072        0.000                      0                  355        4.921        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.shift_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.842ns  (axis_clk rise@10.842ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.704ns  (logic 7.856ns (73.390%)  route 2.848ns (26.610%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.970 - 10.842 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/Q
                         net (fo=92, unplaced)        0.567     3.501    genblk1.u_FIR/genblk1.shift_reg[0]_0[3]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     4.596    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.632 r  genblk1.u_FIR/genblk1.shift0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.687    genblk1.u_FIR/genblk1.shift0__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.205 r  genblk1.u_FIR/genblk1.shift0__1/P[0]
                         net (fo=2, unplaced)         0.800    11.005    genblk1.u_FIR/genblk1.shift0__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  genblk1.u_FIR/genblk1.shift0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.129    genblk1.u_FIR/genblk1.shift0_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.662 r  genblk1.u_FIR/genblk1.shift0_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.671    genblk1.u_FIR/genblk1.shift0_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  genblk1.u_FIR/genblk1.shift0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.788    genblk1.u_FIR/genblk1.shift0_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.905 r  genblk1.u_FIR/genblk1.shift0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    11.905    genblk1.u_FIR/genblk1.shift0_carry__1_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.236 r  genblk1.u_FIR/genblk1.shift0_carry__2/O[3]
                         net (fo=1, unplaced)         0.618    12.854    genblk1.u_FIR/genblk1.shift0_carry__2_n_4
                                                                      r  genblk1.u_FIR/genblk1.shift[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    13.161 r  genblk1.u_FIR/genblk1.shift[31]_i_1/O
                         net (fo=1, unplaced)         0.000    13.161    genblk1.u_FIR/genblk1.shift[31]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.842    10.842 r  
                                                      0.000    10.842 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.842    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.680 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.440    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.531 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439    12.970    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[31]/C
                         clock pessimism              0.184    13.153    
                         clock uncertainty           -0.035    13.118    
                         FDRE (Setup_fdre_C_D)        0.044    13.162    genblk1.u_FIR/genblk1.shift_reg[31]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -13.161    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.shift_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.842ns  (axis_clk rise@10.842ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.702ns  (logic 7.861ns (73.451%)  route 2.841ns (26.549%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.970 - 10.842 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/Q
                         net (fo=92, unplaced)        0.567     3.501    genblk1.u_FIR/genblk1.shift_reg[0]_0[3]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     4.596    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.632 r  genblk1.u_FIR/genblk1.shift1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.687    genblk1.u_FIR/genblk1.shift1__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.205 r  genblk1.u_FIR/genblk1.shift1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.005    genblk1.u_FIR/genblk1.shift1__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  genblk1.u_FIR/genblk1.shift1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.129    genblk1.u_FIR/genblk1.shift1_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.662 r  genblk1.u_FIR/genblk1.shift1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.671    genblk1.u_FIR/genblk1.shift1_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  genblk1.u_FIR/genblk1.shift1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.788    genblk1.u_FIR/genblk1.shift1_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.905 r  genblk1.u_FIR/genblk1.shift1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    11.905    genblk1.u_FIR/genblk1.shift1_carry__1_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.242 r  genblk1.u_FIR/genblk1.shift1_carry__2/O[1]
                         net (fo=1, unplaced)         0.611    12.853    genblk1.u_FIR/genblk1.shift1_carry__2_n_6
                                                                      r  genblk1.u_FIR/genblk1.shift[29]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    13.159 r  genblk1.u_FIR/genblk1.shift[29]_i_1/O
                         net (fo=1, unplaced)         0.000    13.159    genblk1.u_FIR/genblk1.shift[29]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.842    10.842 r  
                                                      0.000    10.842 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.842    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.680 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.440    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.531 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439    12.970    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[29]/C
                         clock pessimism              0.184    13.153    
                         clock uncertainty           -0.035    13.118    
                         FDRE (Setup_fdre_C_D)        0.044    13.162    genblk1.u_FIR/genblk1.shift_reg[29]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.shift_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.842ns  (axis_clk rise@10.842ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.587ns  (logic 7.739ns (73.096%)  route 2.848ns (26.904%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.970 - 10.842 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/Q
                         net (fo=92, unplaced)        0.567     3.501    genblk1.u_FIR/genblk1.shift_reg[0]_0[3]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     4.596    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.632 r  genblk1.u_FIR/genblk1.shift0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.687    genblk1.u_FIR/genblk1.shift0__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.205 r  genblk1.u_FIR/genblk1.shift0__1/P[0]
                         net (fo=2, unplaced)         0.800    11.005    genblk1.u_FIR/genblk1.shift0__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  genblk1.u_FIR/genblk1.shift0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.129    genblk1.u_FIR/genblk1.shift0_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.662 r  genblk1.u_FIR/genblk1.shift0_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.671    genblk1.u_FIR/genblk1.shift0_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  genblk1.u_FIR/genblk1.shift0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.788    genblk1.u_FIR/genblk1.shift0_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.119 r  genblk1.u_FIR/genblk1.shift0_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.737    genblk1.u_FIR/genblk1.shift0_carry__1_n_4
                                                                      r  genblk1.u_FIR/genblk1.shift[27]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    13.044 r  genblk1.u_FIR/genblk1.shift[27]_i_1/O
                         net (fo=1, unplaced)         0.000    13.044    genblk1.u_FIR/genblk1.shift[27]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.842    10.842 r  
                                                      0.000    10.842 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.842    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.680 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.440    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.531 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439    12.970    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[27]/C
                         clock pessimism              0.184    13.153    
                         clock uncertainty           -0.035    13.118    
                         FDRE (Setup_fdre_C_D)        0.044    13.162    genblk1.u_FIR/genblk1.shift_reg[27]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.shift_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.842ns  (axis_clk rise@10.842ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.585ns  (logic 7.744ns (73.157%)  route 2.841ns (26.843%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.970 - 10.842 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/Q
                         net (fo=92, unplaced)        0.567     3.501    genblk1.u_FIR/genblk1.shift_reg[0]_0[3]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     4.596    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.632 r  genblk1.u_FIR/genblk1.shift1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.687    genblk1.u_FIR/genblk1.shift1__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.205 r  genblk1.u_FIR/genblk1.shift1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.005    genblk1.u_FIR/genblk1.shift1__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  genblk1.u_FIR/genblk1.shift1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.129    genblk1.u_FIR/genblk1.shift1_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.662 r  genblk1.u_FIR/genblk1.shift1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.671    genblk1.u_FIR/genblk1.shift1_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  genblk1.u_FIR/genblk1.shift1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.788    genblk1.u_FIR/genblk1.shift1_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.125 r  genblk1.u_FIR/genblk1.shift1_carry__1/O[1]
                         net (fo=1, unplaced)         0.611    12.736    genblk1.u_FIR/genblk1.shift1_carry__1_n_6
                                                                      r  genblk1.u_FIR/genblk1.shift[25]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    13.042 r  genblk1.u_FIR/genblk1.shift[25]_i_1/O
                         net (fo=1, unplaced)         0.000    13.042    genblk1.u_FIR/genblk1.shift[25]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.842    10.842 r  
                                                      0.000    10.842 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.842    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.680 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.440    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.531 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439    12.970    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[25]/C
                         clock pessimism              0.184    13.153    
                         clock uncertainty           -0.035    13.118    
                         FDRE (Setup_fdre_C_D)        0.044    13.162    genblk1.u_FIR/genblk1.shift_reg[25]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -13.042    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.842ns  (axis_clk rise@10.842ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.470ns  (logic 7.622ns (72.795%)  route 2.848ns (27.205%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.970 - 10.842 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/Q
                         net (fo=92, unplaced)        0.567     3.501    genblk1.u_FIR/genblk1.shift_reg[0]_0[3]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     4.596    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.632 r  genblk1.u_FIR/genblk1.shift0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.687    genblk1.u_FIR/genblk1.shift0__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.205 r  genblk1.u_FIR/genblk1.shift0__1/P[0]
                         net (fo=2, unplaced)         0.800    11.005    genblk1.u_FIR/genblk1.shift0__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  genblk1.u_FIR/genblk1.shift0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.129    genblk1.u_FIR/genblk1.shift0_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.662 r  genblk1.u_FIR/genblk1.shift0_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.671    genblk1.u_FIR/genblk1.shift0_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.002 r  genblk1.u_FIR/genblk1.shift0_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    12.620    genblk1.u_FIR/genblk1.shift0_carry__0_n_4
                                                                      r  genblk1.u_FIR/genblk1.shift[23]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    12.927 r  genblk1.u_FIR/genblk1.shift[23]_i_1/O
                         net (fo=1, unplaced)         0.000    12.927    genblk1.u_FIR/genblk1.shift[23]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.842    10.842 r  
                                                      0.000    10.842 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.842    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.680 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.440    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.531 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439    12.970    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[23]/C
                         clock pessimism              0.184    13.153    
                         clock uncertainty           -0.035    13.118    
                         FDRE (Setup_fdre_C_D)        0.044    13.162    genblk1.u_FIR/genblk1.shift_reg[23]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.842ns  (axis_clk rise@10.842ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.468ns  (logic 7.627ns (72.857%)  route 2.841ns (27.143%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.970 - 10.842 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/Q
                         net (fo=92, unplaced)        0.567     3.501    genblk1.u_FIR/genblk1.shift_reg[0]_0[3]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     4.596    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.632 r  genblk1.u_FIR/genblk1.shift1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.687    genblk1.u_FIR/genblk1.shift1__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.205 r  genblk1.u_FIR/genblk1.shift1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.005    genblk1.u_FIR/genblk1.shift1__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  genblk1.u_FIR/genblk1.shift1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.129    genblk1.u_FIR/genblk1.shift1_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.662 r  genblk1.u_FIR/genblk1.shift1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.671    genblk1.u_FIR/genblk1.shift1_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.008 r  genblk1.u_FIR/genblk1.shift1_carry__0/O[1]
                         net (fo=1, unplaced)         0.611    12.619    genblk1.u_FIR/genblk1.shift1_carry__0_n_6
                                                                      r  genblk1.u_FIR/genblk1.shift[21]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    12.925 r  genblk1.u_FIR/genblk1.shift[21]_i_1/O
                         net (fo=1, unplaced)         0.000    12.925    genblk1.u_FIR/genblk1.shift[21]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.842    10.842 r  
                                                      0.000    10.842 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.842    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.680 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.440    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.531 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439    12.970    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[21]/C
                         clock pessimism              0.184    13.153    
                         clock uncertainty           -0.035    13.118    
                         FDRE (Setup_fdre_C_D)        0.044    13.162    genblk1.u_FIR/genblk1.shift_reg[21]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.shift_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.842ns  (axis_clk rise@10.842ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.457ns  (logic 7.775ns (74.349%)  route 2.682ns (25.651%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.970 - 10.842 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/Q
                         net (fo=92, unplaced)        0.567     3.501    genblk1.u_FIR/genblk1.shift_reg[0]_0[3]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     4.596    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.632 r  genblk1.u_FIR/genblk1.shift0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.687    genblk1.u_FIR/genblk1.shift0__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.205 r  genblk1.u_FIR/genblk1.shift0__1/P[0]
                         net (fo=2, unplaced)         0.800    11.005    genblk1.u_FIR/genblk1.shift0__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  genblk1.u_FIR/genblk1.shift0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.129    genblk1.u_FIR/genblk1.shift0_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.662 r  genblk1.u_FIR/genblk1.shift0_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.671    genblk1.u_FIR/genblk1.shift0_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  genblk1.u_FIR/genblk1.shift0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.788    genblk1.u_FIR/genblk1.shift0_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.905 r  genblk1.u_FIR/genblk1.shift0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    11.905    genblk1.u_FIR/genblk1.shift0_carry__1_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.161 r  genblk1.u_FIR/genblk1.shift0_carry__2/O[2]
                         net (fo=1, unplaced)         0.452    12.613    genblk1.u_FIR/genblk1.shift0_carry__2_n_5
                                                                      r  genblk1.u_FIR/genblk1.shift[30]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.301    12.914 r  genblk1.u_FIR/genblk1.shift[30]_i_1/O
                         net (fo=1, unplaced)         0.000    12.914    genblk1.u_FIR/genblk1.shift[30]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.842    10.842 r  
                                                      0.000    10.842 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.842    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.680 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.440    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.531 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439    12.970    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[30]/C
                         clock pessimism              0.184    13.153    
                         clock uncertainty           -0.035    13.118    
                         FDRE (Setup_fdre_C_D)        0.044    13.162    genblk1.u_FIR/genblk1.shift_reg[30]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -12.914    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.shift_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.842ns  (axis_clk rise@10.842ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.445ns  (logic 7.745ns (74.147%)  route 2.700ns (25.853%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.970 - 10.842 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/Q
                         net (fo=92, unplaced)        0.567     3.501    genblk1.u_FIR/genblk1.shift_reg[0]_0[3]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     4.596    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.632 r  genblk1.u_FIR/genblk1.shift1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.687    genblk1.u_FIR/genblk1.shift1__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.205 r  genblk1.u_FIR/genblk1.shift1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.005    genblk1.u_FIR/genblk1.shift1__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  genblk1.u_FIR/genblk1.shift1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.129    genblk1.u_FIR/genblk1.shift1_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.662 r  genblk1.u_FIR/genblk1.shift1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.671    genblk1.u_FIR/genblk1.shift1_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  genblk1.u_FIR/genblk1.shift1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.788    genblk1.u_FIR/genblk1.shift1_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.905 r  genblk1.u_FIR/genblk1.shift1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    11.905    genblk1.u_FIR/genblk1.shift1_carry__1_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.137 r  genblk1.u_FIR/genblk1.shift1_carry__2/O[0]
                         net (fo=1, unplaced)         0.470    12.607    genblk1.u_FIR/genblk1.shift1_carry__2_n_7
                                                                      r  genblk1.u_FIR/genblk1.shift[28]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295    12.902 r  genblk1.u_FIR/genblk1.shift[28]_i_1/O
                         net (fo=1, unplaced)         0.000    12.902    genblk1.u_FIR/genblk1.shift[28]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.842    10.842 r  
                                                      0.000    10.842 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.842    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.680 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.440    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.531 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439    12.970    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[28]/C
                         clock pessimism              0.184    13.153    
                         clock uncertainty           -0.035    13.118    
                         FDRE (Setup_fdre_C_D)        0.044    13.162    genblk1.u_FIR/genblk1.shift_reg[28]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.shift_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.842ns  (axis_clk rise@10.842ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.340ns  (logic 7.658ns (74.059%)  route 2.682ns (25.941%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.970 - 10.842 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/Q
                         net (fo=92, unplaced)        0.567     3.501    genblk1.u_FIR/genblk1.shift_reg[0]_0[3]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     4.596    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.632 r  genblk1.u_FIR/genblk1.shift0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.687    genblk1.u_FIR/genblk1.shift0__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.205 r  genblk1.u_FIR/genblk1.shift0__1/P[0]
                         net (fo=2, unplaced)         0.800    11.005    genblk1.u_FIR/genblk1.shift0__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  genblk1.u_FIR/genblk1.shift0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.129    genblk1.u_FIR/genblk1.shift0_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.662 r  genblk1.u_FIR/genblk1.shift0_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.671    genblk1.u_FIR/genblk1.shift0_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  genblk1.u_FIR/genblk1.shift0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.788    genblk1.u_FIR/genblk1.shift0_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.044 r  genblk1.u_FIR/genblk1.shift0_carry__1/O[2]
                         net (fo=1, unplaced)         0.452    12.496    genblk1.u_FIR/genblk1.shift0_carry__1_n_5
                                                                      r  genblk1.u_FIR/genblk1.shift[26]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.301    12.797 r  genblk1.u_FIR/genblk1.shift[26]_i_1/O
                         net (fo=1, unplaced)         0.000    12.797    genblk1.u_FIR/genblk1.shift[26]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.842    10.842 r  
                                                      0.000    10.842 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.842    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.680 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.440    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.531 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439    12.970    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[26]/C
                         clock pessimism              0.184    13.153    
                         clock uncertainty           -0.035    13.118    
                         FDRE (Setup_fdre_C_D)        0.044    13.162    genblk1.u_FIR/genblk1.shift_reg[26]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.shift_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.842ns  (axis_clk rise@10.842ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.328ns  (logic 7.628ns (73.854%)  route 2.700ns (26.146%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.970 - 10.842 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[4]/Q
                         net (fo=92, unplaced)        0.567     3.501    genblk1.u_FIR/genblk1.shift_reg[0]_0[3]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     4.596    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.632 r  genblk1.u_FIR/genblk1.shift1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.687    genblk1.u_FIR/genblk1.shift1__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.205 r  genblk1.u_FIR/genblk1.shift1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.005    genblk1.u_FIR/genblk1.shift1__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  genblk1.u_FIR/genblk1.shift1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.129    genblk1.u_FIR/genblk1.shift1_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.662 r  genblk1.u_FIR/genblk1.shift1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.671    genblk1.u_FIR/genblk1.shift1_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  genblk1.u_FIR/genblk1.shift1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.788    genblk1.u_FIR/genblk1.shift1_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.020 r  genblk1.u_FIR/genblk1.shift1_carry__1/O[0]
                         net (fo=1, unplaced)         0.470    12.490    genblk1.u_FIR/genblk1.shift1_carry__1_n_7
                                                                      r  genblk1.u_FIR/genblk1.shift[24]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295    12.785 r  genblk1.u_FIR/genblk1.shift[24]_i_1/O
                         net (fo=1, unplaced)         0.000    12.785    genblk1.u_FIR/genblk1.shift[24]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.842    10.842 r  
                                                      0.000    10.842 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.842    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.680 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.440    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.531 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439    12.970    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[24]/C
                         clock pessimism              0.184    13.153    
                         clock uncertainty           -0.035    13.118    
                         FDRE (Setup_fdre_C_D)        0.044    13.162    genblk1.u_FIR/genblk1.shift_reg[24]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                  0.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.accumulation_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[10]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.u_FIR/Y_OBUF[10]
                                                                      r  genblk1.u_FIR/genblk1.accumulation0_carry__1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  genblk1.u_FIR/genblk1.accumulation0_carry__1/O[3]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.u_FIR/genblk1.accumulation0[11]
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.u_FIR/genblk1.accumulation_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.accumulation_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[12]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.u_FIR/Y_OBUF[12]
                                                                      r  genblk1.u_FIR/genblk1.accumulation0_carry__2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  genblk1.u_FIR/genblk1.accumulation0_carry__2/O[1]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.u_FIR/genblk1.accumulation0[13]
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.u_FIR/genblk1.accumulation_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.accumulation_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[14]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.u_FIR/Y_OBUF[14]
                                                                      r  genblk1.u_FIR/genblk1.accumulation0_carry__2/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  genblk1.u_FIR/genblk1.accumulation0_carry__2/O[3]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.u_FIR/genblk1.accumulation0[15]
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.u_FIR/genblk1.accumulation_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.accumulation_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[16]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.u_FIR/Y_OBUF[16]
                                                                      r  genblk1.u_FIR/genblk1.accumulation0_carry__3/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  genblk1.u_FIR/genblk1.accumulation0_carry__3/O[1]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.u_FIR/genblk1.accumulation0[17]
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.u_FIR/genblk1.accumulation_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.accumulation_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[18]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.u_FIR/Y_OBUF[18]
                                                                      r  genblk1.u_FIR/genblk1.accumulation0_carry__3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  genblk1.u_FIR/genblk1.accumulation0_carry__3/O[3]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.u_FIR/genblk1.accumulation0[19]
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[19]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.u_FIR/genblk1.accumulation_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.accumulation_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[0]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.u_FIR/Y_OBUF[0]
                                                                      r  genblk1.u_FIR/genblk1.accumulation0_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  genblk1.u_FIR/genblk1.accumulation0_carry/O[1]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.u_FIR/genblk1.accumulation0[1]
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.u_FIR/genblk1.accumulation_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.accumulation_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[20]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.u_FIR/Y_OBUF[20]
                                                                      r  genblk1.u_FIR/genblk1.accumulation0_carry__4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  genblk1.u_FIR/genblk1.accumulation0_carry__4/O[1]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.u_FIR/genblk1.accumulation0[21]
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[21]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.u_FIR/genblk1.accumulation_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.accumulation_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[22]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.u_FIR/Y_OBUF[22]
                                                                      r  genblk1.u_FIR/genblk1.accumulation0_carry__4/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  genblk1.u_FIR/genblk1.accumulation0_carry__4/O[3]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.u_FIR/genblk1.accumulation0[23]
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[23]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.u_FIR/genblk1.accumulation_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.accumulation_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[24]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.u_FIR/Y_OBUF[24]
                                                                      r  genblk1.u_FIR/genblk1.accumulation0_carry__5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  genblk1.u_FIR/genblk1.accumulation0_carry__5/O[1]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.u_FIR/genblk1.accumulation0[25]
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[25]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.u_FIR/genblk1.accumulation_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            genblk1.u_FIR/genblk1.accumulation_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[26]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.u_FIR/Y_OBUF[26]
                                                                      r  genblk1.u_FIR/genblk1.accumulation0_carry__5/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  genblk1.u_FIR/genblk1.accumulation0_carry__5/O[3]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.u_FIR/genblk1.accumulation0[27]
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[27]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.u_FIR/genblk1.accumulation_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.421 }
Period(ns):         10.842
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.842      8.687                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.842      9.842                FSM_onehot_genblk1.FSM_cur_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.842      9.842                FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.842      9.842                FSM_onehot_genblk1.FSM_cur_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.842      9.842                FSM_onehot_genblk1.FSM_cur_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.842      9.842                FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.842      9.842                FSM_onehot_genblk1.FSM_cur_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.842      9.842                genblk1.ap_done_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.842      9.842                genblk1.ap_idle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.842      9.842                genblk1.ap_start_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.421       4.921                FSM_onehot_genblk1.FSM_cur_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.108ns  (logic 5.548ns (68.432%)  route 2.559ns (31.568%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    genblk1.u_LENGTH/data_Do_IBUF[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     2.228    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.823 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.832    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.949    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.066    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.183    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.300 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.300    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  genblk1.u_LENGTH/data_Di_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.417    genblk1.u_LENGTH/data_Di_carry__4_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.748 r  genblk1.u_LENGTH/data_Di_carry__5/O[3]
                         net (fo=1, unplaced)         0.618     4.366    genblk1.u_AXILITE/in8[27]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[28]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     4.673 r  genblk1.u_AXILITE/data_Di_OBUF[28]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.473    data_Di_OBUF[28]
                                                                      r  data_Di_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.108 r  data_Di_OBUF[28]_inst/O
                         net (fo=0)                   0.000     8.108    data_Di[28]
                                                                      r  data_Di[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 5.431ns (67.969%)  route 2.559ns (32.031%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    genblk1.u_LENGTH/data_Do_IBUF[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     2.228    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.823 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.832    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.949    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.066    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.183    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.300 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.300    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.631 r  genblk1.u_LENGTH/data_Di_carry__4/O[3]
                         net (fo=1, unplaced)         0.618     4.249    genblk1.u_AXILITE/in8[23]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[24]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     4.556 r  genblk1.u_AXILITE/data_Di_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.356    data_Di_OBUF[24]
                                                                      r  data_Di_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.991 r  data_Di_OBUF[24]_inst/O
                         net (fo=0)                   0.000     7.991    data_Di[24]
                                                                      r  data_Di[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.978ns  (logic 5.584ns (69.998%)  route 2.393ns (30.002%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    genblk1.u_LENGTH/data_Do_IBUF[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     2.228    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.823 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.832    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.949    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.066    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.183    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.300 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.300    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  genblk1.u_LENGTH/data_Di_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.417    genblk1.u_LENGTH/data_Di_carry__4_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  genblk1.u_LENGTH/data_Di_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.534    genblk1.u_LENGTH/data_Di_carry__5_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.790 r  genblk1.u_LENGTH/data_Di_carry__6/O[2]
                         net (fo=1, unplaced)         0.452     4.242    genblk1.u_AXILITE/in8[30]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[31]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.301     4.543 r  genblk1.u_AXILITE/data_Di_OBUF[31]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.343    data_Di_OBUF[31]
                                                                      r  data_Di_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.978 r  data_Di_OBUF[31]_inst/O
                         net (fo=0)                   0.000     7.978    data_Di[31]
                                                                      r  data_Di[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 5.670ns (71.560%)  route 2.253ns (28.440%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    genblk1.u_LENGTH/data_Do_IBUF[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     2.228    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.823 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.832    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.949    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.066    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.183    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.300 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.300    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  genblk1.u_LENGTH/data_Di_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.417    genblk1.u_LENGTH/data_Di_carry__4_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  genblk1.u_LENGTH/data_Di_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.534    genblk1.u_LENGTH/data_Di_carry__5_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.871 r  genblk1.u_LENGTH/data_Di_carry__6/O[1]
                         net (fo=1, unplaced)         0.312     4.183    genblk1.u_AXILITE/in8[29]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[30]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     4.489 r  genblk1.u_AXILITE/data_Di_OBUF[30]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.289    data_Di_OBUF[30]
                                                                      r  data_Di_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.924 r  data_Di_OBUF[30]_inst/O
                         net (fo=0)                   0.000     7.924    data_Di[30]
                                                                      r  data_Di[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.874ns  (logic 5.314ns (67.493%)  route 2.559ns (32.507%))
  Logic Levels:           9  (CARRY4=5 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    genblk1.u_LENGTH/data_Do_IBUF[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     2.228    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.823 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.832    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.949    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.066    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.183    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.514 r  genblk1.u_LENGTH/data_Di_carry__3/O[3]
                         net (fo=1, unplaced)         0.618     4.132    genblk1.u_AXILITE/in8[19]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[20]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     4.439 r  genblk1.u_AXILITE/data_Di_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.239    data_Di_OBUF[20]
                                                                      r  data_Di_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.874 r  data_Di_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.874    data_Di[20]
                                                                      r  data_Di[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.861ns  (logic 5.467ns (69.552%)  route 2.393ns (30.449%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    genblk1.u_LENGTH/data_Do_IBUF[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     2.228    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.823 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.832    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.949    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.066    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.183    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.300 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.300    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  genblk1.u_LENGTH/data_Di_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.417    genblk1.u_LENGTH/data_Di_carry__4_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.673 r  genblk1.u_LENGTH/data_Di_carry__5/O[2]
                         net (fo=1, unplaced)         0.452     4.125    genblk1.u_AXILITE/in8[26]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[27]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.301     4.426 r  genblk1.u_AXILITE/data_Di_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.226    data_Di_OBUF[27]
                                                                      r  data_Di_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.861 r  data_Di_OBUF[27]_inst/O
                         net (fo=0)                   0.000     7.861    data_Di[27]
                                                                      r  data_Di[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.807ns  (logic 5.553ns (71.134%)  route 2.253ns (28.866%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    genblk1.u_LENGTH/data_Do_IBUF[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     2.228    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.823 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.832    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.949    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.066    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.183    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.300 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.300    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  genblk1.u_LENGTH/data_Di_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.417    genblk1.u_LENGTH/data_Di_carry__4_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.754 r  genblk1.u_LENGTH/data_Di_carry__5/O[1]
                         net (fo=1, unplaced)         0.312     4.066    genblk1.u_AXILITE/in8[25]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[26]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     4.372 r  genblk1.u_AXILITE/data_Di_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.172    data_Di_OBUF[26]
                                                                      r  data_Di_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.807 r  data_Di_OBUF[26]_inst/O
                         net (fo=0)                   0.000     7.807    data_Di[26]
                                                                      r  data_Di[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.807ns  (logic 5.554ns (71.147%)  route 2.252ns (28.853%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    genblk1.u_LENGTH/data_Do_IBUF[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     2.228    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.823 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.832    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.949    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.066    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.183    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.300 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.300    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  genblk1.u_LENGTH/data_Di_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.417    genblk1.u_LENGTH/data_Di_carry__4_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  genblk1.u_LENGTH/data_Di_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.534    genblk1.u_LENGTH/data_Di_carry__5_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     3.766 r  genblk1.u_LENGTH/data_Di_carry__6/O[0]
                         net (fo=1, unplaced)         0.311     4.077    genblk1.u_AXILITE/in8[28]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[29]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     4.372 r  genblk1.u_AXILITE/data_Di_OBUF[29]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.172    data_Di_OBUF[29]
                                                                      r  data_Di_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.807 r  data_Di_OBUF[29]_inst/O
                         net (fo=0)                   0.000     7.807    data_Di[29]
                                                                      r  data_Di[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 5.197ns (67.003%)  route 2.559ns (32.997%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    genblk1.u_LENGTH/data_Do_IBUF[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     2.228    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.823 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.832    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.949    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.066    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.397 r  genblk1.u_LENGTH/data_Di_carry__2/O[3]
                         net (fo=1, unplaced)         0.618     4.015    genblk1.u_AXILITE/in8[15]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[16]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     4.322 r  genblk1.u_AXILITE/data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.122    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.757 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.757    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.744ns  (logic 5.350ns (69.091%)  route 2.393ns (30.909%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    genblk1.u_LENGTH/data_Do_IBUF[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     2.228    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.823 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.832    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.949    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.066    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.183    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.300 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.300    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.556 r  genblk1.u_LENGTH/data_Di_carry__4/O[2]
                         net (fo=1, unplaced)         0.452     4.008    genblk1.u_AXILITE/in8[22]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[23]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.301     4.309 r  genblk1.u_AXILITE/data_Di_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.109    data_Di_OBUF[23]
                                                                      r  data_Di_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.744 r  data_Di_OBUF[23]_inst/O
                         net (fo=0)                   0.000     7.744    data_Di[23]
                                                                      r  data_Di[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      f  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  data_Do_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    genblk1.u_AXILITE/data_Do_IBUF[0]
                                                                      f  genblk1.u_AXILITE/data_Di_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  genblk1.u_AXILITE/data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    genblk1.u_AXILITE/ss_tdata_IBUF[10]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[10]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.583 r  genblk1.u_AXILITE/data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    genblk1.u_AXILITE/ss_tdata_IBUF[11]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[11]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.583 r  genblk1.u_AXILITE/data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    genblk1.u_AXILITE/ss_tdata_IBUF[12]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[12]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.583 r  genblk1.u_AXILITE/data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    genblk1.u_AXILITE/ss_tdata_IBUF[13]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[13]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.583 r  genblk1.u_AXILITE/data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    genblk1.u_AXILITE/ss_tdata_IBUF[14]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[14]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.583 r  genblk1.u_AXILITE/data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    genblk1.u_AXILITE/ss_tdata_IBUF[15]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[15]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.583 r  genblk1.u_AXILITE/data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    genblk1.u_AXILITE/ss_tdata_IBUF[16]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[16]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.583 r  genblk1.u_AXILITE/data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    genblk1.u_AXILITE/ss_tdata_IBUF[17]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[17]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.583 r  genblk1.u_AXILITE/data_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[18]
                                                                      r  ss_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    genblk1.u_AXILITE/ss_tdata_IBUF[18]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[18]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.583 r  genblk1.u_AXILITE/data_Di_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            data_Di[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.391ns  (logic 5.225ns (70.699%)  route 2.166ns (29.301%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/Q
                         net (fo=82, unplaced)        0.406     3.340    genblk1.u_LENGTH/Q[1]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.635 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     3.968    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.563 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.572    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.689    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.806    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.923    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.040    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.157 r  genblk1.u_LENGTH/data_Di_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.157    genblk1.u_LENGTH/data_Di_carry__4_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.488 r  genblk1.u_LENGTH/data_Di_carry__5/O[3]
                         net (fo=1, unplaced)         0.618     6.106    genblk1.u_AXILITE/in8[27]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[28]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     6.413 r  genblk1.u_AXILITE/data_Di_OBUF[28]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.213    data_Di_OBUF[28]
                                                                      r  data_Di_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.848 r  data_Di_OBUF[28]_inst/O
                         net (fo=0)                   0.000     9.848    data_Di[28]
                                                                      r  data_Di[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            data_Di[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.274ns  (logic 5.108ns (70.227%)  route 2.166ns (29.773%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/Q
                         net (fo=82, unplaced)        0.406     3.340    genblk1.u_LENGTH/Q[1]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.635 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     3.968    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.563 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.572    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.689    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.806    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.923    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.040    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.371 r  genblk1.u_LENGTH/data_Di_carry__4/O[3]
                         net (fo=1, unplaced)         0.618     5.989    genblk1.u_AXILITE/in8[23]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[24]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     6.296 r  genblk1.u_AXILITE/data_Di_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.096    data_Di_OBUF[24]
                                                                      r  data_Di_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.731 r  data_Di_OBUF[24]_inst/O
                         net (fo=0)                   0.000     9.731    data_Di[24]
                                                                      r  data_Di[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            data_Di[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 5.261ns (72.460%)  route 2.000ns (27.540%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/Q
                         net (fo=82, unplaced)        0.406     3.340    genblk1.u_LENGTH/Q[1]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.635 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     3.968    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.563 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.572    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.689    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.806    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.923    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.040    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.157 r  genblk1.u_LENGTH/data_Di_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.157    genblk1.u_LENGTH/data_Di_carry__4_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.274 r  genblk1.u_LENGTH/data_Di_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.274    genblk1.u_LENGTH/data_Di_carry__5_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.530 r  genblk1.u_LENGTH/data_Di_carry__6/O[2]
                         net (fo=1, unplaced)         0.452     5.982    genblk1.u_AXILITE/in8[30]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[31]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.301     6.283 r  genblk1.u_AXILITE/data_Di_OBUF[31]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.083    data_Di_OBUF[31]
                                                                      r  data_Di_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.718 r  data_Di_OBUF[31]_inst/O
                         net (fo=0)                   0.000     9.718    data_Di[31]
                                                                      r  data_Di[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            data_Di[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.207ns  (logic 5.347ns (74.196%)  route 1.860ns (25.804%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/Q
                         net (fo=82, unplaced)        0.406     3.340    genblk1.u_LENGTH/Q[1]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.635 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     3.968    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.563 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.572    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.689    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.806    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.923    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.040    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.157 r  genblk1.u_LENGTH/data_Di_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.157    genblk1.u_LENGTH/data_Di_carry__4_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.274 r  genblk1.u_LENGTH/data_Di_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.274    genblk1.u_LENGTH/data_Di_carry__5_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.611 r  genblk1.u_LENGTH/data_Di_carry__6/O[1]
                         net (fo=1, unplaced)         0.312     5.923    genblk1.u_AXILITE/in8[29]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[30]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     6.229 r  genblk1.u_AXILITE/data_Di_OBUF[30]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.029    data_Di_OBUF[30]
                                                                      r  data_Di_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.664 r  data_Di_OBUF[30]_inst/O
                         net (fo=0)                   0.000     9.664    data_Di[30]
                                                                      r  data_Di[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            data_Di[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 4.991ns (69.741%)  route 2.166ns (30.259%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/Q
                         net (fo=82, unplaced)        0.406     3.340    genblk1.u_LENGTH/Q[1]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.635 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     3.968    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.563 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.572    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.689    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.806    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.923    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.254 r  genblk1.u_LENGTH/data_Di_carry__3/O[3]
                         net (fo=1, unplaced)         0.618     5.872    genblk1.u_AXILITE/in8[19]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[20]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     6.179 r  genblk1.u_AXILITE/data_Di_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.979    data_Di_OBUF[20]
                                                                      r  data_Di_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.614 r  data_Di_OBUF[20]_inst/O
                         net (fo=0)                   0.000     9.614    data_Di[20]
                                                                      r  data_Di[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            data_Di[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.144ns  (logic 5.144ns (72.009%)  route 2.000ns (27.991%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/Q
                         net (fo=82, unplaced)        0.406     3.340    genblk1.u_LENGTH/Q[1]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.635 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     3.968    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.563 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.572    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.689    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.806    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.923    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.040    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.157 r  genblk1.u_LENGTH/data_Di_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.157    genblk1.u_LENGTH/data_Di_carry__4_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.413 r  genblk1.u_LENGTH/data_Di_carry__5/O[2]
                         net (fo=1, unplaced)         0.452     5.865    genblk1.u_AXILITE/in8[26]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[27]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.301     6.166 r  genblk1.u_AXILITE/data_Di_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.966    data_Di_OBUF[27]
                                                                      r  data_Di_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.601 r  data_Di_OBUF[27]_inst/O
                         net (fo=0)                   0.000     9.601    data_Di[27]
                                                                      r  data_Di[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            data_Di[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 5.230ns (73.771%)  route 1.860ns (26.229%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/Q
                         net (fo=82, unplaced)        0.406     3.340    genblk1.u_LENGTH/Q[1]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.635 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     3.968    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.563 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.572    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.689    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.806    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.923    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.040    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.157 r  genblk1.u_LENGTH/data_Di_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.157    genblk1.u_LENGTH/data_Di_carry__4_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.494 r  genblk1.u_LENGTH/data_Di_carry__5/O[1]
                         net (fo=1, unplaced)         0.312     5.806    genblk1.u_AXILITE/in8[25]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[26]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     6.112 r  genblk1.u_AXILITE/data_Di_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.912    data_Di_OBUF[26]
                                                                      r  data_Di_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.547 r  data_Di_OBUF[26]_inst/O
                         net (fo=0)                   0.000     9.547    data_Di[26]
                                                                      r  data_Di[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            data_Di[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 5.231ns (73.785%)  route 1.859ns (26.215%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/Q
                         net (fo=82, unplaced)        0.406     3.340    genblk1.u_LENGTH/Q[1]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.635 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     3.968    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.563 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.572    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.689    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.806    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.923    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.040    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.157 r  genblk1.u_LENGTH/data_Di_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.157    genblk1.u_LENGTH/data_Di_carry__4_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.274 r  genblk1.u_LENGTH/data_Di_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.274    genblk1.u_LENGTH/data_Di_carry__5_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.506 r  genblk1.u_LENGTH/data_Di_carry__6/O[0]
                         net (fo=1, unplaced)         0.311     5.817    genblk1.u_AXILITE/in8[28]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[29]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     6.112 r  genblk1.u_AXILITE/data_Di_OBUF[29]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.912    data_Di_OBUF[29]
                                                                      r  data_Di_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.547 r  data_Di_OBUF[29]_inst/O
                         net (fo=0)                   0.000     9.547    data_Di[29]
                                                                      r  data_Di[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.040ns  (logic 4.874ns (69.238%)  route 2.166ns (30.762%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/Q
                         net (fo=82, unplaced)        0.406     3.340    genblk1.u_LENGTH/Q[1]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.635 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     3.968    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.563 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.572    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.689    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.806    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.137 r  genblk1.u_LENGTH/data_Di_carry__2/O[3]
                         net (fo=1, unplaced)         0.618     5.755    genblk1.u_AXILITE/in8[15]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[16]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     6.062 r  genblk1.u_AXILITE/data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.862    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.497 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.497    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            data_Di[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 5.027ns (71.543%)  route 2.000ns (28.457%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_genblk1.FSM_cur_state_reg[1]/Q
                         net (fo=82, unplaced)        0.406     3.340    genblk1.u_LENGTH/Q[1]
                                                                      r  genblk1.u_LENGTH/data_Di_carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.635 r  genblk1.u_LENGTH/data_Di_carry_i_1/O
                         net (fo=1, unplaced)         0.333     3.968    genblk1.u_LENGTH/genblk1.len_data_Do[0]
                                                                      r  genblk1.u_LENGTH/data_Di_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.563 r  genblk1.u_LENGTH/data_Di_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.572    genblk1.u_LENGTH/data_Di_carry_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  genblk1.u_LENGTH/data_Di_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.689    genblk1.u_LENGTH/data_Di_carry__0_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  genblk1.u_LENGTH/data_Di_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.806    genblk1.u_LENGTH/data_Di_carry__1_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  genblk1.u_LENGTH/data_Di_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.923    genblk1.u_LENGTH/data_Di_carry__2_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  genblk1.u_LENGTH/data_Di_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.040    genblk1.u_LENGTH/data_Di_carry__3_n_0
                                                                      r  genblk1.u_LENGTH/data_Di_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.296 r  genblk1.u_LENGTH/data_Di_carry__4/O[2]
                         net (fo=1, unplaced)         0.452     5.748    genblk1.u_AXILITE/in8[22]
                                                                      r  genblk1.u_AXILITE/data_Di_OBUF[23]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.301     6.049 r  genblk1.u_AXILITE/data_Di_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.849    data_Di_OBUF[23]
                                                                      r  data_Di_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.484 r  data_Di_OBUF[23]_inst/O
                         net (fo=0)                   0.000     9.484    data_Di[23]
                                                                      r  data_Di[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[0]/Q
                         net (fo=4, unplaced)         0.337     1.162    Y_OBUF[0]
                                                                      r  Y_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    Y[0]
                                                                      r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            Y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[10]/Q
                         net (fo=4, unplaced)         0.337     1.162    Y_OBUF[10]
                                                                      r  Y_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  Y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    Y[10]
                                                                      r  Y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            Y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[11]/Q
                         net (fo=4, unplaced)         0.337     1.162    Y_OBUF[11]
                                                                      r  Y_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  Y_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    Y[11]
                                                                      r  Y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            Y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[12]/Q
                         net (fo=4, unplaced)         0.337     1.162    Y_OBUF[12]
                                                                      r  Y_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  Y_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    Y[12]
                                                                      r  Y[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            Y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[13]/Q
                         net (fo=4, unplaced)         0.337     1.162    Y_OBUF[13]
                                                                      r  Y_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  Y_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    Y[13]
                                                                      r  Y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            Y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[14]/Q
                         net (fo=4, unplaced)         0.337     1.162    Y_OBUF[14]
                                                                      r  Y_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  Y_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    Y[14]
                                                                      r  Y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            Y[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[15]/Q
                         net (fo=4, unplaced)         0.337     1.162    Y_OBUF[15]
                                                                      r  Y_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  Y_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    Y[15]
                                                                      r  Y[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            Y[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[16]/Q
                         net (fo=4, unplaced)         0.337     1.162    Y_OBUF[16]
                                                                      r  Y_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  Y_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    Y[16]
                                                                      r  Y[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            Y[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[17]/Q
                         net (fo=4, unplaced)         0.337     1.162    Y_OBUF[17]
                                                                      r  Y_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  Y_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    Y[17]
                                                                      r  Y[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.u_FIR/genblk1.accumulation_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Destination:            Y[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.114     0.678    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.accumulation_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.u_FIR/genblk1.accumulation_reg[18]/Q
                         net (fo=4, unplaced)         0.337     1.162    Y_OBUF[18]
                                                                      r  Y_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  Y_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    Y[18]
                                                                      r  Y[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           293 Endpoints
Min Delay           293 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.u_FIR/genblk1.shift_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.260ns  (logic 8.179ns (72.636%)  route 3.081ns (27.364%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    genblk1.u_FIR/tap_Do_IBUF[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     2.695    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.u_FIR/genblk1.shift0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.u_FIR/genblk1.shift0__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.u_FIR/genblk1.shift0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    genblk1.u_FIR/genblk1.shift0__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  genblk1.u_FIR/genblk1.shift0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.u_FIR/genblk1.shift0_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.u_FIR/genblk1.shift0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.u_FIR/genblk1.shift0_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.u_FIR/genblk1.shift0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.u_FIR/genblk1.shift0_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.004 r  genblk1.u_FIR/genblk1.shift0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    10.004    genblk1.u_FIR/genblk1.shift0_carry__1_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.335 r  genblk1.u_FIR/genblk1.shift0_carry__2/O[3]
                         net (fo=1, unplaced)         0.618    10.953    genblk1.u_FIR/genblk1.shift0_carry__2_n_4
                                                                      r  genblk1.u_FIR/genblk1.shift[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    11.260 r  genblk1.u_FIR/genblk1.shift[31]_i_1/O
                         net (fo=1, unplaced)         0.000    11.260    genblk1.u_FIR/genblk1.shift[31]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439     2.128    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.u_FIR/genblk1.shift_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 8.184ns (72.693%)  route 3.074ns (27.307%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    genblk1.u_FIR/tap_Do_IBUF[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     2.695    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.u_FIR/genblk1.shift1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.u_FIR/genblk1.shift1__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.u_FIR/genblk1.shift1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    genblk1.u_FIR/genblk1.shift1__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  genblk1.u_FIR/genblk1.shift1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.u_FIR/genblk1.shift1_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.u_FIR/genblk1.shift1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.u_FIR/genblk1.shift1_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.u_FIR/genblk1.shift1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.u_FIR/genblk1.shift1_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.004 r  genblk1.u_FIR/genblk1.shift1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    10.004    genblk1.u_FIR/genblk1.shift1_carry__1_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.341 r  genblk1.u_FIR/genblk1.shift1_carry__2/O[1]
                         net (fo=1, unplaced)         0.611    10.952    genblk1.u_FIR/genblk1.shift1_carry__2_n_6
                                                                      r  genblk1.u_FIR/genblk1.shift[29]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    11.258 r  genblk1.u_FIR/genblk1.shift[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.258    genblk1.u_FIR/genblk1.shift[29]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439     2.128    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.u_FIR/genblk1.shift_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.143ns  (logic 8.062ns (72.349%)  route 3.081ns (27.651%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    genblk1.u_FIR/tap_Do_IBUF[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     2.695    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.u_FIR/genblk1.shift0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.u_FIR/genblk1.shift0__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.u_FIR/genblk1.shift0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    genblk1.u_FIR/genblk1.shift0__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  genblk1.u_FIR/genblk1.shift0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.u_FIR/genblk1.shift0_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.u_FIR/genblk1.shift0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.u_FIR/genblk1.shift0_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.u_FIR/genblk1.shift0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.u_FIR/genblk1.shift0_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  genblk1.u_FIR/genblk1.shift0_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    10.836    genblk1.u_FIR/genblk1.shift0_carry__1_n_4
                                                                      r  genblk1.u_FIR/genblk1.shift[27]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    11.143 r  genblk1.u_FIR/genblk1.shift[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.143    genblk1.u_FIR/genblk1.shift[27]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439     2.128    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.u_FIR/genblk1.shift_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.141ns  (logic 8.067ns (72.406%)  route 3.074ns (27.594%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    genblk1.u_FIR/tap_Do_IBUF[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     2.695    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.u_FIR/genblk1.shift1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.u_FIR/genblk1.shift1__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.u_FIR/genblk1.shift1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    genblk1.u_FIR/genblk1.shift1__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  genblk1.u_FIR/genblk1.shift1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.u_FIR/genblk1.shift1_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.u_FIR/genblk1.shift1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.u_FIR/genblk1.shift1_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.u_FIR/genblk1.shift1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.u_FIR/genblk1.shift1_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.224 r  genblk1.u_FIR/genblk1.shift1_carry__1/O[1]
                         net (fo=1, unplaced)         0.611    10.835    genblk1.u_FIR/genblk1.shift1_carry__1_n_6
                                                                      r  genblk1.u_FIR/genblk1.shift[25]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    11.141 r  genblk1.u_FIR/genblk1.shift[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.141    genblk1.u_FIR/genblk1.shift[25]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439     2.128    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.u_FIR/genblk1.shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.026ns  (logic 7.945ns (72.055%)  route 3.081ns (27.945%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    genblk1.u_FIR/tap_Do_IBUF[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     2.695    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.u_FIR/genblk1.shift0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.u_FIR/genblk1.shift0__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.u_FIR/genblk1.shift0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    genblk1.u_FIR/genblk1.shift0__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  genblk1.u_FIR/genblk1.shift0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.u_FIR/genblk1.shift0_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.u_FIR/genblk1.shift0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.u_FIR/genblk1.shift0_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  genblk1.u_FIR/genblk1.shift0_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    10.719    genblk1.u_FIR/genblk1.shift0_carry__0_n_4
                                                                      r  genblk1.u_FIR/genblk1.shift[23]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    11.026 r  genblk1.u_FIR/genblk1.shift[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.026    genblk1.u_FIR/genblk1.shift[23]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439     2.128    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[23]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.u_FIR/genblk1.shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.024ns  (logic 7.950ns (72.114%)  route 3.074ns (27.886%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    genblk1.u_FIR/tap_Do_IBUF[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     2.695    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.u_FIR/genblk1.shift1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.u_FIR/genblk1.shift1__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.u_FIR/genblk1.shift1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    genblk1.u_FIR/genblk1.shift1__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  genblk1.u_FIR/genblk1.shift1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.u_FIR/genblk1.shift1_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.u_FIR/genblk1.shift1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.u_FIR/genblk1.shift1_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.107 r  genblk1.u_FIR/genblk1.shift1_carry__0/O[1]
                         net (fo=1, unplaced)         0.611    10.718    genblk1.u_FIR/genblk1.shift1_carry__0_n_6
                                                                      r  genblk1.u_FIR/genblk1.shift[21]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    11.024 r  genblk1.u_FIR/genblk1.shift[21]_i_1/O
                         net (fo=1, unplaced)         0.000    11.024    genblk1.u_FIR/genblk1.shift[21]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439     2.128    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[21]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.u_FIR/genblk1.shift_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.013ns  (logic 8.098ns (73.530%)  route 2.915ns (26.470%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    genblk1.u_FIR/tap_Do_IBUF[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     2.695    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.u_FIR/genblk1.shift0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.u_FIR/genblk1.shift0__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.u_FIR/genblk1.shift0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    genblk1.u_FIR/genblk1.shift0__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  genblk1.u_FIR/genblk1.shift0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.u_FIR/genblk1.shift0_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.u_FIR/genblk1.shift0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.u_FIR/genblk1.shift0_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.u_FIR/genblk1.shift0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.u_FIR/genblk1.shift0_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.004 r  genblk1.u_FIR/genblk1.shift0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    10.004    genblk1.u_FIR/genblk1.shift0_carry__1_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.260 r  genblk1.u_FIR/genblk1.shift0_carry__2/O[2]
                         net (fo=1, unplaced)         0.452    10.712    genblk1.u_FIR/genblk1.shift0_carry__2_n_5
                                                                      r  genblk1.u_FIR/genblk1.shift[30]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.301    11.013 r  genblk1.u_FIR/genblk1.shift[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.013    genblk1.u_FIR/genblk1.shift[30]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439     2.128    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.u_FIR/genblk1.shift_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.001ns  (logic 8.068ns (73.337%)  route 2.933ns (26.663%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    genblk1.u_FIR/tap_Do_IBUF[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     2.695    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.u_FIR/genblk1.shift1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.u_FIR/genblk1.shift1__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.u_FIR/genblk1.shift1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    genblk1.u_FIR/genblk1.shift1__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  genblk1.u_FIR/genblk1.shift1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.u_FIR/genblk1.shift1_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.u_FIR/genblk1.shift1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.u_FIR/genblk1.shift1_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.u_FIR/genblk1.shift1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.u_FIR/genblk1.shift1_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.004 r  genblk1.u_FIR/genblk1.shift1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    10.004    genblk1.u_FIR/genblk1.shift1_carry__1_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.236 r  genblk1.u_FIR/genblk1.shift1_carry__2/O[0]
                         net (fo=1, unplaced)         0.470    10.706    genblk1.u_FIR/genblk1.shift1_carry__2_n_7
                                                                      r  genblk1.u_FIR/genblk1.shift[28]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295    11.001 r  genblk1.u_FIR/genblk1.shift[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.001    genblk1.u_FIR/genblk1.shift[28]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439     2.128    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.u_FIR/genblk1.shift_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.896ns  (logic 7.981ns (73.245%)  route 2.915ns (26.755%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    genblk1.u_FIR/tap_Do_IBUF[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     2.695    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.u_FIR/genblk1.shift0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.u_FIR/genblk1.shift0__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.u_FIR/genblk1.shift0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    genblk1.u_FIR/genblk1.shift0__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  genblk1.u_FIR/genblk1.shift0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.u_FIR/genblk1.shift0_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.u_FIR/genblk1.shift0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.u_FIR/genblk1.shift0_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.u_FIR/genblk1.shift0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.u_FIR/genblk1.shift0_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.143 r  genblk1.u_FIR/genblk1.shift0_carry__1/O[2]
                         net (fo=1, unplaced)         0.452    10.595    genblk1.u_FIR/genblk1.shift0_carry__1_n_5
                                                                      r  genblk1.u_FIR/genblk1.shift[26]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.301    10.896 r  genblk1.u_FIR/genblk1.shift[26]_i_1/O
                         net (fo=1, unplaced)         0.000    10.896    genblk1.u_FIR/genblk1.shift[26]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439     2.128    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.u_FIR/genblk1.shift_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.884ns  (logic 7.951ns (73.050%)  route 2.933ns (26.950%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    genblk1.u_FIR/tap_Do_IBUF[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  genblk1.u_FIR/genblk1.shift1__0_i_1/O
                         net (fo=4, unplaced)         0.800     2.695    genblk1.u_FIR/genblk1.fir_tap_Do[16]
                                                                      r  genblk1.u_FIR/genblk1.shift1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.u_FIR/genblk1.shift1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.u_FIR/genblk1.shift1__0_n_106
                                                                      r  genblk1.u_FIR/genblk1.shift1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.u_FIR/genblk1.shift1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    genblk1.u_FIR/genblk1.shift1__1_n_105
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  genblk1.u_FIR/genblk1.shift1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.u_FIR/genblk1.shift1_carry_i_3_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.u_FIR/genblk1.shift1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.u_FIR/genblk1.shift1_carry_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.u_FIR/genblk1.shift1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.u_FIR/genblk1.shift1_carry__0_n_0
                                                                      r  genblk1.u_FIR/genblk1.shift1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.119 r  genblk1.u_FIR/genblk1.shift1_carry__1/O[0]
                         net (fo=1, unplaced)         0.470    10.589    genblk1.u_FIR/genblk1.shift1_carry__1_n_7
                                                                      r  genblk1.u_FIR/genblk1.shift[24]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295    10.884 r  genblk1.u_FIR/genblk1.shift[24]_i_1/O
                         net (fo=1, unplaced)         0.000    10.884    genblk1.u_FIR/genblk1.shift[24]_i_1_n_0
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.439     2.128    genblk1.u_FIR/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_FIR/genblk1.shift_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            genblk1.u_AXILITE/genblk1.write_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      f  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wvalid_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    genblk1.u_AXILITE/wvalid_IBUF
                                                                      f  genblk1.u_AXILITE/genblk1.write_flag_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.044     0.582 r  genblk1.u_AXILITE/genblk1.write_flag_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    genblk1.u_AXILITE/genblk1.write_flag_i_1_n_0
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.write_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_AXILITE/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.write_flag_reg/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            genblk1.u_AXILITE/genblk1.ap_start_active_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awaddr_IBUF[5]_inst/O
                         net (fo=6, unplaced)         0.337     0.538    genblk1.u_AXILITE/awaddr_IBUF[5]
                                                                      f  genblk1.u_AXILITE/genblk1.ap_start_active_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  genblk1.u_AXILITE/genblk1.ap_start_active_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    genblk1.u_AXILITE/genblk1.ap_start_active_i_1_n_0
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.ap_start_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_AXILITE/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.ap_start_active_reg/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            genblk1.u_AXILITE/genblk1.arready_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.538    genblk1.u_AXILITE/arvalid_IBUF
                                                                      r  genblk1.u_AXILITE/genblk1.arready_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  genblk1.u_AXILITE/genblk1.arready_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    genblk1.u_AXILITE/arready0
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_AXILITE/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.arready_reg/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            genblk1.u_AXILITE/genblk1.awready_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awvalid_IBUF_inst/O
                         net (fo=8, unplaced)         0.337     0.538    genblk1.u_AXILITE/awvalid_IBUF
                                                                      r  genblk1.u_AXILITE/genblk1.awready_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  genblk1.u_AXILITE/genblk1.awready_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    genblk1.u_AXILITE/awready0
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_AXILITE/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.awready_reg/C

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            genblk1.u_AXILITE/genblk1.bram_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      r  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[2]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    genblk1.u_AXILITE/awaddr_IBUF[2]
                                                                      r  genblk1.u_AXILITE/genblk1.bram_A[0]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  genblk1.u_AXILITE/genblk1.bram_A[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    genblk1.u_AXILITE/genblk1.bram_A[0]_i_1_n_0
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.bram_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_AXILITE/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.bram_A_reg[0]/C

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            genblk1.u_AXILITE/genblk1.bram_A_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[3]
                                                                      r  awaddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[3]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    genblk1.u_AXILITE/awaddr_IBUF[3]
                                                                      r  genblk1.u_AXILITE/genblk1.bram_A[1]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  genblk1.u_AXILITE/genblk1.bram_A[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    genblk1.u_AXILITE/genblk1.bram_A[1]_i_1_n_0
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.bram_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_AXILITE/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.bram_A_reg[1]/C

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            genblk1.u_AXILITE/genblk1.bram_A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[4]_inst/O
                         net (fo=8, unplaced)         0.337     0.538    genblk1.u_AXILITE/araddr_IBUF[4]
                                                                      r  genblk1.u_AXILITE/genblk1.bram_A[2]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  genblk1.u_AXILITE/genblk1.bram_A[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    genblk1.u_AXILITE/genblk1.bram_A[2]_i_1_n_0
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.bram_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_AXILITE/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.bram_A_reg[2]/C

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            genblk1.u_AXILITE/genblk1.bram_A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      f  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  araddr_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    genblk1.u_AXILITE/araddr_IBUF[3]
                                                                      f  genblk1.u_AXILITE/genblk1.bram_A[3]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  genblk1.u_AXILITE/genblk1.bram_A[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    genblk1.u_AXILITE/genblk1.bram_A[3]_i_1_n_0
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.bram_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_AXILITE/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.bram_A_reg[3]/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            genblk1.u_AXILITE/genblk1.bram_WE_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      f  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awvalid_IBUF_inst/O
                         net (fo=8, unplaced)         0.337     0.538    genblk1.u_AXILITE/awvalid_IBUF
                                                                      f  genblk1.u_AXILITE/genblk1.bram_WE_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     0.583 r  genblk1.u_AXILITE/genblk1.bram_WE_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    genblk1.u_AXILITE/genblk1.bram_WE_i_1_n_0
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.bram_WE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_AXILITE/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.bram_WE_reg/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            genblk1.u_AXILITE/genblk1.bram_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.421ns period=10.842ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  araddr_IBUF[5]_inst/O
                         net (fo=7, unplaced)         0.337     0.538    genblk1.u_AXILITE/araddr_IBUF[5]
                                                                      f  genblk1.u_AXILITE/genblk1.bram_sel[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  genblk1.u_AXILITE/genblk1.bram_sel[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    genblk1.u_AXILITE/genblk1.bram_sel[0]_i_1_n_0
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.bram_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=148, unplaced)       0.259     1.032    genblk1.u_AXILITE/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.u_AXILITE/genblk1.bram_sel_reg[0]/C





