

================================================================
== Synthesis Summary Report of 'flt_interleave_manual_seq'
================================================================
+ General Information: 
    * Date:           Fri Jun  7 17:45:53 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        morflt
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+------------+-----+
    |                                        Modules                                        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |         |           |            |     |
    |                                        & Loops                                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |   DSP   |     FF    |     LUT    | URAM|
    +---------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+------------+-----+
    |+ flt_interleave_manual_seq                                                            |     -|  0.95|     7539|  7.539e+04|         -|     7540|     -|        no|  11 (~0%)|  2 (~0%)|  371 (~0%)|  1434 (~0%)|    -|
    | + flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3  |     -|  1.68|     3569|  3.569e+04|         -|     3569|     -|        no|         -|  1 (~0%)|  209 (~0%)|   463 (~0%)|    -|
    |  o VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3                                    |     -|  7.30|     3567|  3.567e+04|         5|        1|  3564|       yes|         -|        -|          -|           -|    -|
    | + flt_interleave_manual_seq_Pipeline_WRITE                                            |     -|  0.95|      398|  3.980e+03|         -|      398|     -|        no|         -|        -|   21 (~0%)|   183 (~0%)|    -|
    |  o WRITE                                                                              |     -|  7.30|      396|  3.960e+03|         2|        1|   396|       yes|         -|        -|          -|           -|    -|
    | + flt_interleave_manual_seq_Pipeline_LOAD                                             |     -|  4.71|     3566|  3.566e+04|         -|     3566|     -|        no|         -|        -|   23 (~0%)|    99 (~0%)|    -|
    |  o LOAD                                                                               |     -|  7.30|     3564|  3.564e+04|         2|        1|  3564|       yes|         -|        -|          -|           -|    -|
    | + flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2                  |     -|  4.65|      400|  4.000e+03|         -|      400|     -|        no|         -|  1 (~0%)|   46 (~0%)|   213 (~0%)|    -|
    |  o VITIS_LOOP_63_1_VITIS_LOOP_65_2                                                    |     -|  7.30|      398|  3.980e+03|         4|        1|   396|       yes|         -|        -|          -|           -|    -|
    +---------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                             |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                               |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN                           |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST                           |
| s_axi_control | load     | 0x10   | 32    | W      | Data signal of load              |                                                                        |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+

* BRAM
+------------+------------+---------------+
| Interface  | Data Width | Address Width |
+------------+------------+---------------+
| x_in_PORTA | 8          | 32            |
| y_PORTA    | 16         | 32            |
+------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| x_in     | in        | ap_int<8>*  |
| y        | out       | ap_int<16>* |
| load     | in        | bool        |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+---------------+-----------+--------------------------------+
| Argument | HW Interface  | HW Type   | HW Info                        |
+----------+---------------+-----------+--------------------------------+
| x_in     | x_in_PORTA    | interface |                                |
| y        | y_PORTA       | interface |                                |
| load     | s_axi_control | register  | name=load offset=0x10 range=32 |
+----------+---------------+-----------+--------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                                                                  | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+---------------------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + flt_interleave_manual_seq                                                           | 2   |        |            |     |        |         |
|   add_ln885_fu_149_p2                                                                 | -   |        | add_ln885  | add | fabric | 0       |
|  + flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 | 1   |        |            |     |        |         |
|    add_ln44_2_fu_182_p2                                                               | -   |        | add_ln44_2 | add | fabric | 0       |
|    add_ln44_fu_326_p2                                                                 | -   |        | add_ln44   | add | fabric | 0       |
|    add_ln44_1_fu_361_p2                                                               | -   |        | add_ln44_1 | add | fabric | 0       |
|    add_ln46_fu_229_p2                                                                 | -   |        | add_ln46   | add | fabric | 0       |
|    add_ln46_1_fu_388_p2                                                               | -   |        | add_ln46_1 | add | fabric | 0       |
|    grp_fu_434_p00                                                                     | -   |        | add_ln50   | add | fabric | 0       |
|    ama_addmuladd_8s_4ns_6ns_6ns_12_4_1_U1                                             | 1   |        | add_ln50_1 | add | dsp    | 3       |
|    ama_addmuladd_8s_4ns_6ns_6ns_12_4_1_U1                                             | 1   |        | mul_ln50   | mul | dsp    | 3       |
|    ama_addmuladd_8s_4ns_6ns_6ns_12_4_1_U1                                             | 1   |        | add_ln50_2 | add | dsp    | 3       |
|    add_ln51_fu_413_p2                                                                 | -   |        | add_ln51   | add | fabric | 0       |
|    add_ln48_fu_283_p2                                                                 | -   |        | add_ln48   | add | fabric | 0       |
|    add_ln46_2_fu_289_p2                                                               | -   |        | add_ln46_2 | add | fabric | 0       |
|  + flt_interleave_manual_seq_Pipeline_WRITE                                           | 0   |        |            |     |        |         |
|    i_fu_177_p2                                                                        | -   |        | i          | add | fabric | 0       |
|    ret_7_fu_208_p2                                                                    | -   |        | ret_7      | add | fabric | 0       |
|    ret_8_fu_222_p2                                                                    | -   |        | ret_8      | add | tadder | 0       |
|    ret_9_fu_232_p2                                                                    | -   |        | ret_9      | add | tadder | 0       |
|    ret_10_fu_246_p2                                                                   | -   |        | ret_10     | add | tadder | 0       |
|    ret_11_fu_256_p2                                                                   | -   |        | ret_11     | add | tadder | 0       |
|    ret_12_fu_266_p2                                                                   | -   |        | ret_12     | add | tadder | 0       |
|    tmpy_V_d0                                                                          | -   |        | ret        | add | tadder | 0       |
|  + flt_interleave_manual_seq_Pipeline_LOAD                                            | 0   |        |            |     |        |         |
|    i_fu_188_p2                                                                        | -   |        | i          | add | fabric | 0       |
|    add_ln885_fu_202_p2                                                                | -   |        | add_ln885  | add | fabric | 0       |
|  + flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2                 | 1   |        |            |     |        |         |
|    add_ln63_2_fu_132_p2                                                               | -   |        | add_ln63_2 | add | fabric | 0       |
|    add_ln63_fu_184_p2                                                                 | -   |        | add_ln63   | add | fabric | 0       |
|    add_ln63_1_fu_190_p2                                                               | -   |        | add_ln63_1 | add | fabric | 0       |
|    mac_muladd_4ns_6ns_6ns_9_4_1_U23                                                   | 1   |        | mul_ln69   | mul | dsp    | 3       |
|    mac_muladd_4ns_6ns_6ns_9_4_1_U23                                                   | 1   |        | add_ln69   | add | dsp    | 3       |
|    add_ln70_fu_226_p2                                                                 | -   |        | add_ln70   | add | fabric | 0       |
|    add_ln65_fu_159_p2                                                                 | -   |        | add_ln65   | add | fabric | 0       |
+---------------------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------+------+------+--------+----------+---------+------+---------+
| Name                        | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------------------------+------+------+--------+----------+---------+------+---------+
| + flt_interleave_manual_seq | 11   | 0    |        |          |         |      |         |
|   tmpy_V_U                  | 1    | -    |        | tmpy_V   | ram_1p  | auto | 1       |
|   tmpx_V_U                  | 2    | -    | yes    | tmpx_V   | ram_t2p | bram | 1       |
|   x_x0_V_U                  | 1    | -    |        | x_x0_V   | ram_1p  | auto | 1       |
|   x_x1_V_U                  | 1    | -    |        | x_x1_V   | ram_1p  | auto | 1       |
|   x_x2_V_U                  | 1    | -    |        | x_x2_V   | ram_1p  | auto | 1       |
|   x_x3_V_U                  | 1    | -    |        | x_x3_V   | ram_1p  | auto | 1       |
|   x_x4_V_U                  | 1    | -    |        | x_x4_V   | ram_1p  | auto | 1       |
|   x_x5_V_U                  | 1    | -    |        | x_x5_V   | ram_1p  | auto | 1       |
|   x_x6_V_U                  | 1    | -    |        | x_x6_V   | ram_1p  | auto | 1       |
|   x_x7_V_U                  | 1    | -    |        | x_x7_V   | ram_1p  | auto | 1       |
+-----------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------+---------------------------------------------------------------------------+
| Type            | Options                              | Location                                                                  |
+-----------------+--------------------------------------+---------------------------------------------------------------------------+
| inline          |                                      | ../../src/./read_mem_rnd.hpp:11 in read_rnd                               |
| inline          |                                      | ../../src/./read_mem_seq.hpp:10 in read_seq                               |
| bind_storage    | variable=x_in type=RAM_T2P impl=BRAM | ../../src/./write_mem_rnd.hpp:10 in write_rnd, x_in                       |
| bind_storage    | variable=x_in type=RAM_T2P impl=BRAM | ../../src/./write_mem_seq.hpp:10 in write_seq, x_in                       |
| interface       | mode=BRAM port=x_in                  | ../../src/interleave.cpp:11 in interleave, x_in                           |
| interface       | mode=BRAM port=y                     | ../../src/interleave.cpp:12 in interleave, y                              |
| bind_storage    | variable=x type=RAM_T2P impl=BRAM    | ../../src/interleave.cpp:16 in interleave, x                              |
| array_partition | variable=x cyclic factor=9 dim=1     | ../../src/interleave.cpp:17 in interleave, x                              |
| pipeline        | II=1                                 | ../../src/interleave.cpp:24 in interleave                                 |
| pipeline        | II=1                                 | ../../src/interleave.cpp:30 in interleave                                 |
| interface       | mode=BRAM port=x_in                  | ../../src/interleave_manual_rnd.cpp:13 in flt_interleave_manual_rnd, x_in |
| interface       | mode=BRAM port=y                     | ../../src/interleave_manual_rnd.cpp:16 in flt_interleave_manual_rnd, y    |
| pipeline        | II=1                                 | ../../src/interleave_manual_rnd.cpp:33 in flt_interleave_manual_rnd       |
| pipeline        | II=1                                 | ../../src/interleave_manual_rnd.cpp:39 in flt_interleave_manual_rnd       |
| interface       | mode=BRAM port=x_in                  | ../../src/interleave_manual_seq.cpp:10 in flt_interleave_manual_seq, x_in |
| interface       | mode=BRAM port=y                     | ../../src/interleave_manual_seq.cpp:13 in flt_interleave_manual_seq, y    |
| interface       | mode=BRAM port=tmpy                  | ../../src/interleave_manual_seq.cpp:20 in flt_interleave_manual_seq, tmpy |
| interface       | mode=BRAM port=tmpx                  | ../../src/interleave_manual_seq.cpp:21 in flt_interleave_manual_seq, tmpx |
| pipeline        | II=1                                 | ../../src/interleave_manual_seq.cpp:32 in flt_interleave_manual_seq       |
| pipeline        | II=1                                 | ../../src/interleave_manual_seq.cpp:39 in flt_interleave_manual_seq       |
| interface       | mode=BRAM port=m_in                  | ../../src/tomatrix.cpp:22 in tomatrix, m_in                               |
| interface       | mode=BRAM port=m_out                 | ../../src/tomatrix.cpp:23 in tomatrix, m_out                              |
| pipeline        | II=1                                 | ../../src/tomatrix.cpp:30 in tomatrix                                     |
| interface       | mode=BRAM port=mm_in                 | ../../src/tomatrix.cpp:41 in frommatrix, mm_in                            |
| interface       | mode=BRAM port=mm_out                | ../../src/tomatrix.cpp:42 in frommatrix, mm_out                           |
| pipeline        | II=1                                 | ../../src/tomatrix.cpp:49 in frommatrix                                   |
| interface       | mode=BRAM port=mI_in                 | ../../src/tomatrix.cpp:60 in tomatrixi, mI_in                             |
| interface       | mode=BRAM port=mI_out                | ../../src/tomatrix.cpp:61 in tomatrixi, mI_out                            |
| pipeline        | II=1                                 | ../../src/tomatrix.cpp:68 in tomatrixi                                    |
| interface       | mode=BRAM port=mmI_in                | ../../src/tomatrix.cpp:79 in frommatrixi, mmI_in                          |
| interface       | mode=BRAM port=mmI_out               | ../../src/tomatrix.cpp:80 in frommatrixi, mmI_out                         |
| pipeline        | II=1                                 | ../../src/tomatrix.cpp:87 in frommatrixi                                  |
+-----------------+--------------------------------------+---------------------------------------------------------------------------+


