// Seed: 793409764
module module_0;
  logic id_1;
  assign id_1 = -1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  inout wire id_3;
  output wire id_2;
  output reg id_1;
  parameter id_5 = (1);
  wire [id_4 : -1] id_6;
  module_0 modCall_1 ();
  wire id_7;
  always_latch @(-1) begin : LABEL_0
    id_1 <= id_3;
  end
  wire id_8;
endmodule
module module_0 #(
    parameter id_1 = 32'd20
) (
    output wand id_0,
    input tri1 _id_1,
    output wor id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output wor module_2,
    output tri0 id_7,
    input uwire id_8
);
  wire [-1 : id_1] id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
