
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.72

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: read_data[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   112    1.08    0.42    0.31    0.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.42    0.00    0.51 ^ read_data[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.51   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ read_data[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.27    0.27   library removal time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)


Startpoint: wb_ack_i (input port clocked by core_clock)
Endpoint: write_done$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     6    0.09    0.00    0.00    0.20 v wb_ack_i (in)
                                         wb_ack_i (net)
                  0.00    0.00    0.20 v _459_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.14    0.09    0.29 ^ _459_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _213_ (net)
                  0.14    0.00    0.29 ^ _462_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.00    0.05    0.04    0.33 v _462_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _109_ (net)
                  0.05    0.00    0.33 v write_done$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.33   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ write_done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: read_data[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   112    1.08    0.42    0.31    0.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.42    0.00    0.51 ^ read_data[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.51   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ read_data[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03   10.03   library recovery time
                                 10.03   data required time
-----------------------------------------------------------------------------
                                 10.03   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  9.52   slack (MET)


Startpoint: state[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.14    0.46    0.46 ^ state[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state[0] (net)
                  0.14    0.00    0.46 ^ _254_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.04    0.16    0.13    0.59 v _254_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _223_ (net)
                  0.16    0.00    0.59 v _471_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     7    0.09    0.71    0.73    1.33 ^ _471_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _226_ (net)
                  0.71    0.00    1.33 ^ _243_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     4    0.05    0.20    0.07    1.39 v _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _111_ (net)
                  0.20    0.00    1.39 v _244_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     3    0.04    0.15    0.38    1.77 v _244_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _112_ (net)
                  0.15    0.00    1.77 v _335_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     2    0.03    0.07    0.18    1.94 v _335_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _160_ (net)
                  0.07    0.00    1.94 v _342_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.21    2.15 ^ _342_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _039_ (net)
                  0.05    0.00    2.15 ^ state[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.15   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.72   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: read_data[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   112    1.08    0.42    0.31    0.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.42    0.00    0.51 ^ read_data[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.51   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ read_data[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03   10.03   library recovery time
                                 10.03   data required time
-----------------------------------------------------------------------------
                                 10.03   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  9.52   slack (MET)


Startpoint: state[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.14    0.46    0.46 ^ state[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state[0] (net)
                  0.14    0.00    0.46 ^ _254_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.04    0.16    0.13    0.59 v _254_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _223_ (net)
                  0.16    0.00    0.59 v _471_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     7    0.09    0.71    0.73    1.33 ^ _471_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _226_ (net)
                  0.71    0.00    1.33 ^ _243_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     4    0.05    0.20    0.07    1.39 v _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _111_ (net)
                  0.20    0.00    1.39 v _244_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     3    0.04    0.15    0.38    1.77 v _244_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _112_ (net)
                  0.15    0.00    1.77 v _335_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     2    0.03    0.07    0.18    1.94 v _335_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _160_ (net)
                  0.07    0.00    1.94 v _342_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.21    2.15 ^ _342_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _039_ (net)
                  0.05    0.00    2.15 ^ state[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.15   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.72   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.45e-02   1.30e-03   6.72e-08   2.58e-02  55.2%
Combinational          1.58e-02   5.10e-03   6.19e-08   2.09e-02  44.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.03e-02   6.40e-03   1.29e-07   4.67e-02 100.0%
                          86.3%      13.7%       0.0%
