# CMOS Flip-Flop Design and Layout using Cadence Virtuoso

This repository contains the **design, layout, and simulation** of CMOS-based flip-flops using **Cadence Virtuoso**.  
The project includes both schematic-level and layout-level implementations of **Master-Slave Edge Triggered Flip-Flops** and **Dynamic Edge Triggered Flip-Flops**.

---

## ðŸ“Œ Project Overview
- **Master-Slave Negative Edge Triggered Flip-Flop**
  - Implemented using a 2x1 MUX designed with CMOS transmission gates.
  - Designed with and without a two-phase clock generator.

- **Dynamic Positive Edge Triggered Flip-Flop**
  - Implemented using CMOS transmission gates.
  - Designed with and without a two-phase clock generator.

- **Layout & Post-Layout Simulation**
  - Implemented layouts in Cadence Virtuoso.
  - Performed RC extraction and post-layout timing analysis.
  - Measured **rise/fall times** and **CLK-to-Q delay**.

---

## ðŸ›  Tools & Technologies
- **Cadence Virtuoso** (schematic, layout, and simulation)  
- **CMOS Transmission Gates**  
- **Two-Phase Clock Generator**  
- **RC Extraction & Post-Layout Analysis**  

---

## ðŸ“‚ Repository Contents
- **`Dynamic_ET_FlipFlop.zip`** â†’ Project files for Dynamic Edge-Triggered Flip-Flop  
- **`Master_Slave_Based_ET_FlipFlop.zip`** â†’ Project files for Master-Slave Edge-Triggered Flip-Flop  
- **`Report.pdf`** â†’ Complete documentation with schematics, layouts, simulations, and analysis  
- **`README.md`** â†’ Project details and usage instructions  

---

## ðŸš€ How to Use
1. Clone the repository:
   ```bash
   git clone https://github.com/Adi1972004/CMOS-FlipFlop-Design.git
