INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djay/Documents/GitHub/Summer-Project-/Summer_project/AES/simon.srcs/sources_1/imports/Downloads/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rxNew
WARNING: [VRFC 10-3380] identifier 'PAYLOAD_BITS' is used before its declaration [C:/Users/djay/Documents/GitHub/Summer-Project-/Summer_project/AES/simon.srcs/sources_1/imports/Downloads/uart_rx.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/djay/Documents/GitHub/Summer-Project-/Summer_project/AES/simon.srcs/sim_1/new/RX_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_TB
