Computer Architecture 2016 - Verilog Projects
===
 - project 1: pipeline CPU
 - project 2 (named project 3 :D): pipline CPU with L1 data cache
